{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570451413234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570451413235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 18:00:08 2019 " "Processing started: Mon Oct 07 18:00:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570451413235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570451413235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570451413235 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/quartus.ini " "Using INI file C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Design Software" 0 -1 1570451413235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570451413777 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1570451420831 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "acl_iface_partition " "Using previously generated Fitter netlist for partition \"acl_iface_partition\"" {  } { { "system/synthesis/system.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/system.v" 212 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1570451423119 ""}
{ "Warning" "WAMERGE_PARTITION_LOGICLOCK_MAP_MISSING" "acl_iface_partition acl_iface_region " "Imported partition \"acl_iface_partition\" refers to a LogicLock region \"acl_iface_region\" that is missing in the current project" {  } { { "system/synthesis/system.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/system.v" 212 0 0 } }  } 0 35020 "Imported partition \"%1!s!\" refers to a LogicLock region \"%2!s!\" that is missing in the current project" 0 0 "Design Software" 0 -1 1570451423395 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "system_acl_iface_hps_hps_io_border:border " "Using synthesis netlist for partition \"system_acl_iface_hps_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 119 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1570451423443 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1570451425407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 1 0 0 " "Adding 19 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570451425984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1570451425984 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "5 " "Found 5 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1570451426742 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "32 " "Found 32 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1570451426743 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND system:the_system\|system_acl_iface:acl_iface\|kernel_mem0_debugaccess " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_mem0_debugaccess\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_mem0_debugaccess"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[7\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[7\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[7\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[7\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[8\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[8\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[8\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[8\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[8]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[9\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[9\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[9\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[9\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[9]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[10\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[10\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[10\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[10\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[10]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[11\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[11\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[11\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[11\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[11]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[12\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[12\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[12\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[12\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[12]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[13\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[13\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[13\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[13\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[13]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[14\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[14\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[14\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[14\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[14]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[15\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[15\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[15\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[15\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[15]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[16\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[16\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[16\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[16\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[16]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[17\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[17\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[17\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[17\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[17]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[18\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[18\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[18\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[18\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[18]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[19\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[19\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[19\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[19\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[19]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[20\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[20\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[20\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[20\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[20]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[21\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[21\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[21\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[21\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[21]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[22\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[22\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[22\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[22\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[22]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[23\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[23\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[23\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[23\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[23]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[24\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[24\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[24\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[24\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[24]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[25\] system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[25\] " "Partition port \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[25\]\", driven by node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\|cmd_address\[25\]\", does not drive logic" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1570451426748 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[25]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Design Software" 0 -1 1570451426748 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1570451426748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10898 " "Implemented 10898 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9372 " "Implemented 9372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_RAMS" "754 " "Implemented 754 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1570451430009 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1570451430009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1570451430009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 24 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5031 " "Peak virtual memory: 5031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570451443089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 18:00:43 2019 " "Processing ended: Mon Oct 07 18:00:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570451443089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570451443089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570451443089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570451443089 ""}
