// Seed: 757866492
`define pp_1 0
module module_0 #(
    parameter id_1 = 32'd10
) (
    input logic _id_1
);
  always id_1 <= id_1;
  assign id_1[id_1][id_1] = 1'b0;
  logic id_2;
  logic id_3;
  logic [1  !==  1] id_4;
endmodule
