

================================================================
== Vitis HLS Report for 'rollback'
================================================================
* Date:           Wed Jul 31 14:13:25 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.249 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rollback_Pipeline_VITIS_LOOP_35_1_fu_353  |rollback_Pipeline_VITIS_LOOP_35_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_134_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     103|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     138|     369|    -|
|Memory           |        5|     -|       1|       2|    0|
|Multiplexer      |        -|     -|       -|     506|    -|
|Register         |        -|     -|     224|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|     0|     363|     980|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_rollback_Pipeline_VITIS_LOOP_35_1_fu_353  |rollback_Pipeline_VITIS_LOOP_35_1  |        0|   0|  138|  369|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   0|  138|  369|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                Memory                |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |event_queue_heap_is_anti_message_V_U  |rollback_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W  |        0|  1|   2|    0|   128|    1|     1|          128|
    |event_queue_heap_send_time_V_U        |rollback_event_queue_heap_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |event_queue_heap_recv_time_V_U        |rollback_event_queue_heap_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |event_queue_heap_data_V_U             |rollback_event_queue_heap_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |event_queue_heap_sender_id_V_U        |rollback_event_queue_heap_sender_id_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   16|     1|         2048|
    |event_queue_heap_receiver_id_V_U      |rollback_event_queue_heap_sender_id_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   16|     1|         2048|
    +--------------------------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                 |                                                           |        5|  1|   2|    0|   768|  129|     6|        16512|
    +--------------------------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_419_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln887_1_fu_445_p2  |         +|   0|  0|  23|          16|           2|
    |history_lp_sizes_V_d0  |         +|   0|  0|  23|          16|           2|
    |ap_condition_281       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_387_p2  |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1081_fu_398_p2  |      icmp|   0|  0|  20|          32|          32|
    |index_V_4_fu_484_p3    |    select|   0|  0|   7|           1|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 103|          90|          47|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  54|         10|    1|         10|
    |ap_return                                    |   9|          2|    1|          2|
    |current_V_1_fu_68                            |   9|          2|   16|         32|
    |event_queue_heap_data_V_address0             |  20|          4|    7|         28|
    |event_queue_heap_data_V_ce0                  |  14|          3|    1|          3|
    |event_queue_heap_data_V_d0                   |  20|          4|   32|        128|
    |event_queue_heap_data_V_we0                  |  14|          3|    1|          3|
    |event_queue_heap_is_anti_message_V_address0  |  20|          4|    7|         28|
    |event_queue_heap_is_anti_message_V_ce0       |  14|          3|    1|          3|
    |event_queue_heap_is_anti_message_V_d0        |  20|          4|    1|          4|
    |event_queue_heap_is_anti_message_V_we0       |  14|          3|    1|          3|
    |event_queue_heap_receiver_id_V_address0      |  20|          4|    7|         28|
    |event_queue_heap_receiver_id_V_ce0           |  14|          3|    1|          3|
    |event_queue_heap_receiver_id_V_d0            |  20|          4|   16|         64|
    |event_queue_heap_receiver_id_V_we0           |  14|          3|    1|          3|
    |event_queue_heap_recv_time_V_address0        |  20|          4|    7|         28|
    |event_queue_heap_recv_time_V_ce0             |  14|          3|    1|          3|
    |event_queue_heap_recv_time_V_d0              |  14|          3|   32|         96|
    |event_queue_heap_recv_time_V_we0             |  14|          3|    1|          3|
    |event_queue_heap_send_time_V_address0        |  20|          4|    7|         28|
    |event_queue_heap_send_time_V_ce0             |  14|          3|    1|          3|
    |event_queue_heap_send_time_V_d0              |  20|          4|   32|        128|
    |event_queue_heap_send_time_V_we0             |  14|          3|    1|          3|
    |event_queue_heap_sender_id_V_address0        |  20|          4|    7|         28|
    |event_queue_heap_sender_id_V_ce0             |  14|          3|    1|          3|
    |event_queue_heap_sender_id_V_d0              |  20|          4|   16|         64|
    |event_queue_heap_sender_id_V_we0             |  14|          3|    1|          3|
    |history_free_head_V_o                        |   9|          2|   16|         32|
    |history_lp_heads_V_address0                  |  14|          3|    6|         18|
    |history_total_size_V_o                       |   9|          2|   16|         32|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 506|        104|  239|        814|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   9|   0|    9|          0|
    |ap_return_preg                                             |   1|   0|    1|          0|
    |current_V_1_fu_68                                          |  16|   0|   16|          0|
    |event_queue_size_V                                         |   8|   0|    8|          0|
    |grp_rollback_Pipeline_VITIS_LOOP_35_1_fu_353_ap_start_reg  |   1|   0|    1|          0|
    |history_lp_heads_V_addr_reg_520                            |   6|   0|    6|          0|
    |history_lp_sizes_V_addr_reg_525                            |   6|   0|    6|          0|
    |icmp_ln1069_reg_538                                        |   1|   0|    1|          0|
    |index_V_1_loc_fu_76                                        |   7|   0|    7|          0|
    |index_V_3_loc_fu_72                                        |   7|   0|    7|          0|
    |index_V_reg_566                                            |   8|   0|    8|          0|
    |retval_0_reg_340                                           |   1|   0|    1|          0|
    |targetBlock_reg_634                                        |   1|   0|    1|          0|
    |temp_data_V_reg_614                                        |  32|   0|   32|          0|
    |temp_is_anti_message_V_reg_629                             |   1|   0|    1|          0|
    |temp_receiver_id_V_reg_624                                 |  16|   0|   16|          0|
    |temp_recv_time_V_reg_557                                   |  32|   0|   32|          0|
    |temp_send_time_V_reg_609                                   |  32|   0|   32|          0|
    |temp_sender_id_V_reg_619                                   |  16|   0|   16|          0|
    |trunc_ln1077_reg_571                                       |   7|   0|    7|          0|
    |zext_ln587_1_reg_542                                       |  16|   0|   64|         48|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 224|   0|  272|         48|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                                rollback|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                                rollback|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                                rollback|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                                rollback|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                                rollback|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                                rollback|  return value|
|ap_return                                        |  out|    1|  ap_ctrl_hs|                                rollback|  return value|
|lp_id                                            |   in|    6|     ap_none|                                   lp_id|        scalar|
|to_time                                          |   in|   32|     ap_none|                                 to_time|        scalar|
|history_lp_heads_V_address0                      |  out|    6|   ap_memory|                      history_lp_heads_V|         array|
|history_lp_heads_V_ce0                           |  out|    1|   ap_memory|                      history_lp_heads_V|         array|
|history_lp_heads_V_we0                           |  out|    1|   ap_memory|                      history_lp_heads_V|         array|
|history_lp_heads_V_d0                            |  out|   16|   ap_memory|                      history_lp_heads_V|         array|
|history_lp_heads_V_q0                            |   in|   16|   ap_memory|                      history_lp_heads_V|         array|
|history_buffer_event_recv_time_V_address0        |  out|    6|   ap_memory|        history_buffer_event_recv_time_V|         array|
|history_buffer_event_recv_time_V_ce0             |  out|    1|   ap_memory|        history_buffer_event_recv_time_V|         array|
|history_buffer_event_recv_time_V_q0              |   in|   32|   ap_memory|        history_buffer_event_recv_time_V|         array|
|history_buffer_event_send_time_V_address0        |  out|    6|   ap_memory|        history_buffer_event_send_time_V|         array|
|history_buffer_event_send_time_V_ce0             |  out|    1|   ap_memory|        history_buffer_event_send_time_V|         array|
|history_buffer_event_send_time_V_q0              |   in|   32|   ap_memory|        history_buffer_event_send_time_V|         array|
|history_buffer_event_data_V_address0             |  out|    6|   ap_memory|             history_buffer_event_data_V|         array|
|history_buffer_event_data_V_ce0                  |  out|    1|   ap_memory|             history_buffer_event_data_V|         array|
|history_buffer_event_data_V_q0                   |   in|   32|   ap_memory|             history_buffer_event_data_V|         array|
|history_buffer_event_sender_id_V_address0        |  out|    6|   ap_memory|        history_buffer_event_sender_id_V|         array|
|history_buffer_event_sender_id_V_ce0             |  out|    1|   ap_memory|        history_buffer_event_sender_id_V|         array|
|history_buffer_event_sender_id_V_q0              |   in|   16|   ap_memory|        history_buffer_event_sender_id_V|         array|
|history_buffer_event_receiver_id_V_address0      |  out|    6|   ap_memory|      history_buffer_event_receiver_id_V|         array|
|history_buffer_event_receiver_id_V_ce0           |  out|    1|   ap_memory|      history_buffer_event_receiver_id_V|         array|
|history_buffer_event_receiver_id_V_q0            |   in|   16|   ap_memory|      history_buffer_event_receiver_id_V|         array|
|history_buffer_event_is_anti_message_V_address0  |  out|    6|   ap_memory|  history_buffer_event_is_anti_message_V|         array|
|history_buffer_event_is_anti_message_V_ce0       |  out|    1|   ap_memory|  history_buffer_event_is_anti_message_V|         array|
|history_buffer_event_is_anti_message_V_q0        |   in|    1|   ap_memory|  history_buffer_event_is_anti_message_V|         array|
|history_buffer_next_V_address0                   |  out|    6|   ap_memory|                   history_buffer_next_V|         array|
|history_buffer_next_V_ce0                        |  out|    1|   ap_memory|                   history_buffer_next_V|         array|
|history_buffer_next_V_we0                        |  out|    1|   ap_memory|                   history_buffer_next_V|         array|
|history_buffer_next_V_d0                         |  out|   16|   ap_memory|                   history_buffer_next_V|         array|
|history_buffer_next_V_q0                         |   in|   16|   ap_memory|                   history_buffer_next_V|         array|
|history_free_head_V_i                            |   in|   16|     ap_ovld|                     history_free_head_V|       pointer|
|history_free_head_V_o                            |  out|   16|     ap_ovld|                     history_free_head_V|       pointer|
|history_free_head_V_o_ap_vld                     |  out|    1|     ap_ovld|                     history_free_head_V|       pointer|
|history_lp_sizes_V_address0                      |  out|    6|   ap_memory|                      history_lp_sizes_V|         array|
|history_lp_sizes_V_ce0                           |  out|    1|   ap_memory|                      history_lp_sizes_V|         array|
|history_lp_sizes_V_we0                           |  out|    1|   ap_memory|                      history_lp_sizes_V|         array|
|history_lp_sizes_V_d0                            |  out|   16|   ap_memory|                      history_lp_sizes_V|         array|
|history_lp_sizes_V_q0                            |   in|   16|   ap_memory|                      history_lp_sizes_V|         array|
|history_total_size_V_i                           |   in|   16|     ap_ovld|                    history_total_size_V|       pointer|
|history_total_size_V_o                           |  out|   16|     ap_ovld|                    history_total_size_V|       pointer|
|history_total_size_V_o_ap_vld                    |  out|    1|     ap_ovld|                    history_total_size_V|       pointer|
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

