
core:  ysyx_210479

#####################
#vcs compile log
#####################
Error-[SE] Syntax error
  Following verilog source has syntax error :
  	Using elaboration system tasks requires option -assert svaext
  "../cpu/ysyx_210479.v", 5494: token is ';'
           $fatal(1, "Unimplemented");
                                      ^


