# SPDX-License-Identifier: MIT
# Copyright (c) 2021 Xilinx, Inc.  All rights reserved.
%YAML 1.2
---
title: Bindings for SDPS controller

maintainers:
    - Appana Durga Kedareswara Rao <appanad.durga.rao@xilinx.com>

properties:
  compatible:
    OneOf:
      - items:
        - enum:
          - xlnx,zynqmp-8.9a
          - arasan,sdhci-8.9a
        - enum:
          - xlnx,versal-8.9a
          - arasan,sdhci-8.9a
  reg:
    description: Physical base address and size of the controller register map
  clock-frequency:
    description: Input clock frequency
  xlnx,mio-bank: The value will be 0/1/2 depending on MIO bank selection
  xlnx,has-cd: Indicates Card Detect pin
  xlnx,has-wp: Write Protect for the device
  xlnx,has-emio: Indicates if device is connected to EMIO

config:
    - XSdPs_Config
 
required:
    - compatible
    - reg
    - xlnx,sdio-clk-freq-hz
    - xlnx,has-cd
    - xlnx,has-wp
    - xlnx,bus-width
    - xlnx,mio-bank
    - xlnx,has-emio
    - xlnx,is-cache-coherent
    - clocks
...
