/*
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID hurricane)
#  Generated on:      Sat Sep 24 14:29:47 2022
#  Design:            BLOCK_DIGITAL
#  Command:           saveNetlist ../output/BLOCK_DIGITAL_phys.v
###############################################################
*/
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : N-2017.09
// Date      : Fri Sep 23 17:14:07 2022
/////////////////////////////////////////////////////////////
module sar_adc_logic_12bit_v4_single_input_conv_v1_0 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_conv_v1_1 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_conv_v1_2 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_conv_v1_3 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_fs_v2 (
	RSTN, 
	SAMP_analog, 
	DR, 
	SAMP_RATE_MUX, 
	WP_RSTN, 
	PULSE, 
	CLK, 
	CLK_clone1, 
	p1, 
	p2);
   input RSTN;
   output SAMP_analog;
   output DR;
   input [1:0] SAMP_RATE_MUX;
   output WP_RSTN;
   output [11:0] PULSE;
   input CLK;
   input CLK_clone1;
   input p1;
   output p2;

   // Internal wires
   wire FE_PHN56_PULSE_6;
   wire FE_PHN55_PULSE_3;
   wire FE_PSRN_2;
   wire FE_PHN53_PULSE_4;
   wire FE_PHN52_PULSE_10;
   wire FE_PHN51_PULSE_5;
   wire FE_PHN49_PULSE_9;
   wire FE_PHN48_counter_1;
   wire FE_PSRN_3;
   wire FE_PHN46_PULSE_8;
   wire FE_PHN41_SYNOPSYS_UNCONNECTED_1;
   wire FE_PHN40_SAMP;
   wire FE_PDN22_SAMP;
   wire FE_PSRN_1;
   wire CTS_2;
   wire SAMP;
   wire SAMP_2d;
   wire CLKADC;
   wire N26;
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N57;
   wire n290;
   wire n52;
   wire n53;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n260;
   wire n270;
   wire n280;
   wire n300;
   wire n310;
   wire n320;
   wire n330;
   wire n340;
   wire n350;
   wire n360;
   wire n370;
   wire n38;
   wire [11:0] counter;

   BUHDLLX0 FE_PHC56_PULSE_6 (.A(PULSE[6]),
	.Q(FE_PHN56_PULSE_6));
   BUHDLLX0 FE_PHC55_PULSE_3 (.A(PULSE[3]),
	.Q(FE_PHN55_PULSE_3));
   BUHDLLX0 FE_PHC54_PULSE_2 (.A(FE_PSRN_2),
	.Q(PULSE[2]));
   BUHDLLX0 FE_PHC53_PULSE_4 (.A(PULSE[4]),
	.Q(FE_PHN53_PULSE_4));
   BUHDLLX0 FE_PHC52_PULSE_10 (.A(PULSE[10]),
	.Q(FE_PHN52_PULSE_10));
   BUHDLLX0 FE_PHC51_PULSE_5 (.A(FE_PHN51_PULSE_5),
	.Q(PULSE[5]));
   BUHDLLX0 FE_PHC49_PULSE_9 (.A(FE_PHN49_PULSE_9),
	.Q(PULSE[9]));
   BUHDLLX1 FE_PHC48_counter_1 (.A(counter[1]),
	.Q(FE_PHN48_counter_1));
   BUHDLLX0 FE_PHC47_PULSE_7 (.A(FE_PSRN_3),
	.Q(PULSE[7]));
   BUHDLLX0 FE_PHC46_PULSE_8 (.A(PULSE[8]),
	.Q(FE_PHN46_PULSE_8));
   DLY1HDLLX0 FE_PHC44_n47 (.A(DR),
	.Q(p2));
   DLY1HDLLX1 FE_PHC41_SYNOPSYS_UNCONNECTED_1 (.A(FE_PHN41_SYNOPSYS_UNCONNECTED_1),
	.Q(PULSE[0]));
   DLY1HDLLX1 FE_PHC40_SAMP (.A(SAMP),
	.Q(FE_PHN40_SAMP));
   BUHDLLX1 FE_PDC22_SAMP (.A(SAMP),
	.Q(FE_PDN22_SAMP));
   BUHDLLX2 FE_PDC1_WP_RSTN (.A(FE_PSRN_1),
	.Q(WP_RSTN));
   INHDLLX3 U44 (.A(CLK_clone1),
	.Q(CTS_2));
   SDFFSQHDLLX0 SAMP_reg (.CN(CLK),
	.D(n53),
	.Q(SAMP),
	.SD(n290),
	.SE(n290),
	.SN(RSTN));
   NO3HDLLX4 U68 (.A(SAMP_2d),
	.B(FE_PDN22_SAMP),
	.C(CTS_2),
	.Q(CLKADC));
   DFRSQHDLLX0 PULSE_reg_11_ (.C(CLKADC),
	.D(PULSE[0]),
	.Q(PULSE[11]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_10_ (.C(CLKADC),
	.D(PULSE[11]),
	.Q(PULSE[10]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_9_ (.C(CLKADC),
	.D(FE_PHN52_PULSE_10),
	.Q(FE_PHN49_PULSE_9),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_8_ (.C(CLKADC),
	.D(PULSE[9]),
	.Q(PULSE[8]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_7_ (.C(CLKADC),
	.D(FE_PHN46_PULSE_8),
	.Q(FE_PSRN_3),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_6_ (.C(CLKADC),
	.D(PULSE[7]),
	.Q(PULSE[6]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_5_ (.C(CLKADC),
	.D(FE_PHN56_PULSE_6),
	.Q(FE_PHN51_PULSE_5),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_4_ (.C(CLKADC),
	.D(PULSE[5]),
	.Q(PULSE[4]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_3_ (.C(CLKADC),
	.D(FE_PHN53_PULSE_4),
	.Q(PULSE[3]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_2_ (.C(CLKADC),
	.D(FE_PHN55_PULSE_3),
	.Q(FE_PSRN_2),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_1_ (.C(CLKADC),
	.D(PULSE[2]),
	.Q(PULSE[1]),
	.SN(WP_RSTN));
   SDFRRQHDLLX0 counter_reg_0_ (.C(CLK),
	.D(N26),
	.Q(counter[0]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_1_ (.C(CLK),
	.D(N27),
	.Q(counter[1]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_2_ (.C(CLK),
	.D(N28),
	.Q(counter[2]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_3_ (.C(CLK),
	.D(N29),
	.Q(counter[3]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_4_ (.C(CLK),
	.D(N30),
	.Q(counter[4]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_5_ (.C(CLK),
	.D(N31),
	.Q(counter[5]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_6_ (.C(CLK),
	.D(N32),
	.Q(counter[6]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_7_ (.C(CLK),
	.D(N33),
	.Q(counter[7]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_8_ (.C(CLK),
	.D(N34),
	.Q(counter[8]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_9_ (.C(CLK),
	.D(N35),
	.Q(counter[9]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_10_ (.C(CLK),
	.D(N36),
	.Q(counter[10]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_11_ (.C(CLK),
	.D(N37),
	.Q(counter[11]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 PULSE_reg_0_ (.C(CLKADC),
	.D(PULSE[1]),
	.Q(FE_PHN41_SYNOPSYS_UNCONNECTED_1),
	.RN(WP_RSTN),
	.SD(n290),
	.SE(n290));
   SDFRSHDLLX0 WP_RSTN_reg (.C(CLK),
	.D(N57),
	.Q(FE_PSRN_1),
	.SD(n290),
	.SE(n290),
	.SN(RSTN));
   DFFSQHDLLX0 SAMP_2d_reg (.CN(CLK),
	.D(p2),
	.Q(SAMP_2d),
	.SN(p1));
   SDFRSQHDLLX0 SAMP_analog_reg (.C(CLK),
	.D(n52),
	.Q(SAMP_analog),
	.SD(n290),
	.SE(n290),
	.SN(RSTN));
   DFFSQHDLLX0 SAMP_1d_reg (.CN(CLK),
	.D(FE_PHN40_SAMP),
	.Q(DR),
	.SN(RSTN));
   LOGIC0LVHDLL U3 (.Q(n290));
   NO2HDLLX0 U4 (.A(n270),
	.B(n350),
	.Q(n330));
   AN21HDLLX0 U5 (.A(n24),
	.B(n23),
	.C(n38),
	.Q(N34));
   INHDLLX0 U6 (.A(counter[0]),
	.Q(N26));
   NO2HDLLX0 U7 (.A(counter[3]),
	.B(counter[2]),
	.Q(n22));
   INHDLLX0 U8 (.A(counter[5]),
	.Q(n270));
   INHDLLX0 U9 (.A(counter[4]),
	.Q(n260));
   NO3HDLLX0 U10 (.A(counter[8]),
	.B(counter[9]),
	.C(counter[10]),
	.Q(n1));
   INHDLLX0 U11 (.A(counter[7]),
	.Q(n12));
   INHDLLX0 U12 (.A(counter[11]),
	.Q(n9));
   NO4I3HDLLX0 U13 (.AN(n1),
	.BN(n12),
	.CN(n9),
	.D(counter[6]),
	.Q(n20));
   INHDLLX0 U14 (.A(n20),
	.Q(n25));
   NO3HDLLX0 U15 (.A(n270),
	.B(n260),
	.C(n25),
	.Q(n2));
   NA4HDLLX0 U16 (.A(FE_PHN48_counter_1),
	.B(n22),
	.C(n2),
	.D(N26),
	.Q(N57));
   INHDLLX0 U17 (.A(counter[3]),
	.Q(n13));
   NA3HDLLX0 U18 (.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Q(n300));
   NO2HDLLX0 U19 (.A(n13),
	.B(n300),
	.Q(n360));
   NA2HDLLX0 U20 (.A(counter[4]),
	.B(n360),
	.Q(n350));
   NA2HDLLX0 U21 (.A(counter[6]),
	.B(n330),
	.Q(n320));
   NO2HDLLX0 U22 (.A(n12),
	.B(n320),
	.Q(n14));
   INHDLLX0 U23 (.A(SAMP_RATE_MUX[1]),
	.Q(n7));
   AN222HDLLX0 U24 (.A(counter[3]),
	.B(counter[7]),
	.C(n7),
	.D(n12),
	.E(n13),
	.F(SAMP_RATE_MUX[1]),
	.Q(n3));
   NA3HDLLX0 U25 (.A(SAMP_RATE_MUX[0]),
	.B(n3),
	.C(n260),
	.Q(n5));
   NO3HDLLX0 U26 (.A(SAMP_RATE_MUX[0]),
	.B(n260),
	.C(n13),
	.Q(n6));
   AN31HDLLX0 U27 (.A(SAMP_RATE_MUX[1]),
	.B(n6),
	.C(counter[7]),
	.D(counter[6]),
	.Q(n4));
   AN211HDLLX0 U28 (.A(counter[6]),
	.B(n5),
	.C(counter[10]),
	.D(n4),
	.Q(n10));
   NO6I5HDLLX0 U29 (.AN(counter[10]),
	.BN(n12),
	.CN(n7),
	.DN(n6),
	.EN(counter[6]),
	.F(n9),
	.Q(n8));
   AN32HDLLX0 U30 (.A(n10),
	.B(n270),
	.C(n9),
	.D(counter[5]),
	.E(n8),
	.Q(n11));
   INHDLLX0 U31 (.A(counter[8]),
	.Q(n24));
   NA4I3HDLLX0 U32 (.AN(n300),
	.BN(counter[9]),
	.CN(n11),
	.D(n24),
	.Q(n340));
   INHDLLX0 U33 (.A(n340),
	.Q(n15));
   AN211HDLLX0 U34 (.A(n12),
	.B(n320),
	.C(n14),
	.D(n15),
	.Q(N33));
   AN211HDLLX0 U35 (.A(n270),
	.B(n350),
	.C(n330),
	.D(n15),
	.Q(N31));
   AN211HDLLX0 U36 (.A(n13),
	.B(n300),
	.C(n360),
	.D(n15),
	.Q(N29));
   INHDLLX0 U37 (.A(counter[10]),
	.Q(n16));
   INHDLLX0 U38 (.A(n14),
	.Q(n23));
   NO2HDLLX0 U39 (.A(n24),
	.B(n23),
	.Q(n38));
   NA2HDLLX0 U40 (.A(counter[9]),
	.B(n38),
	.Q(n370));
   NO2HDLLX0 U41 (.A(n16),
	.B(n370),
	.Q(n18));
   AN211HDLLX0 U42 (.A(n16),
	.B(n370),
	.C(n18),
	.D(n15),
	.Q(N36));
   ON21HDLLX0 U43 (.A(counter[11]),
	.B(n18),
	.C(n340),
	.Q(n17));
   AN21HDLLX0 U45 (.A(counter[11]),
	.B(n18),
	.C(n17),
	.Q(N37));
   INHDLLX0 U46 (.A(counter[1]),
	.Q(n19));
   NO2HDLLX0 U47 (.A(n19),
	.B(N26),
	.Q(n310));
   AN21HDLLX0 U48 (.A(n19),
	.B(N26),
	.C(n310),
	.Q(N27));
   NA2HDLLX0 U49 (.A(counter[5]),
	.B(counter[4]),
	.Q(n21));
   ON21HDLLX0 U50 (.A(n22),
	.B(n21),
	.C(n20),
	.Q(n52));
   AN31HDLLX0 U51 (.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(n25),
	.Q(n280));
   NA3HDLLX0 U52 (.A(n280),
	.B(n270),
	.C(n260),
	.Q(n53));
   OA21HDLLX0 U53 (.A(counter[2]),
	.B(n310),
	.C(n300),
	.Q(N28));
   OA211HDLLX0 U54 (.A(counter[6]),
	.B(n330),
	.C(n320),
	.D(n340),
	.Q(N32));
   OA211HDLLX0 U55 (.A(counter[4]),
	.B(n360),
	.C(n350),
	.D(n340),
	.Q(N30));
   OA21HDLLX0 U56 (.A(counter[9]),
	.B(n38),
	.C(n370),
	.Q(N35));
endmodule

module sar_adc_logic_12bit_v4_single_input_v2_x4 (
	D0, 
	D1, 
	D2, 
	D3, 
	DR, 
	SAMP_analog, 
	WP0, 
	WP1, 
	WP2, 
	WP3, 
	COMP, 
	RSTN, 
	SAMP_RATE_MUX, 
	CLK, 
	CLK_clone1, 
	p1, 
	p2);
   output [11:0] D0;
   output [11:0] D1;
   output [11:0] D2;
   output [11:0] D3;
   output DR;
   output SAMP_analog;
   output [11:0] WP0;
   output [11:0] WP1;
   output [11:0] WP2;
   output [11:0] WP3;
   input [3:0] COMP;
   input RSTN;
   input [1:0] SAMP_RATE_MUX;
   input CLK;
   input CLK_clone1;
   input p1;
   output p2;

   // Internal wires
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire WP_RSTN;
   wire n5;
   wire n6;
   wire n51;
   wire SYNOPSYS_UNCONNECTED_1;
   wire [11:1] PULSE;

   sar_adc_logic_12bit_v4_single_input_conv_v1_0 I0_0_ (.SAR_REG0(D0[0]),
	.WP({ D0[11],
		D0[10],
		D0[9],
		D0[8],
		D0[7],
		D0[6],
		D0[5],
		D0[4],
		D0[3],
		D0[2],
		D0[1],
		n52 }),
	.COMP(COMP[0]),
	.PULSE(PULSE),
	.WP_RSTN(n5));
   sar_adc_logic_12bit_v4_single_input_conv_v1_1 I0_1_ (.SAR_REG0(D1[0]),
	.WP({ D1[11],
		D1[10],
		D1[9],
		D1[8],
		D1[7],
		D1[6],
		D1[5],
		D1[4],
		D1[3],
		D1[2],
		D1[1],
		n53 }),
	.COMP(COMP[1]),
	.PULSE(PULSE),
	.WP_RSTN(n5));
   sar_adc_logic_12bit_v4_single_input_conv_v1_2 I0_2_ (.SAR_REG0(D2[0]),
	.WP({ D2[11],
		D2[10],
		D2[9],
		D2[8],
		D2[7],
		D2[6],
		D2[5],
		D2[4],
		D2[3],
		D2[2],
		D2[1],
		n54 }),
	.COMP(COMP[2]),
	.PULSE(PULSE),
	.WP_RSTN(n6));
   sar_adc_logic_12bit_v4_single_input_conv_v1_3 I0_3_ (.SAR_REG0(D3[0]),
	.WP({ D3[11],
		D3[10],
		D3[9],
		D3[8],
		D3[7],
		D3[6],
		D3[5],
		D3[4],
		D3[3],
		D3[2],
		D3[1],
		n55 }),
	.COMP(COMP[3]),
	.PULSE(PULSE),
	.WP_RSTN(n6));
   sar_adc_logic_12bit_v4_single_input_fs_v2 I1 (.RSTN(RSTN),
	.SAMP_analog(SAMP_analog),
	.DR(DR),
	.SAMP_RATE_MUX(SAMP_RATE_MUX),
	.WP_RSTN(WP_RSTN),
	.PULSE({ PULSE,
		SYNOPSYS_UNCONNECTED_1 }),
	.CLK(CLK),
	.CLK_clone1(CLK_clone1),
	.p1(p1),
	.p2(p2));
   BUHDLLX0 U1 (.A(n55),
	.Q(WP3[0]));
   BUHDLLX0 U2 (.A(n54),
	.Q(WP2[0]));
   BUHDLLX0 U3 (.A(n53),
	.Q(WP1[0]));
   BUHDLLX0 U4 (.A(n52),
	.Q(WP0[0]));
   INHDLLX0 U5 (.A(WP_RSTN),
	.Q(n51));
   INHDLLX2 U6 (.A(n51),
	.Q(n5));
   INHDLLX2 U7 (.A(n51),
	.Q(n6));
   BUHDLLX0 U8 (.A(D3[1]),
	.Q(WP3[1]));
   BUHDLLX0 U9 (.A(D3[8]),
	.Q(WP3[8]));
   BUHDLLX0 U10 (.A(D1[1]),
	.Q(WP1[1]));
   BUHDLLX0 U11 (.A(D0[5]),
	.Q(WP0[5]));
   BUHDLLX0 U12 (.A(D0[11]),
	.Q(WP0[11]));
   BUHDLLX0 U13 (.A(D0[10]),
	.Q(WP0[10]));
   BUHDLLX0 U14 (.A(D0[9]),
	.Q(WP0[9]));
   BUHDLLX0 U15 (.A(D0[8]),
	.Q(WP0[8]));
   BUHDLLX0 U16 (.A(D0[7]),
	.Q(WP0[7]));
   BUHDLLX0 U17 (.A(D0[6]),
	.Q(WP0[6]));
   BUHDLLX0 U18 (.A(D0[4]),
	.Q(WP0[4]));
   BUHDLLX0 U19 (.A(D0[3]),
	.Q(WP0[3]));
   BUHDLLX0 U20 (.A(D0[2]),
	.Q(WP0[2]));
   BUHDLLX0 U21 (.A(D0[1]),
	.Q(WP0[1]));
   BUHDLLX0 U22 (.A(D1[11]),
	.Q(WP1[11]));
   BUHDLLX0 U23 (.A(D1[10]),
	.Q(WP1[10]));
   BUHDLLX0 U24 (.A(D1[9]),
	.Q(WP1[9]));
   BUHDLLX0 U25 (.A(D1[8]),
	.Q(WP1[8]));
   BUHDLLX0 U26 (.A(D1[7]),
	.Q(WP1[7]));
   BUHDLLX0 U27 (.A(D1[6]),
	.Q(WP1[6]));
   BUHDLLX0 U28 (.A(D1[5]),
	.Q(WP1[5]));
   BUHDLLX0 U29 (.A(D1[4]),
	.Q(WP1[4]));
   BUHDLLX0 U30 (.A(D1[3]),
	.Q(WP1[3]));
   BUHDLLX0 U31 (.A(D1[2]),
	.Q(WP1[2]));
   BUHDLLX0 U32 (.A(D2[11]),
	.Q(WP2[11]));
   BUHDLLX0 U33 (.A(D3[2]),
	.Q(WP3[2]));
   BUHDLLX0 U34 (.A(D3[3]),
	.Q(WP3[3]));
   BUHDLLX0 U35 (.A(D3[4]),
	.Q(WP3[4]));
   BUHDLLX0 U36 (.A(D3[5]),
	.Q(WP3[5]));
   BUHDLLX0 U37 (.A(D3[6]),
	.Q(WP3[6]));
   BUHDLLX0 U38 (.A(D3[7]),
	.Q(WP3[7]));
   BUHDLLX0 U39 (.A(D3[9]),
	.Q(WP3[9]));
   BUHDLLX0 U40 (.A(D3[10]),
	.Q(WP3[10]));
   BUHDLLX0 U41 (.A(D3[11]),
	.Q(WP3[11]));
   BUHDLLX0 U42 (.A(D2[1]),
	.Q(WP2[1]));
   BUHDLLX0 U43 (.A(D2[2]),
	.Q(WP2[2]));
   BUHDLLX0 U44 (.A(D2[3]),
	.Q(WP2[3]));
   BUHDLLX0 U45 (.A(D2[4]),
	.Q(WP2[4]));
   BUHDLLX0 U46 (.A(D2[5]),
	.Q(WP2[5]));
   BUHDLLX0 U47 (.A(D2[6]),
	.Q(WP2[6]));
   BUHDLLX0 U48 (.A(D2[7]),
	.Q(WP2[7]));
   BUHDLLX0 U49 (.A(D2[8]),
	.Q(WP2[8]));
   BUHDLLX0 U50 (.A(D2[9]),
	.Q(WP2[9]));
   BUHDLLX0 U51 (.A(D2[10]),
	.Q(WP2[10]));
endmodule

module RST_N_SYN (
	rst_n, 
	rst_syn_n, 
	clk_sys);
   input rst_n;
   output rst_syn_n;
   input clk_sys;

   // Internal wires
   wire FE_PHN45_rst_syn_n_buf;
   wire n_Logic1_;
   wire rst_syn_n_buf;
   wire n2;

   BUHDLLX1 FE_PHC45_rst_syn_n_buf (.A(rst_syn_n_buf),
	.Q(FE_PHN45_rst_syn_n_buf));
   SDFRRQHDLLX0 rst_syn_n_buf_reg (.C(clk_sys),
	.D(n_Logic1_),
	.Q(rst_syn_n_buf),
	.RN(rst_n),
	.SD(n2),
	.SE(n2));
   SDFRRQHDLLX0 rst_syn_n_reg (.C(clk_sys),
	.D(FE_PHN45_rst_syn_n_buf),
	.Q(rst_syn_n),
	.RN(rst_n),
	.SD(n2),
	.SE(n2));
   LOGIC1LVHDLL U3 (.Q(n_Logic1_));
   LOGIC0LVHDLL U4 (.Q(n2));
endmodule

module SNPS_CLOCK_GATE_LOW_FSM_BLOCK (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCNHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_0 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_10 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_9 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_8 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_7 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_6 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_5 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_4 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_3 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_2 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_1 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module FSM_BLOCK (
	clk, 
	rst_n, 
	data_in, 
	addr, 
	code, 
	data_out, 
	reg_map_addr, 
	SAMP_RATE_MUX, 
	adc_ready, 
	data_from_adc0, 
	data_from_adc1, 
	data_from_adc2, 
	data_from_adc3, 
	data_from_pre, 
	data_to_post, 
	Rec_0, 
	Rec_1, 
	Rec_2, 
	Rec_3, 
	elec_sel_0, 
	elec_sel_1, 
	elec_sel_2, 
	elec_sel_3, 
	POL_0, 
	POL_1, 
	POL_2, 
	POL_3, 
	CB_ON_0, 
	CB_ON_1, 
	CB_ON_2, 
	CB_ON_3, 
	CB_OK_0, 
	CB_OK_1, 
	CB_OK_2, 
	CB_OK_3, 
	STIM_AMP_0, 
	STIM_AMP_1, 
	STIM_AMP_2, 
	STIM_AMP_3, 
	OFF_STIM_0, 
	OFF_STIM_1, 
	OFF_STIM_2, 
	OFF_STIM_3, 
	AMP_X50_0, 
	AMP_X50_1, 
	AMP_X50_2, 
	AMP_X50_3, 
	elec_mux, 
	D_HP, 
	clk_CB_LOGIC, 
	clk_clone1, 
	clk_clone2, 
	clk_clone3, 
	p1);
   input clk;
   input rst_n;
   input [15:0] data_in;
   input [9:0] addr;
   input [5:0] code;
   inout [15:0] data_out;
   input [7:0] reg_map_addr;
   output [1:0] SAMP_RATE_MUX;
   input adc_ready;
   input [11:0] data_from_adc0;
   input [11:0] data_from_adc1;
   input [11:0] data_from_adc2;
   input [11:0] data_from_adc3;
   input [12:0] data_from_pre;
   output [12:0] data_to_post;
   output [11:0] Rec_0;
   output [11:0] Rec_1;
   output [11:0] Rec_2;
   output [11:0] Rec_3;
   output [1:0] elec_sel_0;
   output [1:0] elec_sel_1;
   output [1:0] elec_sel_2;
   output [1:0] elec_sel_3;
   output [1:0] POL_0;
   output [1:0] POL_1;
   output [1:0] POL_2;
   output [1:0] POL_3;
   output CB_ON_0;
   output CB_ON_1;
   output CB_ON_2;
   output CB_ON_3;
   input CB_OK_0;
   input CB_OK_1;
   input CB_OK_2;
   input CB_OK_3;
   output [8:0] STIM_AMP_0;
   output [8:0] STIM_AMP_1;
   output [8:0] STIM_AMP_2;
   output [8:0] STIM_AMP_3;
   output OFF_STIM_0;
   output OFF_STIM_1;
   output OFF_STIM_2;
   output OFF_STIM_3;
   output AMP_X50_0;
   output AMP_X50_1;
   output AMP_X50_2;
   output AMP_X50_3;
   output [15:0] elec_mux;
   output [3:0] D_HP;
   output clk_CB_LOGIC;
   input clk_clone1;
   input clk_clone2;
   input clk_clone3;
   input p1;

   // Internal wires
   wire FE_PHN57_block_cnt_0;
   wire FE_PHN50_en_clk_shift_l;
   wire FE_PHN43_adc_ready_z_1;
   wire FE_PHN42_adc_ready_z_0;
   wire FE_PHN39_clk_reg_gate_d1;
   wire FE_PHN38_data_out_en_1d;
   wire FE_PDN37_n436;
   wire FE_PDN36_n323;
   wire FE_PDN33_n27;
   wire FE_PDN32_n17;
   wire FE_PDN31_n21;
   wire FE_PDN29_n23;
   wire FE_PDN28_n19;
   wire FE_PDN26_n35;
   wire FE_PDN17_n3540;
   wire FE_PDN10_n549;
   wire FE_PDN7_n271;
   wire FE_PDN5_net784;
   wire FE_PDN4_clk_reg;
   wire FE_PDN7_n_Logic0;
   wire FE_PDN6_n_Logic0;
   wire FE_PDN5_n_Logic0;
   wire FE_PDN4_n_Logic0;
   wire FE_PDN3_n_Logic0;
   wire FE_PDN2_n_Logic0;
   wire FE_PDN1_n_Logic0;
   wire FE_PDN0_n_Logic0;
   wire CTS_1;
   wire CTS_9;
   wire CTS_7;
   wire CTS_5;
   wire CTS_6;
   wire CTS_2;
   wire CTS_3;
   wire n_Logic0_;
   wire n621;
   wire n622;
   wire n623;
   wire n624;
   wire n625;
   wire n626;
   wire n627;
   wire n628;
   wire n629;
   wire n630;
   wire n631;
   wire n632;
   wire n633;
   wire n634;
   wire n635;
   wire n636;
   wire n637;
   wire n638;
   wire n639;
   wire n640;
   wire n641;
   wire n642;
   wire n643;
   wire n644;
   wire n645;
   wire n646;
   wire n647;
   wire n648;
   wire n649;
   wire n650;
   wire n651;
   wire n652;
   wire n653;
   wire n654;
   wire n655;
   wire n656;
   wire n657;
   wire n658;
   wire n659;
   wire n660;
   wire n661;
   wire n662;
   wire n663;
   wire n664;
   wire n665;
   wire n676;
   wire n677;
   wire n678;
   wire n679;
   wire n680;
   wire n681;
   wire n682;
   wire n683;
   wire n684;
   wire n685;
   wire n686;
   wire n687;
   wire n688;
   wire n689;
   wire n690;
   wire n691;
   wire n692;
   wire n693;
   wire n694;
   wire n695;
   wire n696;
   wire n697;
   wire n698;
   wire n699;
   wire n700;
   wire n701;
   wire n702;
   wire n703;
   wire n704;
   wire n705;
   wire n706;
   wire n707;
   wire n708;
   wire n709;
   wire n710;
   wire n711;
   wire n712;
   wire n713;
   wire n714;
   wire n715;
   wire n716;
   wire n717;
   wire n718;
   wire n719;
   wire n720;
   wire n721;
   wire n722;
   wire n723;
   wire n724;
   wire n725;
   wire n726;
   wire n727;
   wire n728;
   wire n729;
   wire n730;
   wire n731;
   wire n732;
   wire n733;
   wire n734;
   wire n735;
   wire adc_ready_pos;
   wire en_clk_shift_l;
   wire N103;
   wire N104;
   wire N105;
   wire N106;
   wire N107;
   wire N108;
   wire N109;
   wire N115;
   wire N116;
   wire N117;
   wire N118;
   wire N119;
   wire N120;
   wire N121;
   wire N122;
   wire N123;
   wire N124;
   wire N125;
   wire N126;
   wire N127;
   wire clk_reg_gate;
   wire clk_reg_gate_d1;
   wire clk_reg_gate_d2;
   wire clk_reg;
   wire N133;
   wire N140;
   wire N147;
   wire N154;
   wire N161;
   wire N162;
   wire N163;
   wire N164;
   wire N165;
   wire N166;
   wire N167;
   wire N168;
   wire N169;
   wire N170;
   wire N171;
   wire N172;
   wire N173;
   wire N174;
   wire N175;
   wire N176;
   wire clk_DAC_state_gate_0;
   wire clk_DAC_state_gate_trigger_0;
   wire clk_DAC_state_0;
   wire N218;
   wire N219;
   wire N220;
   wire N221;
   wire N222;
   wire N239;
   wire N240;
   wire N241;
   wire N242;
   wire N243;
   wire N244;
   wire N245;
   wire N246;
   wire N254;
   wire N255;
   wire N256;
   wire N257;
   wire N258;
   wire N259;
   wire N260;
   wire N261;
   wire N262;
   wire N263;
   wire N264;
   wire N265;
   wire N266;
   wire N267;
   wire N268;
   wire N269;
   wire clk_DAC_state_gate_1;
   wire clk_DAC_state_gate_trigger_1;
   wire clk_DAC_state_1;
   wire N311;
   wire N312;
   wire N313;
   wire N314;
   wire N315;
   wire N332;
   wire N333;
   wire N334;
   wire N335;
   wire N336;
   wire N337;
   wire N338;
   wire N339;
   wire N347;
   wire N348;
   wire N349;
   wire N350;
   wire N351;
   wire N352;
   wire N353;
   wire N354;
   wire N355;
   wire N356;
   wire N357;
   wire N358;
   wire N359;
   wire N360;
   wire N361;
   wire N362;
   wire clk_DAC_state_gate_2;
   wire clk_DAC_state_gate_trigger_2;
   wire clk_DAC_state_2;
   wire N404;
   wire N405;
   wire N406;
   wire N407;
   wire N408;
   wire N425;
   wire N426;
   wire N427;
   wire N428;
   wire N429;
   wire N430;
   wire N431;
   wire N432;
   wire N440;
   wire N441;
   wire N442;
   wire N443;
   wire N444;
   wire N445;
   wire N446;
   wire N447;
   wire N448;
   wire N449;
   wire N450;
   wire N451;
   wire N452;
   wire N453;
   wire N454;
   wire N455;
   wire clk_DAC_state_gate_3;
   wire clk_DAC_state_gate_trigger_3;
   wire clk_DAC_state_3;
   wire N497;
   wire N498;
   wire N499;
   wire N500;
   wire N501;
   wire N518;
   wire N519;
   wire N520;
   wire N521;
   wire N522;
   wire N523;
   wire N524;
   wire N525;
   wire N529;
   wire N530;
   wire clk_data_out_buf_gate;
   wire clk_data_out_buf_gate_trigger;
   wire clk_data_out_buf;
   wire N6370;
   wire N6380;
   wire N6390;
   wire N6400;
   wire N6410;
   wire N6420;
   wire N6430;
   wire N6440;
   wire N6450;
   wire N6460;
   wire N6470;
   wire N6480;
   wire N6490;
   wire N6500;
   wire N6510;
   wire N6520;
   wire data_out_en_1d;
   wire N6530;
   wire N6590;
   wire N6600;
   wire N6610;
   wire N6620;
   wire net709;
   wire net744;
   wire net749;
   wire net754;
   wire net759;
   wire net764;
   wire net769;
   wire net774;
   wire net779;
   wire net784;
   wire net789;
   wire net794;
   wire n78;
   wire n80;
   wire n493;
   wire n666;
   wire n667;
   wire n668;
   wire n669;
   wire n670;
   wire n671;
   wire n672;
   wire n673;
   wire n674;
   wire n675;
   wire n1;
   wire n2;
   wire n3;
   wire n6;
   wire n8;
   wire n10;
   wire n12;
   wire n14;
   wire n16;
   wire n18;
   wire n20;
   wire n22;
   wire n24;
   wire n26;
   wire n28;
   wire n30;
   wire n32;
   wire n34;
   wire n36;
   wire n38;
   wire n40;
   wire n42;
   wire n44;
   wire n46;
   wire n48;
   wire n50;
   wire n52;
   wire n54;
   wire n56;
   wire n58;
   wire n60;
   wire n62;
   wire n64;
   wire n66;
   wire n68;
   wire n70;
   wire n72;
   wire n74;
   wire n76;
   wire n79;
   wire n82;
   wire n84;
   wire n86;
   wire n88;
   wire n90;
   wire n92;
   wire n94;
   wire n96;
   wire n98;
   wire n100;
   wire n1030;
   wire n1050;
   wire n1070;
   wire n1080;
   wire n1090;
   wire n111;
   wire n113;
   wire n1150;
   wire n1170;
   wire n1190;
   wire n1210;
   wire n1230;
   wire n1250;
   wire n1270;
   wire n129;
   wire n131;
   wire n1330;
   wire n135;
   wire n137;
   wire n139;
   wire n141;
   wire n143;
   wire n145;
   wire n1470;
   wire n149;
   wire n151;
   wire n153;
   wire n155;
   wire n157;
   wire n159;
   wire n1610;
   wire n1630;
   wire n1650;
   wire n1670;
   wire n1690;
   wire n1710;
   wire n1730;
   wire n1750;
   wire n177;
   wire n179;
   wire n181;
   wire n183;
   wire n185;
   wire n187;
   wire n189;
   wire n191;
   wire n193;
   wire n195;
   wire n197;
   wire n199;
   wire n201;
   wire n203;
   wire n205;
   wire n207;
   wire n209;
   wire n211;
   wire n213;
   wire n215;
   wire n217;
   wire n2190;
   wire n2200;
   wire n2210;
   wire n2220;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n2390;
   wire n2400;
   wire n2410;
   wire n2420;
   wire n2430;
   wire n2440;
   wire n2450;
   wire n2460;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n2540;
   wire n2550;
   wire n2560;
   wire n2570;
   wire n2580;
   wire n2590;
   wire n2600;
   wire n2610;
   wire n2620;
   wire n2630;
   wire n2640;
   wire n2650;
   wire n2660;
   wire n2670;
   wire n2680;
   wire n2690;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n3110;
   wire n3120;
   wire n3130;
   wire n3140;
   wire n3150;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n3320;
   wire n3330;
   wire n3340;
   wire n3350;
   wire n3360;
   wire n3370;
   wire n3380;
   wire n3390;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n3470;
   wire n3480;
   wire n3490;
   wire n3500;
   wire n3510;
   wire n3520;
   wire n3530;
   wire n3540;
   wire n3550;
   wire n3560;
   wire n3570;
   wire n3580;
   wire n3590;
   wire n3600;
   wire n3610;
   wire n3620;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;
   wire n380;
   wire n381;
   wire n382;
   wire n383;
   wire n384;
   wire n385;
   wire n386;
   wire n387;
   wire n388;
   wire n389;
   wire n390;
   wire n391;
   wire n392;
   wire n393;
   wire n394;
   wire n395;
   wire n396;
   wire n397;
   wire n398;
   wire n399;
   wire n400;
   wire n401;
   wire n402;
   wire n403;
   wire n4040;
   wire n4050;
   wire n4060;
   wire n4070;
   wire n4080;
   wire n409;
   wire n410;
   wire n411;
   wire n412;
   wire n413;
   wire n414;
   wire n415;
   wire n416;
   wire n417;
   wire n418;
   wire n419;
   wire n420;
   wire n421;
   wire n422;
   wire n423;
   wire n424;
   wire n4250;
   wire n4260;
   wire n4270;
   wire n4280;
   wire n4290;
   wire n4300;
   wire n4310;
   wire n4320;
   wire n433;
   wire n434;
   wire n435;
   wire n436;
   wire n437;
   wire n438;
   wire n439;
   wire n4400;
   wire n4410;
   wire n4420;
   wire n4430;
   wire n4440;
   wire n4450;
   wire n4460;
   wire n4470;
   wire n4480;
   wire n4490;
   wire n4500;
   wire n4510;
   wire n4520;
   wire n4530;
   wire n4540;
   wire n4550;
   wire n456;
   wire n457;
   wire n458;
   wire n459;
   wire n460;
   wire n461;
   wire n462;
   wire n463;
   wire n464;
   wire n465;
   wire n466;
   wire n467;
   wire n468;
   wire n469;
   wire n470;
   wire n471;
   wire n472;
   wire n473;
   wire n474;
   wire n475;
   wire n476;
   wire n477;
   wire n478;
   wire n479;
   wire n480;
   wire n481;
   wire n482;
   wire n483;
   wire n484;
   wire n485;
   wire n486;
   wire n487;
   wire n488;
   wire n489;
   wire n490;
   wire n491;
   wire n492;
   wire n494;
   wire n495;
   wire n496;
   wire n4970;
   wire n4980;
   wire n4990;
   wire n5000;
   wire n5010;
   wire n502;
   wire n503;
   wire n504;
   wire n505;
   wire n506;
   wire n507;
   wire n508;
   wire n509;
   wire n510;
   wire n511;
   wire n512;
   wire n513;
   wire n514;
   wire n515;
   wire n516;
   wire n517;
   wire n5180;
   wire n5190;
   wire n5200;
   wire n5210;
   wire n5220;
   wire n5230;
   wire n5240;
   wire n5250;
   wire n526;
   wire n527;
   wire n528;
   wire n5290;
   wire n5300;
   wire n531;
   wire n532;
   wire n533;
   wire n534;
   wire n535;
   wire n536;
   wire n537;
   wire n538;
   wire n539;
   wire n540;
   wire n541;
   wire n542;
   wire n543;
   wire n544;
   wire n545;
   wire n546;
   wire n547;
   wire n548;
   wire n549;
   wire n550;
   wire n551;
   wire n552;
   wire n553;
   wire n554;
   wire n555;
   wire n556;
   wire n557;
   wire n558;
   wire n559;
   wire n560;
   wire n561;
   wire n562;
   wire n563;
   wire n564;
   wire n565;
   wire n566;
   wire n567;
   wire n568;
   wire n569;
   wire n570;
   wire n571;
   wire n572;
   wire n573;
   wire n574;
   wire n575;
   wire n576;
   wire n577;
   wire n578;
   wire n579;
   wire n580;
   wire n581;
   wire n582;
   wire n583;
   wire n584;
   wire n585;
   wire n586;
   wire n587;
   wire n588;
   wire n589;
   wire n590;
   wire n591;
   wire n592;
   wire n593;
   wire n594;
   wire n595;
   wire n596;
   wire n597;
   wire n598;
   wire n599;
   wire n600;
   wire n601;
   wire n602;
   wire n603;
   wire n604;
   wire n605;
   wire n606;
   wire n607;
   wire n608;
   wire n609;
   wire n610;
   wire n611;
   wire n612;
   wire n613;
   wire n614;
   wire n615;
   wire n616;
   wire n617;
   wire n618;
   wire n619;
   wire n620;
   wire [2:0] adc_ready_z;
   wire [47:0] data_adc_buffer;
   wire [6:0] block_cnt;
   wire [12:0] data_from_pre_buf;
   wire [11:9] DAC_0;
   wire [3:0] next_state_0;
   wire [3:0] current_state_0;
   wire [7:0] cnt_0;
   wire [11:9] DAC_1;
   wire [3:0] next_state_1;
   wire [3:0] current_state_1;
   wire [7:0] cnt_1;
   wire [11:9] DAC_2;
   wire [3:0] next_state_2;
   wire [3:0] current_state_2;
   wire [7:0] cnt_2;
   wire [11:9] DAC_3;
   wire [3:0] next_state_3;
   wire [3:0] current_state_3;
   wire [7:0] cnt_3;
   wire [15:0] data_out_buf;
   wire [2:0] cnt_16_clk_ADC;

   BUHDLLX1 FE_PHC57_block_cnt_0 (.A(block_cnt[0]),
	.Q(FE_PHN57_block_cnt_0));
   BUHDLLX1 FE_PHC50_en_clk_shift_l (.A(en_clk_shift_l),
	.Q(FE_PHN50_en_clk_shift_l));
   DLY1HDLLX1 FE_PHC43_adc_ready_z_1 (.A(adc_ready_z[1]),
	.Q(FE_PHN43_adc_ready_z_1));
   DLY1HDLLX1 FE_PHC42_adc_ready_z_0 (.A(FE_PHN42_adc_ready_z_0),
	.Q(adc_ready_z[0]));
   DLY1HDLLX1 FE_PHC39_clk_reg_gate_d1 (.A(FE_PHN39_clk_reg_gate_d1),
	.Q(clk_reg_gate_d1));
   DLY1HDLLX1 FE_PHC38_data_out_en_1d (.A(data_out_en_1d),
	.Q(FE_PHN38_data_out_en_1d));
   BUHDLLX1 FE_PDC37_n436 (.A(n436),
	.Q(FE_PDN37_n436));
   BUHDLLX1 FE_PDC36_n323 (.A(n323),
	.Q(FE_PDN36_n323));
   BUHDLLX1 FE_PDC33_n27 (.A(data_in[5]),
	.Q(FE_PDN33_n27));
   BUHDLLX1 FE_PDC32_n17 (.A(data_in[7]),
	.Q(FE_PDN32_n17));
   BUHDLLX1 FE_PDC31_n21 (.A(data_in[9]),
	.Q(FE_PDN31_n21));
   BUHDLLX1 FE_PDC29_n23 (.A(data_in[10]),
	.Q(FE_PDN29_n23));
   BUHDLLX1 FE_PDC28_n19 (.A(data_in[8]),
	.Q(FE_PDN28_n19));
   BUHDLLX1 FE_PDC26_n35 (.A(data_in[3]),
	.Q(FE_PDN26_n35));
   BUHDLLX1 FE_PDC17_n3540 (.A(n3540),
	.Q(FE_PDN17_n3540));
   BUHDLLX1 FE_PDC10_n549 (.A(n549),
	.Q(FE_PDN10_n549));
   BUHDLLX1 FE_PDC7_n271 (.A(n271),
	.Q(FE_PDN7_n271));
   BUHDLLX1 FE_PDC5_net784 (.A(net784),
	.Q(FE_PDN5_net784));
   BUHDLLX1 FE_PDC4_clk_reg (.A(clk_reg),
	.Q(FE_PDN4_clk_reg));
   BUHDLLX2 FE_PDC7_n_Logic0 (.A(n_Logic0_),
	.Q(FE_PDN7_n_Logic0));
   BUHDLLX2 FE_PDC6_n_Logic0 (.A(FE_PDN7_n_Logic0),
	.Q(FE_PDN6_n_Logic0));
   BUHDLLX2 FE_PDC5_n_Logic0 (.A(FE_PDN6_n_Logic0),
	.Q(FE_PDN5_n_Logic0));
   BUHDLLX2 FE_PDC4_n_Logic0 (.A(FE_PDN5_n_Logic0),
	.Q(FE_PDN4_n_Logic0));
   BUHDLLX2 FE_PDC3_n_Logic0 (.A(FE_PDN5_n_Logic0),
	.Q(FE_PDN3_n_Logic0));
   BUHDLLX2 FE_PDC2_n_Logic0 (.A(FE_PDN3_n_Logic0),
	.Q(FE_PDN2_n_Logic0));
   BUHDLLX2 FE_PDC1_n_Logic0 (.A(FE_PDN2_n_Logic0),
	.Q(FE_PDN1_n_Logic0));
   BUHDLLX2 FE_PDC0_n_Logic0 (.A(FE_PDN1_n_Logic0),
	.Q(FE_PDN0_n_Logic0));
   BUHDLLX1 CTS_ccl_a_buf_00023 (.A(clk),
	.Q(CTS_1));
   INHDLLX3 U378 (.A(n675),
	.Q(CTS_9));
   BUHDLLX6 CTS_ccl_a_buf_00003 (.A(CTS_5),
	.Q(CTS_6));
   BUHDLLX1 CTS_ccl_a_buf_00006 (.A(CTS_7),
	.Q(CTS_5));
   BUHDLLX6 CTS_ccl_a_buf_00011 (.A(CTS_2),
	.Q(clk_CB_LOGIC));
   BUHDLLX2 CTS_cid_buf_00036 (.A(CTS_3),
	.Q(CTS_2));
   SNPS_CLOCK_GATE_LOW_FSM_BLOCK clk_gate_data_adc_buffer_reg_3_ (.CLK(clk_clone3),
	.EN(adc_ready_pos),
	.ENCLK(CTS_7),
	.TE(FE_PDN2_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_0 clk_gate_Rec_0_reg (.CLK(clk_reg),
	.EN(N133),
	.ENCLK(net744),
	.TE(FE_PDN4_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_10 clk_gate_Rec_1_reg (.CLK(clk_reg),
	.EN(N140),
	.ENCLK(net749),
	.TE(FE_PDN3_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_9 clk_gate_Rec_2_reg (.CLK(clk_reg),
	.EN(N147),
	.ENCLK(net754),
	.TE(FE_PDN3_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_8 clk_gate_Rec_3_reg (.CLK(clk_reg),
	.EN(N154),
	.ENCLK(net759),
	.TE(FE_PDN2_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_7 clk_gate_DAC_0_reg (.CLK(FE_PDN4_clk_reg),
	.EN(N161),
	.ENCLK(net764),
	.TE(FE_PDN6_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_6 clk_gate_DAC_1_reg (.CLK(FE_PDN4_clk_reg),
	.EN(N254),
	.ENCLK(net769),
	.TE(FE_PDN6_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_5 clk_gate_DAC_2_reg (.CLK(FE_PDN4_clk_reg),
	.EN(N347),
	.ENCLK(net774),
	.TE(FE_PDN5_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_4 clk_gate_DAC_3_reg (.CLK(FE_PDN4_clk_reg),
	.EN(N440),
	.ENCLK(net779),
	.TE(FE_PDN5_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_3 clk_gate_elec_mux_reg (.CLK(clk_reg),
	.EN(N529),
	.ENCLK(net784),
	.TE(FE_PDN3_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_2 clk_gate_D_HP_reg (.CLK(FE_PDN4_clk_reg),
	.EN(N530),
	.ENCLK(net789),
	.TE(FE_PDN5_n_Logic0));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_1 clk_gate_Rec_0_reg_0 (.CLK(clk_reg),
	.EN(net709),
	.ENCLK(net794),
	.TE(FE_PDN3_n_Logic0));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__11_ (.CN(CTS_6),
	.D(data_from_adc3[11]),
	.Q(data_adc_buffer[47]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__10_ (.CN(CTS_6),
	.D(data_from_adc3[10]),
	.Q(data_adc_buffer[46]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__9_ (.CN(CTS_6),
	.D(data_from_adc3[9]),
	.Q(data_adc_buffer[45]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__8_ (.CN(CTS_6),
	.D(data_from_adc3[8]),
	.Q(data_adc_buffer[44]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__7_ (.CN(CTS_6),
	.D(data_from_adc3[7]),
	.Q(data_adc_buffer[43]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__6_ (.CN(CTS_6),
	.D(data_from_adc3[6]),
	.Q(data_adc_buffer[42]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__5_ (.CN(CTS_6),
	.D(data_from_adc3[5]),
	.Q(data_adc_buffer[41]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__4_ (.CN(CTS_6),
	.D(data_from_adc3[4]),
	.Q(data_adc_buffer[40]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__3_ (.CN(CTS_6),
	.D(data_from_adc3[3]),
	.Q(data_adc_buffer[39]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__2_ (.CN(CTS_6),
	.D(data_from_adc3[2]),
	.Q(data_adc_buffer[38]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__1_ (.CN(CTS_6),
	.D(data_from_adc3[1]),
	.Q(data_adc_buffer[37]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__0_ (.CN(CTS_6),
	.D(data_from_adc3[0]),
	.Q(data_adc_buffer[36]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__11_ (.CN(CTS_6),
	.D(data_from_adc2[11]),
	.Q(data_adc_buffer[35]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__10_ (.CN(CTS_6),
	.D(data_from_adc2[10]),
	.Q(data_adc_buffer[34]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__9_ (.CN(CTS_6),
	.D(data_from_adc2[9]),
	.Q(data_adc_buffer[33]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__8_ (.CN(CTS_6),
	.D(data_from_adc2[8]),
	.Q(data_adc_buffer[32]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__7_ (.CN(CTS_6),
	.D(data_from_adc2[7]),
	.Q(data_adc_buffer[31]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__6_ (.CN(CTS_6),
	.D(data_from_adc2[6]),
	.Q(data_adc_buffer[30]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__5_ (.CN(CTS_6),
	.D(data_from_adc2[5]),
	.Q(data_adc_buffer[29]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__4_ (.CN(CTS_6),
	.D(data_from_adc2[4]),
	.Q(data_adc_buffer[28]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__3_ (.CN(CTS_6),
	.D(data_from_adc2[3]),
	.Q(data_adc_buffer[27]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__2_ (.CN(CTS_6),
	.D(data_from_adc2[2]),
	.Q(data_adc_buffer[26]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__1_ (.CN(CTS_6),
	.D(data_from_adc2[1]),
	.Q(data_adc_buffer[25]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__0_ (.CN(CTS_6),
	.D(data_from_adc2[0]),
	.Q(data_adc_buffer[24]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSHDLLX0 data_adc_buffer_reg_1__11_ (.CN(CTS_6),
	.D(data_from_adc1[11]),
	.Q(data_adc_buffer[23]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFFSHDLLX0 data_adc_buffer_reg_1__10_ (.CN(CTS_6),
	.D(data_from_adc1[10]),
	.Q(data_adc_buffer[22]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n620));
   SDFFSHDLLX0 data_adc_buffer_reg_1__9_ (.CN(CTS_6),
	.D(data_from_adc1[9]),
	.Q(data_adc_buffer[21]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFFSHDLLX0 data_adc_buffer_reg_1__8_ (.CN(CTS_6),
	.D(data_from_adc1[8]),
	.Q(data_adc_buffer[20]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n620));
   SDFFSHDLLX0 data_adc_buffer_reg_1__7_ (.CN(CTS_6),
	.D(data_from_adc1[7]),
	.Q(data_adc_buffer[19]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n620));
   SDFFSHDLLX0 data_adc_buffer_reg_1__6_ (.CN(CTS_6),
	.D(data_from_adc1[6]),
	.Q(data_adc_buffer[18]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n620));
   SDFFSHDLLX0 data_adc_buffer_reg_1__5_ (.CN(CTS_6),
	.D(data_from_adc1[5]),
	.Q(data_adc_buffer[17]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSHDLLX0 data_adc_buffer_reg_1__4_ (.CN(CTS_6),
	.D(data_from_adc1[4]),
	.Q(data_adc_buffer[16]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSHDLLX0 data_adc_buffer_reg_1__3_ (.CN(CTS_6),
	.D(data_from_adc1[3]),
	.Q(data_adc_buffer[15]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFFSHDLLX0 data_adc_buffer_reg_1__2_ (.CN(CTS_6),
	.D(data_from_adc1[2]),
	.Q(data_adc_buffer[14]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n620));
   SDFFSHDLLX0 data_adc_buffer_reg_1__1_ (.CN(CTS_6),
	.D(data_from_adc1[1]),
	.Q(data_adc_buffer[13]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n617));
   SDFFSHDLLX0 data_adc_buffer_reg_1__0_ (.CN(CTS_6),
	.D(data_from_adc1[0]),
	.Q(data_adc_buffer[12]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n620));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__11_ (.CN(CTS_6),
	.D(data_from_adc0[11]),
	.Q(data_adc_buffer[11]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__10_ (.CN(CTS_6),
	.D(data_from_adc0[10]),
	.Q(data_adc_buffer[10]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__9_ (.CN(CTS_6),
	.D(data_from_adc0[9]),
	.Q(data_adc_buffer[9]),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__8_ (.CN(CTS_6),
	.D(data_from_adc0[8]),
	.Q(data_adc_buffer[8]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__7_ (.CN(CTS_6),
	.D(data_from_adc0[7]),
	.Q(data_adc_buffer[7]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__6_ (.CN(CTS_6),
	.D(data_from_adc0[6]),
	.Q(data_adc_buffer[6]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__5_ (.CN(CTS_6),
	.D(data_from_adc0[5]),
	.Q(data_adc_buffer[5]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__4_ (.CN(CTS_6),
	.D(data_from_adc0[4]),
	.Q(data_adc_buffer[4]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__3_ (.CN(CTS_6),
	.D(data_from_adc0[3]),
	.Q(data_adc_buffer[3]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__2_ (.CN(CTS_6),
	.D(data_from_adc0[2]),
	.Q(data_adc_buffer[2]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__1_ (.CN(CTS_6),
	.D(data_from_adc0[1]),
	.Q(data_adc_buffer[1]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__0_ (.CN(CTS_6),
	.D(data_from_adc0[0]),
	.Q(data_adc_buffer[0]),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n3));
   SDFRSHDLLX0 block_cnt_reg_0_ (.C(CTS_9),
	.D(N103),
	.Q(block_cnt[0]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFFRQHDLLX0 en_clk_shift_l_reg (.CN(clk_clone1),
	.D(n674),
	.Q(en_clk_shift_l),
	.RN(n3),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRSQHDLLX0 block_cnt_reg_6_ (.C(CTS_9),
	.D(N109),
	.Q(block_cnt[6]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 block_cnt_reg_5_ (.C(CTS_9),
	.D(N108),
	.Q(block_cnt[5]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSHDLLX0 block_cnt_reg_4_ (.C(CTS_9),
	.D(N107),
	.Q(block_cnt[4]),
	.QN(n609),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n617));
   SDFRSHDLLX0 block_cnt_reg_3_ (.C(CTS_9),
	.D(N106),
	.Q(block_cnt[3]),
	.QN(n610),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 block_cnt_reg_2_ (.C(CTS_9),
	.D(N105),
	.Q(block_cnt[2]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 block_cnt_reg_1_ (.C(CTS_9),
	.D(N104),
	.Q(block_cnt[1]),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFFSQHDLLX0 data_from_pre_buf_reg_12_ (.CN(CTS_9),
	.D(data_from_pre[12]),
	.Q(data_from_pre_buf[12]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_from_pre_buf_reg_11_ (.CN(CTS_9),
	.D(data_from_pre[11]),
	.Q(data_from_pre_buf[11]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_from_pre_buf_reg_10_ (.CN(CTS_9),
	.D(data_from_pre[10]),
	.Q(data_from_pre_buf[10]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_from_pre_buf_reg_9_ (.CN(CTS_9),
	.D(data_from_pre[9]),
	.Q(data_from_pre_buf[9]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFSQHDLLX0 data_from_pre_buf_reg_8_ (.CN(CTS_9),
	.D(data_from_pre[8]),
	.Q(data_from_pre_buf[8]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFSQHDLLX0 data_from_pre_buf_reg_7_ (.CN(CTS_9),
	.D(data_from_pre[7]),
	.Q(data_from_pre_buf[7]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_from_pre_buf_reg_6_ (.CN(CTS_9),
	.D(data_from_pre[6]),
	.Q(data_from_pre_buf[6]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n617));
   SDFFSQHDLLX0 data_from_pre_buf_reg_5_ (.CN(CTS_9),
	.D(data_from_pre[5]),
	.Q(data_from_pre_buf[5]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFSQHDLLX0 data_from_pre_buf_reg_4_ (.CN(CTS_9),
	.D(data_from_pre[4]),
	.Q(data_from_pre_buf[4]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFSQHDLLX0 data_from_pre_buf_reg_3_ (.CN(CTS_9),
	.D(data_from_pre[3]),
	.Q(data_from_pre_buf[3]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFSQHDLLX0 data_from_pre_buf_reg_2_ (.CN(CTS_9),
	.D(data_from_pre[2]),
	.Q(data_from_pre_buf[2]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFSQHDLLX0 data_from_pre_buf_reg_1_ (.CN(CTS_9),
	.D(data_from_pre[1]),
	.Q(data_from_pre_buf[1]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n3));
   SDFFSQHDLLX0 data_from_pre_buf_reg_0_ (.CN(CTS_9),
	.D(data_from_pre[0]),
	.Q(data_from_pre_buf[0]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n616));
   SDFFRQHDLLX0 clk_reg_gate_d1_reg (.CN(clk_clone1),
	.D(clk_reg_gate),
	.Q(FE_PHN39_clk_reg_gate_d1),
	.RN(n616),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRSQHDLLX0 Rec_0_reg_6_ (.C(net744),
	.D(data_in[6]),
	.Q(n626),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 Rec_0_reg_5_ (.C(net744),
	.D(FE_PDN33_n27),
	.Q(n627),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_0_reg_4_ (.C(net744),
	.D(data_in[4]),
	.Q(n628),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_0_reg_3_ (.C(net744),
	.D(FE_PDN26_n35),
	.Q(n629),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 Rec_0_reg_2_ (.C(net744),
	.D(data_in[2]),
	.Q(n630),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 Rec_0_reg_1_ (.C(net744),
	.D(data_in[1]),
	.Q(n631),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_1_reg_6_ (.C(net749),
	.D(data_in[6]),
	.Q(n638),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_1_reg_5_ (.C(net749),
	.D(data_in[5]),
	.Q(n639),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 Rec_1_reg_4_ (.C(net749),
	.D(data_in[4]),
	.Q(n640),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_1_reg_3_ (.C(net749),
	.D(data_in[3]),
	.Q(n641),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_1_reg_2_ (.C(net749),
	.D(data_in[2]),
	.Q(n642),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_1_reg_1_ (.C(net749),
	.D(data_in[1]),
	.Q(n643),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 Rec_2_reg_6_ (.C(net754),
	.D(data_in[6]),
	.Q(n650),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 Rec_2_reg_5_ (.C(net754),
	.D(FE_PDN33_n27),
	.Q(n651),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 Rec_2_reg_4_ (.C(net754),
	.D(data_in[4]),
	.Q(n652),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_2_reg_3_ (.C(net754),
	.D(FE_PDN26_n35),
	.Q(n653),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_2_reg_2_ (.C(net754),
	.D(data_in[2]),
	.Q(n654),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_2_reg_1_ (.C(net754),
	.D(data_in[1]),
	.Q(n655),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 Rec_3_reg_6_ (.C(net759),
	.D(data_in[6]),
	.Q(n662),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_3_reg_5_ (.C(net759),
	.D(data_in[5]),
	.Q(n663),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 Rec_3_reg_4_ (.C(net759),
	.D(data_in[4]),
	.Q(n664),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_3_reg_3_ (.C(net759),
	.D(data_in[3]),
	.Q(n665),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 Rec_3_reg_2_ (.C(net759),
	.D(data_in[2]),
	.Q(n676),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 Rec_3_reg_1_ (.C(net759),
	.D(data_in[1]),
	.Q(n677),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0),
	.SN(n620));
   SDFRSHDLLX0 DAC_0_reg_15_ (.C(net794),
	.D(n669),
	.Q(OFF_STIM_0),
	.QN(n612),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0),
	.SN(n2));
   SDFRRHDLLX0 DAC_0_reg_11_ (.C(net764),
	.D(N173),
	.Q(DAC_0[11]),
	.RN(n616),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFFRQHDLLX0 clk_DAC_state_gate_trigger_0_reg (.CN(clk_clone1),
	.D(clk_DAC_state_gate_0),
	.Q(clk_DAC_state_gate_trigger_0),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRSQHDLLX0 current_state_0_reg_0_ (.C(clk_DAC_state_0),
	.D(next_state_0[0]),
	.Q(current_state_0[0]),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0),
	.SN(n2));
   DLHQHDLLX0 next_state_0_reg_1_ (.D(N220),
	.G(N218),
	.Q(next_state_0[1]));
   DLHQHDLLX0 next_state_0_reg_3_ (.D(N222),
	.G(N218),
	.Q(next_state_0[3]));
   DLHQHDLLX0 next_state_0_reg_0_ (.D(N219),
	.G(N218),
	.Q(next_state_0[0]));
   SDFRSHDLLX0 DAC_1_reg_15_ (.C(net794),
	.D(n668),
	.Q(OFF_STIM_1),
	.QN(n613),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0),
	.SN(n620));
   SDFRRHDLLX0 DAC_1_reg_11_ (.C(net769),
	.D(N266),
	.Q(DAC_1[11]),
	.RN(n616),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   DLHQHDLLX0 next_state_1_reg_2_ (.D(N314),
	.G(N311),
	.Q(next_state_1[2]));
   SDFFRQHDLLX0 clk_DAC_state_gate_trigger_1_reg (.CN(clk_clone1),
	.D(clk_DAC_state_gate_1),
	.Q(clk_DAC_state_gate_trigger_1),
	.RN(n3),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRSQHDLLX0 current_state_1_reg_0_ (.C(clk_DAC_state_1),
	.D(next_state_1[0]),
	.Q(current_state_1[0]),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0),
	.SN(n2));
   DLHQHDLLX0 next_state_1_reg_1_ (.D(N313),
	.G(N311),
	.Q(next_state_1[1]));
   DLHQHDLLX0 next_state_1_reg_3_ (.D(N315),
	.G(N311),
	.Q(next_state_1[3]));
   DLHQHDLLX0 next_state_1_reg_0_ (.D(N312),
	.G(N311),
	.Q(next_state_1[0]));
   SDFRSHDLLX0 DAC_2_reg_15_ (.C(net794),
	.D(n667),
	.Q(n711),
	.QN(n611),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0),
	.SN(n620));
   SDFRRHDLLX0 DAC_2_reg_11_ (.C(net774),
	.D(N359),
	.Q(DAC_2[11]),
	.RN(n616),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   DLHQHDLLX0 next_state_2_reg_2_ (.D(N407),
	.G(N404),
	.Q(next_state_2[2]));
   SDFFRQHDLLX0 clk_DAC_state_gate_trigger_2_reg (.CN(clk_clone1),
	.D(clk_DAC_state_gate_2),
	.Q(clk_DAC_state_gate_trigger_2),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRSQHDLLX0 current_state_2_reg_0_ (.C(clk_DAC_state_2),
	.D(next_state_2[0]),
	.Q(current_state_2[0]),
	.SD(n_Logic0_),
	.SE(n_Logic0_),
	.SN(n2));
   DLHQHDLLX0 next_state_2_reg_1_ (.D(N406),
	.G(N404),
	.Q(next_state_2[1]));
   DLHQHDLLX0 next_state_2_reg_3_ (.D(N408),
	.G(N404),
	.Q(next_state_2[3]));
   DLHQHDLLX0 next_state_2_reg_0_ (.D(N405),
	.G(N404),
	.Q(next_state_2[0]));
   SDFRSHDLLX0 DAC_3_reg_15_ (.C(net794),
	.D(n666),
	.Q(OFF_STIM_3),
	.QN(n493),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0),
	.SN(n617));
   SDFRRHDLLX0 DAC_3_reg_11_ (.C(net779),
	.D(N452),
	.Q(DAC_3[11]),
	.RN(n616),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   DLHQHDLLX0 next_state_3_reg_2_ (.D(N500),
	.G(N497),
	.Q(next_state_3[2]));
   SDFFRQHDLLX0 clk_DAC_state_gate_trigger_3_reg (.CN(clk_clone1),
	.D(clk_DAC_state_gate_3),
	.Q(clk_DAC_state_gate_trigger_3),
	.RN(n3),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRSQHDLLX0 current_state_3_reg_0_ (.C(clk_DAC_state_3),
	.D(next_state_3[0]),
	.Q(current_state_3[0]),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0),
	.SN(n620));
   DLHQHDLLX0 next_state_3_reg_1_ (.D(N499),
	.G(N497),
	.Q(next_state_3[1]));
   DLHQHDLLX0 next_state_3_reg_3_ (.D(N501),
	.G(N497),
	.Q(next_state_3[3]));
   DLHQHDLLX0 next_state_3_reg_0_ (.D(N498),
	.G(N497),
	.Q(next_state_3[0]));
   SDFRSQHDLLX0 SAMP_RATE_MUX_reg_1_ (.C(FE_PDN4_clk_reg),
	.D(n80),
	.Q(SAMP_RATE_MUX[1]),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 SAMP_RATE_MUX_reg_0_ (.C(FE_PDN4_clk_reg),
	.D(n78),
	.Q(SAMP_RATE_MUX[0]),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX0 D_HP_reg_3_ (.C(net789),
	.D(FE_PDN26_n35),
	.Q(n732),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 D_HP_reg_2_ (.C(net789),
	.D(data_in[2]),
	.Q(n733),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n617));
   SDFRSQHDLLX0 D_HP_reg_1_ (.C(net789),
	.D(data_in[1]),
	.Q(n734),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX0 D_HP_reg_0_ (.C(net789),
	.D(data_in[0]),
	.Q(n735),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0),
	.SN(n2));
   SDFFRQHDLLX0 clk_data_out_buf_gate_trigger_reg (.CN(clk_clone1),
	.D(clk_data_out_buf_gate),
	.Q(clk_data_out_buf_gate_trigger),
	.RN(n3),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFFRQHDLLX0 data_out_en_1d_reg (.CN(clk_clone1),
	.D(N6530),
	.Q(data_out_en_1d),
	.RN(n3),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   AND2HDLLX1 U797 (.A(clk_data_out_buf_gate_trigger),
	.B(clk_clone2),
	.Q(clk_data_out_buf));
   AND2HDLLX1 U800 (.A(clk_DAC_state_gate_trigger_3),
	.B(clk_clone2),
	.Q(clk_DAC_state_3));
   AND2HDLLX1 U803 (.A(clk_DAC_state_gate_trigger_2),
	.B(clk_clone2),
	.Q(clk_DAC_state_2));
   AND2HDLLX1 U806 (.A(clk_DAC_state_gate_trigger_1),
	.B(clk_clone2),
	.Q(clk_DAC_state_1));
   AND2HDLLX1 U809 (.A(clk_DAC_state_gate_trigger_0),
	.B(clk_clone2),
	.Q(clk_DAC_state_0));
   DFFRHDLLX0 data_out_en_2d_reg (.CN(clk_clone1),
	.D(FE_PHN38_data_out_en_1d),
	.Q(n2190),
	.RN(n2));
   DFFRQHDLLX0 clk_reg_gate_d2_reg (.CN(clk_clone1),
	.D(clk_reg_gate_d1),
	.Q(clk_reg_gate_d2),
	.RN(n616));
   DFRRQHDLLX0 adc_ready_z_reg_1_ (.C(clk_clone1),
	.D(adc_ready_z[0]),
	.Q(adc_ready_z[1]),
	.RN(n2));
   DFRRQHDLLX0 adc_ready_z_reg_2_ (.C(clk_clone1),
	.D(FE_PHN43_adc_ready_z_1),
	.Q(adc_ready_z[2]),
	.RN(n2));
   DLHQHDLLX0 next_state_0_reg_2_ (.D(N221),
	.G(N218),
	.Q(next_state_0[2]));
   SDFRRQHDLLX0 cnt_0_reg_0_ (.C(clk_DAC_state_0),
	.D(N239),
	.Q(cnt_0[0]),
	.RN(n3),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_0_reg_2_ (.C(clk_DAC_state_0),
	.D(next_state_0[2]),
	.Q(current_state_0[2]),
	.RN(n618),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_0_reg_7_ (.C(clk_DAC_state_0),
	.D(N246),
	.Q(cnt_0[7]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_0_reg_6_ (.C(clk_DAC_state_0),
	.D(N245),
	.Q(cnt_0[6]),
	.RN(n618),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_0_reg_5_ (.C(clk_DAC_state_0),
	.D(N244),
	.Q(cnt_0[5]),
	.RN(n618),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_0_reg_4_ (.C(clk_DAC_state_0),
	.D(N243),
	.Q(cnt_0[4]),
	.RN(n618),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_0_reg_3_ (.C(clk_DAC_state_0),
	.D(N242),
	.Q(cnt_0[3]),
	.RN(n618),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_0_reg_2_ (.C(clk_DAC_state_0),
	.D(N241),
	.Q(cnt_0[2]),
	.RN(n618),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_0_reg_1_ (.C(clk_DAC_state_0),
	.D(N240),
	.Q(cnt_0[1]),
	.RN(n1),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_1_reg_0_ (.C(clk_DAC_state_1),
	.D(N332),
	.Q(cnt_1[0]),
	.RN(n1),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_1_reg_2_ (.C(clk_DAC_state_1),
	.D(next_state_1[2]),
	.Q(current_state_1[2]),
	.RN(n2),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_1_reg_7_ (.C(clk_DAC_state_1),
	.D(N339),
	.Q(cnt_1[7]),
	.RN(n618),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_1_reg_6_ (.C(clk_DAC_state_1),
	.D(N338),
	.Q(cnt_1[6]),
	.RN(n1),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_1_reg_5_ (.C(clk_DAC_state_1),
	.D(N337),
	.Q(cnt_1[5]),
	.RN(n1),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_1_reg_4_ (.C(clk_DAC_state_1),
	.D(N336),
	.Q(cnt_1[4]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_1_reg_3_ (.C(clk_DAC_state_1),
	.D(N335),
	.Q(cnt_1[3]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_1_reg_2_ (.C(clk_DAC_state_1),
	.D(N334),
	.Q(cnt_1[2]),
	.RN(n620),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_1_reg_1_ (.C(clk_DAC_state_1),
	.D(N333),
	.Q(cnt_1[1]),
	.RN(n618),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_2_reg_0_ (.C(clk_DAC_state_2),
	.D(N425),
	.Q(cnt_2[0]),
	.RN(rst_n),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 current_state_2_reg_2_ (.C(clk_DAC_state_2),
	.D(next_state_2[2]),
	.Q(current_state_2[2]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_7_ (.C(clk_DAC_state_2),
	.D(N432),
	.Q(cnt_2[7]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_6_ (.C(clk_DAC_state_2),
	.D(N431),
	.Q(cnt_2[6]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_5_ (.C(clk_DAC_state_2),
	.D(N430),
	.Q(cnt_2[5]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_4_ (.C(clk_DAC_state_2),
	.D(N429),
	.Q(cnt_2[4]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_3_ (.C(clk_DAC_state_2),
	.D(N428),
	.Q(cnt_2[3]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_2_ (.C(clk_DAC_state_2),
	.D(N427),
	.Q(cnt_2[2]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_2_reg_1_ (.C(clk_DAC_state_2),
	.D(N426),
	.Q(cnt_2[1]),
	.RN(n3),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_3_reg_0_ (.C(clk_DAC_state_3),
	.D(N518),
	.Q(cnt_3[0]),
	.RN(n616),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_3_reg_2_ (.C(clk_DAC_state_3),
	.D(next_state_3[2]),
	.Q(current_state_3[2]),
	.RN(n619),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_3_reg_7_ (.C(clk_DAC_state_3),
	.D(N525),
	.Q(cnt_3[7]),
	.RN(n616),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_3_reg_6_ (.C(clk_DAC_state_3),
	.D(N524),
	.Q(cnt_3[6]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_3_reg_5_ (.C(clk_DAC_state_3),
	.D(N523),
	.Q(cnt_3[5]),
	.RN(n619),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_3_reg_4_ (.C(clk_DAC_state_3),
	.D(N522),
	.Q(cnt_3[4]),
	.RN(n616),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_3_reg_3_ (.C(clk_DAC_state_3),
	.D(N521),
	.Q(cnt_3[3]),
	.RN(n3),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_3_reg_2_ (.C(clk_DAC_state_3),
	.D(N520),
	.Q(cnt_3[2]),
	.RN(n619),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_3_reg_1_ (.C(clk_DAC_state_3),
	.D(N519),
	.Q(cnt_3[1]),
	.RN(n619),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_16_clk_ADC_reg_0_ (.C(CTS_1),
	.D(N6590),
	.Q(cnt_16_clk_ADC[0]),
	.RN(rst_n),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_16_clk_ADC_reg_1_ (.C(CTS_1),
	.D(N6600),
	.Q(cnt_16_clk_ADC[1]),
	.RN(rst_n),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 cnt_16_clk_ADC_reg_2_ (.C(CTS_1),
	.D(N6610),
	.Q(cnt_16_clk_ADC[2]),
	.RN(rst_n),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 DAC_1_reg_10_ (.C(net769),
	.D(N265),
	.Q(DAC_1[10]),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_9_ (.C(net769),
	.D(N264),
	.Q(DAC_1[9]),
	.RN(n2),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_10_ (.C(net774),
	.D(N358),
	.Q(DAC_2[10]),
	.RN(n617),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_9_ (.C(net774),
	.D(N357),
	.Q(DAC_2[9]),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_10_ (.C(net764),
	.D(N172),
	.Q(DAC_0[10]),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_9_ (.C(net764),
	.D(N171),
	.Q(DAC_0[9]),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_10_ (.C(net779),
	.D(N451),
	.Q(DAC_3[10]),
	.RN(n616),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_9_ (.C(net779),
	.D(N450),
	.Q(DAC_3[9]),
	.RN(n619),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_14_ (.C(net774),
	.D(N362),
	.Q(elec_sel_2[1]),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_14_ (.C(net769),
	.D(N269),
	.Q(elec_sel_1[1]),
	.RN(n618),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_14_ (.C(net764),
	.D(N176),
	.Q(elec_sel_0[1]),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_14_ (.C(net779),
	.D(N455),
	.Q(elec_sel_3[1]),
	.RN(n619),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_13_ (.C(net774),
	.D(N361),
	.Q(elec_sel_2[0]),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_13_ (.C(net769),
	.D(N268),
	.Q(elec_sel_1[0]),
	.RN(n1),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_13_ (.C(net764),
	.D(N175),
	.Q(elec_sel_0[0]),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_13_ (.C(net779),
	.D(N454),
	.Q(elec_sel_3[0]),
	.RN(n619),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_0_ (.C(net764),
	.D(N162),
	.Q(STIM_AMP_0[0]),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_0_ (.C(net769),
	.D(N255),
	.Q(STIM_AMP_1[0]),
	.RN(n1),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_0_ (.C(net774),
	.D(N348),
	.Q(STIM_AMP_2[0]),
	.RN(n2),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_0_ (.C(net779),
	.D(N441),
	.Q(STIM_AMP_3[0]),
	.RN(n616),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 Rec_0_reg_10_ (.C(net744),
	.D(FE_PDN29_n23),
	.Q(n622),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_0_reg_9_ (.C(net744),
	.D(FE_PDN31_n21),
	.Q(n623),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 Rec_0_reg_8_ (.C(net744),
	.D(FE_PDN28_n19),
	.Q(n624),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_1_reg_10_ (.C(net749),
	.D(data_in[10]),
	.Q(n634),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_1_reg_9_ (.C(net749),
	.D(data_in[9]),
	.Q(n635),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_1_reg_8_ (.C(net749),
	.D(data_in[8]),
	.Q(n636),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_2_reg_7_ (.C(net754),
	.D(FE_PDN32_n17),
	.Q(n649),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_2_reg_0_ (.C(net754),
	.D(data_in[0]),
	.Q(n656),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_12_ (.C(net774),
	.D(N360),
	.Q(n714),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_12_ (.C(net769),
	.D(N267),
	.Q(n713),
	.RN(n1),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_8_ (.C(net769),
	.D(N263),
	.Q(n687),
	.RN(n618),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_7_ (.C(net769),
	.D(N262),
	.Q(n688),
	.RN(n1),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_6_ (.C(net769),
	.D(N261),
	.Q(n689),
	.RN(n1),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_5_ (.C(net769),
	.D(N260),
	.Q(n690),
	.RN(n2),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_4_ (.C(net769),
	.D(N259),
	.Q(n691),
	.RN(n617),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_3_ (.C(net774),
	.D(N351),
	.Q(n700),
	.RN(n2),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_2_ (.C(net774),
	.D(N350),
	.Q(n701),
	.RN(n2),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_1_ (.C(net779),
	.D(N442),
	.Q(n710),
	.RN(n3),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_11_ (.C(net784),
	.D(data_in[11]),
	.Q(n720),
	.RN(n619),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_10_ (.C(net784),
	.D(FE_PDN29_n23),
	.Q(n721),
	.RN(n3),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_9_ (.C(net784),
	.D(FE_PDN31_n21),
	.Q(n722),
	.RN(n3),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_8_ (.C(net784),
	.D(FE_PDN28_n19),
	.Q(n723),
	.RN(n616),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_7_ (.C(FE_PDN5_net784),
	.D(data_in[7]),
	.Q(n724),
	.RN(n3),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_6_ (.C(FE_PDN5_net784),
	.D(data_in[6]),
	.Q(n725),
	.RN(n619),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_5_ (.C(FE_PDN5_net784),
	.D(data_in[5]),
	.Q(n726),
	.RN(n616),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_4_ (.C(FE_PDN5_net784),
	.D(data_in[4]),
	.Q(n727),
	.RN(n3),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_3_ (.C(net784),
	.D(FE_PDN26_n35),
	.Q(n728),
	.RN(n619),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX2 elec_mux_reg_2_ (.C(net784),
	.D(data_in[2]),
	.Q(n729),
	.RN(n3),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_1_ (.C(net784),
	.D(data_in[1]),
	.Q(n730),
	.RN(n616),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_0_ (.C(net784),
	.D(data_in[0]),
	.Q(n731),
	.RN(n619),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_2_reg_10_ (.C(net754),
	.D(FE_PDN29_n23),
	.Q(n646),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_2_reg_9_ (.C(net754),
	.D(FE_PDN31_n21),
	.Q(n647),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 Rec_2_reg_8_ (.C(net754),
	.D(FE_PDN28_n19),
	.Q(n648),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_0_reg_7_ (.C(net744),
	.D(FE_PDN32_n17),
	.Q(n625),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_0_reg_0_ (.C(net744),
	.D(data_in[0]),
	.Q(n632),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 Rec_1_reg_7_ (.C(net749),
	.D(data_in[7]),
	.Q(n637),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_1_reg_0_ (.C(net749),
	.D(data_in[0]),
	.Q(n644),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 Rec_3_reg_10_ (.C(net759),
	.D(data_in[10]),
	.Q(n658),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_3_reg_9_ (.C(net759),
	.D(data_in[9]),
	.Q(n659),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_3_reg_8_ (.C(net759),
	.D(data_in[8]),
	.Q(n660),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_3_reg_7_ (.C(net759),
	.D(data_in[7]),
	.Q(n661),
	.RN(n1),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 Rec_3_reg_0_ (.C(net759),
	.D(data_in[0]),
	.Q(n678),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_8_ (.C(net774),
	.D(N356),
	.Q(n695),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_7_ (.C(net774),
	.D(N355),
	.Q(n696),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_6_ (.C(net774),
	.D(N354),
	.Q(n697),
	.RN(n617),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_5_ (.C(net774),
	.D(N353),
	.Q(n698),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_4_ (.C(net774),
	.D(N352),
	.Q(n699),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_12_ (.C(net764),
	.D(N174),
	.Q(n712),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_8_ (.C(net764),
	.D(N170),
	.Q(n679),
	.RN(n2),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_7_ (.C(net764),
	.D(N169),
	.Q(n680),
	.RN(n2),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_6_ (.C(net764),
	.D(N168),
	.Q(n681),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_5_ (.C(net764),
	.D(N167),
	.Q(n682),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_4_ (.C(net764),
	.D(N166),
	.Q(n683),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_3_ (.C(net764),
	.D(N165),
	.Q(n684),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_2_ (.C(net764),
	.D(N164),
	.Q(n685),
	.RN(n1),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_0_reg_1_ (.C(net764),
	.D(N163),
	.Q(n686),
	.RN(n618),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_3_ (.C(net769),
	.D(N258),
	.Q(n692),
	.RN(n618),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_2_ (.C(net769),
	.D(N257),
	.Q(n693),
	.RN(n618),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_1_reg_1_ (.C(net769),
	.D(N256),
	.Q(n694),
	.RN(n1),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_2_reg_1_ (.C(net774),
	.D(N349),
	.Q(n702),
	.RN(n617),
	.SD(FE_PDN6_n_Logic0),
	.SE(FE_PDN6_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_12_ (.C(net779),
	.D(N453),
	.Q(n715),
	.RN(n619),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_8_ (.C(net779),
	.D(N449),
	.Q(n703),
	.RN(n619),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_7_ (.C(net779),
	.D(N448),
	.Q(n704),
	.RN(n3),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_6_ (.C(net779),
	.D(N447),
	.Q(n705),
	.RN(n619),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_5_ (.C(net779),
	.D(N446),
	.Q(n706),
	.RN(n619),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_4_ (.C(net779),
	.D(N445),
	.Q(n707),
	.RN(n619),
	.SD(FE_PDN4_n_Logic0),
	.SE(FE_PDN4_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_3_ (.C(net779),
	.D(N444),
	.Q(n708),
	.RN(n619),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 DAC_3_reg_2_ (.C(net779),
	.D(N443),
	.Q(n709),
	.RN(n3),
	.SD(FE_PDN5_n_Logic0),
	.SE(FE_PDN5_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_15_ (.C(FE_PDN5_net784),
	.D(n615),
	.Q(n716),
	.RN(n3),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_14_ (.C(FE_PDN5_net784),
	.D(data_in[14]),
	.Q(n717),
	.RN(n619),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_13_ (.C(FE_PDN5_net784),
	.D(data_in[13]),
	.Q(n718),
	.RN(n616),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 elec_mux_reg_12_ (.C(FE_PDN5_net784),
	.D(data_in[12]),
	.Q(n719),
	.RN(n3),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 Rec_0_reg_11_ (.C(net794),
	.D(n673),
	.Q(n621),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 Rec_1_reg_11_ (.C(net794),
	.D(n672),
	.Q(n633),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 Rec_2_reg_11_ (.C(net794),
	.D(n671),
	.Q(n645),
	.RN(n1),
	.SD(FE_PDN3_n_Logic0),
	.SE(FE_PDN3_n_Logic0));
   SDFRRQHDLLX0 Rec_3_reg_11_ (.C(net794),
	.D(n670),
	.Q(n657),
	.RN(n1),
	.SD(FE_PDN2_n_Logic0),
	.SE(FE_PDN2_n_Logic0));
   SDFRRQHDLLX0 adc_ready_z_reg_0_ (.C(clk_clone1),
	.D(adc_ready),
	.Q(FE_PHN42_adc_ready_z_0),
	.RN(n619),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 cnt_16_clk_ADC_reg_3_ (.C(clk),
	.D(N6620),
	.Q(CTS_3),
	.RN(n620),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_15_ (.C(clk_data_out_buf),
	.D(N6520),
	.Q(data_out_buf[15]),
	.RN(n616),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_14_ (.C(clk_data_out_buf),
	.D(N6510),
	.Q(data_out_buf[14]),
	.RN(n3),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_13_ (.C(clk_data_out_buf),
	.D(N6500),
	.Q(data_out_buf[13]),
	.RN(n619),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_12_ (.C(clk_data_out_buf),
	.D(N6490),
	.Q(data_out_buf[12]),
	.RN(n616),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_11_ (.C(clk_data_out_buf),
	.D(N6480),
	.Q(data_out_buf[11]),
	.RN(n3),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_10_ (.C(clk_data_out_buf),
	.D(N6470),
	.Q(data_out_buf[10]),
	.RN(n619),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_9_ (.C(clk_data_out_buf),
	.D(N6460),
	.Q(data_out_buf[9]),
	.RN(n619),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_8_ (.C(clk_data_out_buf),
	.D(N6450),
	.Q(data_out_buf[8]),
	.RN(n619),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_7_ (.C(clk_data_out_buf),
	.D(N6440),
	.Q(data_out_buf[7]),
	.RN(n616),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_6_ (.C(clk_data_out_buf),
	.D(N6430),
	.Q(data_out_buf[6]),
	.RN(n3),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_5_ (.C(clk_data_out_buf),
	.D(N6420),
	.Q(data_out_buf[5]),
	.RN(n616),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_4_ (.C(clk_data_out_buf),
	.D(N6410),
	.Q(data_out_buf[4]),
	.RN(n616),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_3_ (.C(clk_data_out_buf),
	.D(N6400),
	.Q(data_out_buf[3]),
	.RN(n619),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_2_ (.C(clk_data_out_buf),
	.D(N6390),
	.Q(data_out_buf[2]),
	.RN(n620),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_1_ (.C(clk_data_out_buf),
	.D(N6380),
	.Q(data_out_buf[1]),
	.RN(n620),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0));
   SDFRRQHDLLX0 data_out_buf_reg_0_ (.C(clk_data_out_buf),
	.D(N6370),
	.Q(data_out_buf[0]),
	.RN(n620),
	.SD(FE_PDN1_n_Logic0),
	.SE(FE_PDN1_n_Logic0));
   SDFRRQHDLLX0 current_state_0_reg_3_ (.C(clk_DAC_state_0),
	.D(next_state_0[3]),
	.Q(current_state_0[3]),
	.RN(n618),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 current_state_1_reg_3_ (.C(clk_DAC_state_1),
	.D(next_state_1[3]),
	.Q(current_state_1[3]),
	.RN(n618),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_2_reg_3_ (.C(clk_DAC_state_2),
	.D(next_state_2[3]),
	.Q(current_state_2[3]),
	.RN(n619),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 current_state_3_reg_3_ (.C(clk_DAC_state_3),
	.D(next_state_3[3]),
	.Q(current_state_3[3]),
	.RN(n619),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_0_reg_1_ (.C(clk_DAC_state_0),
	.D(next_state_0[1]),
	.Q(current_state_0[1]),
	.RN(n618),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_1_reg_1_ (.C(clk_DAC_state_1),
	.D(next_state_1[1]),
	.Q(current_state_1[1]),
	.RN(n1),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   SDFRRQHDLLX0 current_state_2_reg_1_ (.C(clk_DAC_state_2),
	.D(next_state_2[1]),
	.Q(current_state_2[1]),
	.RN(n3),
	.SD(n_Logic0_),
	.SE(n_Logic0_));
   SDFRRQHDLLX0 current_state_3_reg_1_ (.C(clk_DAC_state_3),
	.D(next_state_3[1]),
	.Q(current_state_3[1]),
	.RN(n616),
	.SD(FE_PDN7_n_Logic0),
	.SE(FE_PDN7_n_Logic0));
   NA2HDLLX1 U377 (.A(en_clk_shift_l),
	.B(clk_clone2),
	.Q(n675));
   BTHHDLLX12 data_out_tri_15_ (.A(data_out_buf[15]),
	.E(n614),
	.Q(data_out[15]));
   SDFRSQHDLLX2 data_to_post_reg_0_ (.C(CTS_9),
	.D(N115),
	.Q(data_to_post[0]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_1_ (.C(CTS_9),
	.D(N116),
	.Q(data_to_post[1]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_2_ (.C(CTS_9),
	.D(N117),
	.Q(data_to_post[2]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX2 data_to_post_reg_3_ (.C(CTS_9),
	.D(N118),
	.Q(data_to_post[3]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_4_ (.C(CTS_9),
	.D(N119),
	.Q(data_to_post[4]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX2 data_to_post_reg_5_ (.C(CTS_9),
	.D(N120),
	.Q(data_to_post[5]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_6_ (.C(CTS_9),
	.D(N121),
	.Q(data_to_post[6]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX2 data_to_post_reg_7_ (.C(CTS_9),
	.D(N122),
	.Q(data_to_post[7]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX2 data_to_post_reg_8_ (.C(CTS_9),
	.D(N123),
	.Q(data_to_post[8]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_9_ (.C(CTS_9),
	.D(N124),
	.Q(data_to_post[9]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   SDFRSQHDLLX2 data_to_post_reg_10_ (.C(CTS_9),
	.D(N125),
	.Q(data_to_post[10]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_11_ (.C(CTS_9),
	.D(N126),
	.Q(data_to_post[11]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n620));
   SDFRSQHDLLX2 data_to_post_reg_12_ (.C(CTS_9),
	.D(N127),
	.Q(data_to_post[12]),
	.SD(FE_PDN0_n_Logic0),
	.SE(FE_PDN0_n_Logic0),
	.SN(n2));
   BTHHDLLX12 data_out_tri_13_ (.A(data_out_buf[13]),
	.E(n614),
	.Q(data_out[13]));
   BTHHDLLX12 data_out_tri_14_ (.A(data_out_buf[14]),
	.E(n614),
	.Q(data_out[14]));
   BTHHDLLX12 data_out_tri_11_ (.A(data_out_buf[11]),
	.E(n614),
	.Q(data_out[11]));
   BTHHDLLX12 data_out_tri_12_ (.A(data_out_buf[12]),
	.E(n614),
	.Q(data_out[12]));
   BTHHDLLX12 data_out_tri_9_ (.A(data_out_buf[9]),
	.E(n614),
	.Q(data_out[9]));
   BTHHDLLX12 data_out_tri_10_ (.A(data_out_buf[10]),
	.E(n614),
	.Q(data_out[10]));
   BTHHDLLX12 data_out_tri_7_ (.A(data_out_buf[7]),
	.E(n614),
	.Q(data_out[7]));
   BTHHDLLX12 data_out_tri_8_ (.A(data_out_buf[8]),
	.E(n614),
	.Q(data_out[8]));
   BTHHDLLX12 data_out_tri_5_ (.A(data_out_buf[5]),
	.E(n614),
	.Q(data_out[5]));
   BTHHDLLX12 data_out_tri_6_ (.A(data_out_buf[6]),
	.E(n614),
	.Q(data_out[6]));
   BTHHDLLX12 data_out_tri_3_ (.A(data_out_buf[3]),
	.E(n614),
	.Q(data_out[3]));
   BTHHDLLX12 data_out_tri_4_ (.A(data_out_buf[4]),
	.E(n614),
	.Q(data_out[4]));
   BTHHDLLX12 data_out_tri_1_ (.A(data_out_buf[1]),
	.E(n614),
	.Q(data_out[1]));
   BTHHDLLX12 data_out_tri_2_ (.A(data_out_buf[2]),
	.E(n614),
	.Q(data_out[2]));
   BTHHDLLX12 data_out_tri_0_ (.A(data_out_buf[0]),
	.E(n614),
	.Q(data_out[0]));
   LOGIC0LVHDLL U3 (.Q(n_Logic0_));
   AO22HDLLX0 U4 (.A(n613),
	.B(n466),
	.C(n251),
	.D(n295),
	.Q(N313));
   AO22HDLLX0 U5 (.A(n611),
	.B(n460),
	.C(n4480),
	.D(n4470),
	.Q(N406));
   AO22HDLLX0 U6 (.A(n4520),
	.B(n4510),
	.C(n493),
	.D(n479),
	.Q(N499));
   AO22HDLLX0 U7 (.A(n612),
	.B(n472),
	.C(n4500),
	.D(n4490),
	.Q(N220));
   AO22HDLLX0 U8 (.A(n512),
	.B(n646),
	.C(n511),
	.D(n717),
	.Q(n364));
   AO22HDLLX0 U9 (.A(n512),
	.B(n647),
	.C(n511),
	.D(n718),
	.Q(n3590));
   AO22HDLLX0 U10 (.A(n512),
	.B(n648),
	.C(n511),
	.D(n719),
	.Q(n369));
   BUHDLLX3 U11 (.A(n618),
	.Q(n1));
   BUHDLLX4 U12 (.A(n620),
	.Q(n2));
   BUHDLLX3 U13 (.A(n619),
	.Q(n3));
   NA4HDLLX0 U14 (.A(code[4]),
	.B(n4410),
	.C(n303),
	.D(n302),
	.Q(n307));
   NA4HDLLX0 U15 (.A(n297),
	.B(code[3]),
	.C(n482),
	.D(n301),
	.Q(n4460));
   NO2HDLLX0 U16 (.A(code[4]),
	.B(n302),
	.Q(n4440));
   BUHDLLX1 U17 (.A(code[1]),
	.Q(n4410));
   NO3HDLLX4 U18 (.A(addr[1]),
	.B(addr[0]),
	.C(n3570),
	.Q(n517));
   NA3HDLLX0 U19 (.A(code[0]),
	.B(n486),
	.C(n482),
	.Q(n4430));
   NO3HDLLX2 U20 (.A(code[0]),
	.B(code[5]),
	.C(n307),
	.Q(n559));
   NA3HDLLX1 U21 (.A(code[3]),
	.B(n321),
	.C(n301),
	.Q(n2400));
   NA2I1HDLLX0 U22 (.AN(n4460),
	.B(code[0]),
	.Q(n322));
   NA4HDLLX0 U23 (.A(code[3]),
	.B(n4410),
	.C(n4440),
	.D(n485),
	.Q(n323));
   NO2HDLLX0 U24 (.A(code[0]),
	.B(code[5]),
	.Q(n485));
   NA3I2HDLLX0 U25 (.AN(n486),
	.BN(code[0]),
	.C(n4460),
	.Q(net709));
   BUHDLLX1 U26 (.A(data_in[15]),
	.Q(n615));
   INHDLLX0 U27 (.A(n716),
	.Q(n6));
   INHDLLX0 U28 (.A(n6),
	.Q(elec_mux[15]));
   INHDLLX0 U29 (.A(n715),
	.Q(n8));
   INHDLLX0 U30 (.A(n8),
	.Q(AMP_X50_3));
   INHDLLX0 U31 (.A(n632),
	.Q(n10));
   INHDLLX0 U32 (.A(n10),
	.Q(Rec_0[0]));
   INHDLLX0 U33 (.A(n625),
	.Q(n12));
   INHDLLX0 U34 (.A(n12),
	.Q(Rec_0[7]));
   INHDLLX0 U35 (.A(n648),
	.Q(n14));
   INHDLLX0 U36 (.A(n14),
	.Q(Rec_2[8]));
   INHDLLX0 U37 (.A(n647),
	.Q(n16));
   INHDLLX0 U38 (.A(n16),
	.Q(Rec_2[9]));
   INHDLLX0 U39 (.A(n646),
	.Q(n18));
   INHDLLX0 U40 (.A(n18),
	.Q(Rec_2[10]));
   INHDLLX0 U41 (.A(n730),
	.Q(n20));
   INHDLLX0 U42 (.A(n20),
	.Q(elec_mux[1]));
   INHDLLX0 U43 (.A(n727),
	.Q(n22));
   INHDLLX0 U44 (.A(n22),
	.Q(elec_mux[4]));
   INHDLLX0 U45 (.A(n726),
	.Q(n24));
   INHDLLX0 U46 (.A(n24),
	.Q(elec_mux[5]));
   INHDLLX0 U47 (.A(n725),
	.Q(n26));
   INHDLLX0 U48 (.A(n26),
	.Q(elec_mux[6]));
   INHDLLX0 U49 (.A(n724),
	.Q(n28));
   INHDLLX0 U50 (.A(n28),
	.Q(elec_mux[7]));
   INHDLLX0 U51 (.A(n723),
	.Q(n30));
   INHDLLX0 U52 (.A(n30),
	.Q(elec_mux[8]));
   INHDLLX0 U53 (.A(n722),
	.Q(n32));
   INHDLLX0 U54 (.A(n32),
	.Q(elec_mux[9]));
   INHDLLX0 U55 (.A(n721),
	.Q(n34));
   INHDLLX0 U56 (.A(n34),
	.Q(elec_mux[10]));
   INHDLLX0 U57 (.A(n720),
	.Q(n36));
   INHDLLX0 U58 (.A(n36),
	.Q(elec_mux[11]));
   INHDLLX0 U59 (.A(n701),
	.Q(n38));
   INHDLLX0 U60 (.A(n38),
	.Q(STIM_AMP_2[2]));
   INHDLLX0 U61 (.A(n700),
	.Q(n40));
   INHDLLX0 U62 (.A(n40),
	.Q(STIM_AMP_2[3]));
   INHDLLX0 U63 (.A(n691),
	.Q(n42));
   INHDLLX0 U64 (.A(n42),
	.Q(STIM_AMP_1[4]));
   INHDLLX0 U65 (.A(n690),
	.Q(n44));
   INHDLLX0 U66 (.A(n44),
	.Q(STIM_AMP_1[5]));
   INHDLLX0 U67 (.A(n689),
	.Q(n46));
   INHDLLX0 U68 (.A(n46),
	.Q(STIM_AMP_1[6]));
   INHDLLX0 U69 (.A(n688),
	.Q(n48));
   INHDLLX0 U70 (.A(n48),
	.Q(STIM_AMP_1[7]));
   INHDLLX0 U71 (.A(n687),
	.Q(n50));
   INHDLLX0 U72 (.A(n50),
	.Q(STIM_AMP_1[8]));
   INHDLLX0 U73 (.A(n713),
	.Q(n52));
   INHDLLX0 U74 (.A(n52),
	.Q(AMP_X50_1));
   INHDLLX0 U75 (.A(n656),
	.Q(n54));
   INHDLLX0 U76 (.A(n54),
	.Q(Rec_2[0]));
   INHDLLX0 U77 (.A(n649),
	.Q(n56));
   INHDLLX0 U78 (.A(n56),
	.Q(Rec_2[7]));
   INHDLLX0 U79 (.A(n636),
	.Q(n58));
   INHDLLX0 U80 (.A(n58),
	.Q(Rec_1[8]));
   INHDLLX0 U81 (.A(n635),
	.Q(n60));
   INHDLLX0 U82 (.A(n60),
	.Q(Rec_1[9]));
   INHDLLX0 U83 (.A(n634),
	.Q(n62));
   INHDLLX0 U84 (.A(n62),
	.Q(Rec_1[10]));
   INHDLLX0 U85 (.A(n624),
	.Q(n64));
   INHDLLX0 U86 (.A(n64),
	.Q(Rec_0[8]));
   INHDLLX0 U87 (.A(n623),
	.Q(n66));
   INHDLLX0 U88 (.A(n66),
	.Q(Rec_0[9]));
   INHDLLX0 U89 (.A(n622),
	.Q(n68));
   INHDLLX0 U90 (.A(n68),
	.Q(Rec_0[10]));
   INHDLLX0 U91 (.A(n734),
	.Q(n70));
   INHDLLX0 U92 (.A(n70),
	.Q(D_HP[1]));
   INHDLLX0 U93 (.A(n733),
	.Q(n72));
   INHDLLX0 U94 (.A(n72),
	.Q(D_HP[2]));
   INHDLLX0 U95 (.A(n732),
	.Q(n74));
   INHDLLX0 U96 (.A(n74),
	.Q(D_HP[3]));
   INHDLLX0 U97 (.A(n643),
	.Q(n76));
   INHDLLX0 U98 (.A(n76),
	.Q(Rec_1[1]));
   INHDLLX0 U99 (.A(n642),
	.Q(n79));
   INHDLLX0 U100 (.A(n79),
	.Q(Rec_1[2]));
   INHDLLX0 U101 (.A(n641),
	.Q(n82));
   INHDLLX0 U102 (.A(n82),
	.Q(Rec_1[3]));
   INHDLLX0 U103 (.A(n640),
	.Q(n84));
   INHDLLX0 U104 (.A(n84),
	.Q(Rec_1[4]));
   INHDLLX0 U105 (.A(n639),
	.Q(n86));
   INHDLLX0 U106 (.A(n86),
	.Q(Rec_1[5]));
   INHDLLX0 U107 (.A(n638),
	.Q(n88));
   INHDLLX0 U108 (.A(n88),
	.Q(Rec_1[6]));
   INHDLLX0 U109 (.A(n631),
	.Q(n90));
   INHDLLX0 U110 (.A(n90),
	.Q(Rec_0[1]));
   INHDLLX0 U111 (.A(n630),
	.Q(n92));
   INHDLLX0 U112 (.A(n92),
	.Q(Rec_0[2]));
   INHDLLX0 U113 (.A(n629),
	.Q(n94));
   INHDLLX0 U114 (.A(n94),
	.Q(Rec_0[3]));
   INHDLLX0 U115 (.A(n628),
	.Q(n96));
   INHDLLX0 U116 (.A(n96),
	.Q(Rec_0[4]));
   INHDLLX0 U117 (.A(n627),
	.Q(n98));
   INHDLLX0 U118 (.A(n98),
	.Q(Rec_0[5]));
   INHDLLX0 U119 (.A(n626),
	.Q(n100));
   INHDLLX0 U120 (.A(n100),
	.Q(Rec_0[6]));
   INHDLLX0 U121 (.A(n611),
	.Q(OFF_STIM_2));
   INHDLLX0 U122 (.A(n633),
	.Q(n1030));
   INHDLLX0 U123 (.A(n1030),
	.Q(Rec_1[11]));
   INHDLLX0 U124 (.A(n621),
	.Q(n1050));
   INHDLLX0 U125 (.A(n1050),
	.Q(Rec_0[11]));
   INHDLLX0 U126 (.A(n613),
	.Q(n1070));
   INHDLLX0 U127 (.A(n612),
	.Q(n1080));
   INHDLLX0 U128 (.A(n650),
	.Q(n1090));
   INHDLLX0 U129 (.A(n1090),
	.Q(Rec_2[6]));
   INHDLLX0 U130 (.A(n651),
	.Q(n111));
   INHDLLX0 U131 (.A(n111),
	.Q(Rec_2[5]));
   INHDLLX0 U132 (.A(n652),
	.Q(n113));
   INHDLLX0 U133 (.A(n113),
	.Q(Rec_2[4]));
   INHDLLX0 U134 (.A(n653),
	.Q(n1150));
   INHDLLX0 U135 (.A(n1150),
	.Q(Rec_2[3]));
   INHDLLX0 U136 (.A(n654),
	.Q(n1170));
   INHDLLX0 U137 (.A(n1170),
	.Q(Rec_2[2]));
   INHDLLX0 U138 (.A(n655),
	.Q(n1190));
   INHDLLX0 U139 (.A(n1190),
	.Q(Rec_2[1]));
   INHDLLX0 U140 (.A(n662),
	.Q(n1210));
   INHDLLX0 U141 (.A(n1210),
	.Q(Rec_3[6]));
   INHDLLX0 U142 (.A(n663),
	.Q(n1230));
   INHDLLX0 U143 (.A(n1230),
	.Q(Rec_3[5]));
   INHDLLX0 U144 (.A(n664),
	.Q(n1250));
   INHDLLX0 U145 (.A(n1250),
	.Q(Rec_3[4]));
   INHDLLX0 U146 (.A(n665),
	.Q(n1270));
   INHDLLX0 U147 (.A(n1270),
	.Q(Rec_3[3]));
   INHDLLX0 U148 (.A(n676),
	.Q(n129));
   INHDLLX0 U149 (.A(n129),
	.Q(Rec_3[2]));
   INHDLLX0 U150 (.A(n677),
	.Q(n131));
   INHDLLX0 U151 (.A(n131),
	.Q(Rec_3[1]));
   INHDLLX0 U152 (.A(n735),
	.Q(n1330));
   INHDLLX0 U153 (.A(n1330),
	.Q(D_HP[0]));
   INHDLLX0 U154 (.A(n714),
	.Q(n135));
   INHDLLX0 U155 (.A(n135),
	.Q(AMP_X50_2));
   INHDLLX0 U156 (.A(n710),
	.Q(n137));
   INHDLLX0 U157 (.A(n137),
	.Q(STIM_AMP_3[1]));
   INHDLLX0 U158 (.A(n728),
	.Q(n139));
   INHDLLX0 U159 (.A(n139),
	.Q(elec_mux[3]));
   INHDLLX0 U160 (.A(n729),
	.Q(n141));
   INHDLLX0 U161 (.A(n141),
	.Q(elec_mux[2]));
   INHDLLX0 U162 (.A(n731),
	.Q(n143));
   INHDLLX0 U163 (.A(n143),
	.Q(elec_mux[0]));
   INHDLLX0 U164 (.A(n637),
	.Q(n145));
   INHDLLX0 U165 (.A(n145),
	.Q(Rec_1[7]));
   INHDLLX0 U166 (.A(n644),
	.Q(n1470));
   INHDLLX0 U167 (.A(n1470),
	.Q(Rec_1[0]));
   INHDLLX0 U168 (.A(n658),
	.Q(n149));
   INHDLLX0 U169 (.A(n149),
	.Q(Rec_3[10]));
   INHDLLX0 U170 (.A(n659),
	.Q(n151));
   INHDLLX0 U171 (.A(n151),
	.Q(Rec_3[9]));
   INHDLLX0 U172 (.A(n660),
	.Q(n153));
   INHDLLX0 U173 (.A(n153),
	.Q(Rec_3[8]));
   INHDLLX0 U174 (.A(n661),
	.Q(n155));
   INHDLLX0 U175 (.A(n155),
	.Q(Rec_3[7]));
   INHDLLX0 U176 (.A(n678),
	.Q(n157));
   INHDLLX0 U177 (.A(n157),
	.Q(Rec_3[0]));
   INHDLLX0 U178 (.A(n695),
	.Q(n159));
   INHDLLX0 U179 (.A(n159),
	.Q(STIM_AMP_2[8]));
   INHDLLX0 U180 (.A(n696),
	.Q(n1610));
   INHDLLX0 U181 (.A(n1610),
	.Q(STIM_AMP_2[7]));
   INHDLLX0 U182 (.A(n697),
	.Q(n1630));
   INHDLLX0 U183 (.A(n1630),
	.Q(STIM_AMP_2[6]));
   INHDLLX0 U184 (.A(n698),
	.Q(n1650));
   INHDLLX0 U185 (.A(n1650),
	.Q(STIM_AMP_2[5]));
   INHDLLX0 U186 (.A(n699),
	.Q(n1670));
   INHDLLX0 U187 (.A(n1670),
	.Q(STIM_AMP_2[4]));
   INHDLLX0 U188 (.A(n712),
	.Q(n1690));
   INHDLLX0 U189 (.A(n1690),
	.Q(AMP_X50_0));
   INHDLLX0 U190 (.A(n679),
	.Q(n1710));
   INHDLLX0 U191 (.A(n1710),
	.Q(STIM_AMP_0[8]));
   INHDLLX0 U192 (.A(n680),
	.Q(n1730));
   INHDLLX0 U193 (.A(n1730),
	.Q(STIM_AMP_0[7]));
   INHDLLX0 U194 (.A(n681),
	.Q(n1750));
   INHDLLX0 U195 (.A(n1750),
	.Q(STIM_AMP_0[6]));
   INHDLLX0 U196 (.A(n682),
	.Q(n177));
   INHDLLX0 U197 (.A(n177),
	.Q(STIM_AMP_0[5]));
   INHDLLX0 U198 (.A(n683),
	.Q(n179));
   INHDLLX0 U199 (.A(n179),
	.Q(STIM_AMP_0[4]));
   INHDLLX0 U200 (.A(n684),
	.Q(n181));
   INHDLLX0 U201 (.A(n181),
	.Q(STIM_AMP_0[3]));
   INHDLLX0 U202 (.A(n685),
	.Q(n183));
   INHDLLX0 U203 (.A(n183),
	.Q(STIM_AMP_0[2]));
   INHDLLX0 U204 (.A(n686),
	.Q(n185));
   INHDLLX0 U205 (.A(n185),
	.Q(STIM_AMP_0[1]));
   INHDLLX0 U206 (.A(n692),
	.Q(n187));
   INHDLLX0 U207 (.A(n187),
	.Q(STIM_AMP_1[3]));
   INHDLLX0 U208 (.A(n693),
	.Q(n189));
   INHDLLX0 U209 (.A(n189),
	.Q(STIM_AMP_1[2]));
   INHDLLX0 U210 (.A(n694),
	.Q(n191));
   INHDLLX0 U211 (.A(n191),
	.Q(STIM_AMP_1[1]));
   INHDLLX0 U212 (.A(n702),
	.Q(n193));
   INHDLLX0 U213 (.A(n193),
	.Q(STIM_AMP_2[1]));
   INHDLLX0 U214 (.A(n703),
	.Q(n195));
   INHDLLX0 U215 (.A(n195),
	.Q(STIM_AMP_3[8]));
   INHDLLX0 U216 (.A(n704),
	.Q(n197));
   INHDLLX0 U217 (.A(n197),
	.Q(STIM_AMP_3[7]));
   INHDLLX0 U218 (.A(n705),
	.Q(n199));
   INHDLLX0 U219 (.A(n199),
	.Q(STIM_AMP_3[6]));
   INHDLLX0 U220 (.A(n706),
	.Q(n201));
   INHDLLX0 U221 (.A(n201),
	.Q(STIM_AMP_3[5]));
   INHDLLX0 U222 (.A(n707),
	.Q(n203));
   INHDLLX0 U223 (.A(n203),
	.Q(STIM_AMP_3[4]));
   INHDLLX0 U224 (.A(n708),
	.Q(n205));
   INHDLLX0 U225 (.A(n205),
	.Q(STIM_AMP_3[3]));
   INHDLLX0 U226 (.A(n709),
	.Q(n207));
   INHDLLX0 U227 (.A(n207),
	.Q(STIM_AMP_3[2]));
   INHDLLX0 U228 (.A(n717),
	.Q(n209));
   INHDLLX0 U229 (.A(n209),
	.Q(elec_mux[14]));
   INHDLLX0 U230 (.A(n718),
	.Q(n211));
   INHDLLX0 U231 (.A(n211),
	.Q(elec_mux[13]));
   INHDLLX0 U232 (.A(n719),
	.Q(n213));
   INHDLLX0 U233 (.A(n213),
	.Q(elec_mux[12]));
   INHDLLX0 U234 (.A(n645),
	.Q(n215));
   INHDLLX0 U235 (.A(n215),
	.Q(Rec_2[11]));
   INHDLLX0 U236 (.A(n657),
	.Q(n217));
   INHDLLX0 U237 (.A(n217),
	.Q(Rec_3[11]));
   INHDLLX0 U238 (.A(n4410),
	.Q(n301));
   INHDLLX0 U239 (.A(code[2]),
	.Q(n302));
   NA3HDLLX0 U240 (.A(n297),
	.B(n4410),
	.C(n303),
	.Q(n481));
   INHDLLX0 U241 (.A(n560),
	.Q(CB_ON_0));
   AN32HDLLX0 U242 (.A(n327),
	.B(n2580),
	.C(n657),
	.D(data_in[11]),
	.E(N154),
	.Q(n2600));
   NO2HDLLX0 U243 (.A(n279),
	.B(n476),
	.Q(n284));
   INHDLLX0 U244 (.A(n472),
	.Q(n3500));
   INHDLLX0 U245 (.A(n527),
	.Q(n5290));
   INHDLLX0 U246 (.A(n328),
	.Q(n4470));
   ON21HDLLX0 U247 (.A(n615),
	.B(FE_PDN7_n271),
	.C(n322),
	.Q(n251));
   INHDLLX0 U248 (.A(n558),
	.Q(n562));
   AN31HDLLX0 U249 (.A(n4410),
	.B(n321),
	.C(n303),
	.D(n2590),
	.Q(n327));
   NA4HDLLX1 U250 (.A(n392),
	.B(n391),
	.C(n390),
	.D(n389),
	.Q(N6440));
   NO2HDLLX0 U251 (.A(n270),
	.B(n3330),
	.Q(N164));
   NO2HDLLX0 U252 (.A(n272),
	.B(n3330),
	.Q(N350));
   NO2HDLLX0 U253 (.A(n271),
	.B(n2690),
	.Q(N255));
   NO2HDLLX0 U254 (.A(n272),
	.B(n342),
	.Q(N358));
   ON31HDLLX1 U255 (.A(code[2]),
	.B(code[3]),
	.C(n4430),
	.D(n509),
	.Q(clk_data_out_buf_gate));
   NO2HDLLX0 U256 (.A(FE_PDN7_n271),
	.B(n3320),
	.Q(N266));
   NA4HDLLX0 U257 (.A(n327),
	.B(n326),
	.C(n325),
	.D(n324),
	.Q(clk_reg_gate));
   INHDLLX0 U258 (.A(addr[1]),
	.Q(n230));
   NA2HDLLX0 U259 (.A(addr[0]),
	.B(n230),
	.Q(n3550));
   INHDLLX0 U260 (.A(n3550),
	.Q(n300));
   EN2HDLLX0 U261 (.A(addr[5]),
	.B(reg_map_addr[3]),
	.Q(n223));
   EN2HDLLX0 U262 (.A(addr[2]),
	.B(reg_map_addr[0]),
	.Q(n2220));
   EN2HDLLX0 U263 (.A(addr[4]),
	.B(reg_map_addr[2]),
	.Q(n2210));
   EN2HDLLX0 U264 (.A(addr[3]),
	.B(reg_map_addr[1]),
	.Q(n2200));
   NA4HDLLX0 U265 (.A(n223),
	.B(n2220),
	.C(n2210),
	.D(n2200),
	.Q(n229));
   EN2HDLLX0 U266 (.A(reg_map_addr[7]),
	.B(addr[9]),
	.Q(n227));
   EN2HDLLX0 U267 (.A(reg_map_addr[6]),
	.B(addr[8]),
	.Q(n226));
   EN2HDLLX0 U268 (.A(reg_map_addr[5]),
	.B(addr[7]),
	.Q(n225));
   EN2HDLLX0 U269 (.A(reg_map_addr[4]),
	.B(addr[6]),
	.Q(n224));
   NA4HDLLX0 U270 (.A(n227),
	.B(n226),
	.C(n225),
	.D(n224),
	.Q(n228));
   NO2HDLLX1 U271 (.A(n229),
	.B(n228),
	.Q(n486));
   INHDLLX0 U272 (.A(code[3]),
	.Q(n303));
   NA4HDLLX0 U273 (.A(n486),
	.B(n4440),
	.C(n485),
	.D(n303),
	.Q(n324));
   NO2HDLLX0 U274 (.A(n301),
	.B(n324),
	.Q(n231));
   NA2HDLLX0 U275 (.A(n300),
	.B(n231),
	.Q(n271));
   NO3I2HDLLX0 U276 (.AN(code[0]),
	.BN(n4440),
	.C(code[5]),
	.Q(n321));
   NA2HDLLX0 U277 (.A(FE_PDN7_n271),
	.B(n2400),
	.Q(N254));
   NA2HDLLX0 U278 (.A(addr[1]),
	.B(addr[0]),
	.Q(n3560));
   NA2I1HDLLX1 U279 (.AN(n3560),
	.B(n231),
	.Q(n345));
   NA2HDLLX0 U280 (.A(n345),
	.B(n2400),
	.Q(N440));
   NO2HDLLX0 U281 (.A(n230),
	.B(addr[0]),
	.Q(n296));
   NA2HDLLX1 U282 (.A(n296),
	.B(n231),
	.Q(n272));
   NA2HDLLX0 U283 (.A(n272),
	.B(n2400),
	.Q(N347));
   NO2HDLLX0 U284 (.A(addr[1]),
	.B(addr[0]),
	.Q(n298));
   NA2HDLLX1 U285 (.A(n298),
	.B(n231),
	.Q(n270));
   NA2HDLLX0 U286 (.A(n270),
	.B(n2400),
	.Q(N161));
   NO2HDLLX0 U287 (.A(code[4]),
	.B(code[2]),
	.Q(n297));
   INHDLLX0 U288 (.A(code[5]),
	.Q(n482));
   INHDLLX0 U289 (.A(n270),
	.Q(n232));
   AN32HDLLX0 U290 (.A(n1080),
	.B(n270),
	.C(n322),
	.D(n232),
	.E(n615),
	.Q(n233));
   NA2HDLLX0 U291 (.A(n2400),
	.B(n233),
	.Q(n669));
   INHDLLX0 U292 (.A(n272),
	.Q(n234));
   AN32HDLLX0 U293 (.A(n711),
	.B(n272),
	.C(n322),
	.D(n234),
	.E(n615),
	.Q(n235));
   NA2HDLLX0 U294 (.A(n2400),
	.B(n235),
	.Q(n667));
   INHDLLX0 U295 (.A(n493),
	.Q(n515));
   INHDLLX0 U296 (.A(n345),
	.Q(n236));
   AN32HDLLX0 U297 (.A(n515),
	.B(n345),
	.C(n322),
	.D(n236),
	.E(n615),
	.Q(n237));
   NA2HDLLX0 U298 (.A(n2400),
	.B(n237),
	.Q(n666));
   INHDLLX0 U299 (.A(FE_PDN7_n271),
	.Q(n238));
   AN32HDLLX0 U300 (.A(n1070),
	.B(FE_PDN7_n271),
	.C(n322),
	.D(n238),
	.E(n615),
	.Q(n2390));
   NA2HDLLX0 U301 (.A(n2400),
	.B(n2390),
	.Q(n668));
   INHDLLX0 U302 (.A(FE_PDN36_n323),
	.Q(n2410));
   INHDLLX0 U303 (.A(data_in[1]),
	.Q(n2680));
   INHDLLX0 U304 (.A(SAMP_RATE_MUX[1]),
	.Q(n508));
   AN22HDLLX0 U305 (.A(n2410),
	.B(n2680),
	.C(n508),
	.D(FE_PDN36_n323),
	.Q(n80));
   INHDLLX0 U306 (.A(data_in[0]),
	.Q(n2690));
   INHDLLX0 U307 (.A(SAMP_RATE_MUX[0]),
	.Q(n496));
   AN22HDLLX0 U308 (.A(n2410),
	.B(n2690),
	.C(n496),
	.D(FE_PDN36_n323),
	.Q(n78));
   NO3HDLLX0 U309 (.A(n4410),
	.B(n3560),
	.C(n324),
	.Q(N154));
   INHDLLX0 U310 (.A(n296),
	.Q(n3580));
   NO3HDLLX0 U311 (.A(n4410),
	.B(n3580),
	.C(n324),
	.Q(N147));
   NO3HDLLX0 U312 (.A(n4410),
	.B(n3550),
	.C(n324),
	.Q(N140));
   BUHDLLX1 U313 (.A(n2190),
	.Q(n614));
   BUHDLLX2 U314 (.A(p1),
	.Q(n620));
   BUHDLLX2 U315 (.A(n2),
	.Q(n617));
   BUHDLLX2 U316 (.A(rst_n),
	.Q(n619));
   BUHDLLX2 U317 (.A(rst_n),
	.Q(n618));
   BUHDLLX2 U318 (.A(n619),
	.Q(n616));
   NA4I3HDLLX0 U319 (.AN(current_state_2[0]),
	.BN(current_state_2[2]),
	.CN(current_state_2[1]),
	.D(current_state_2[3]),
	.Q(n533));
   NO2HDLLX0 U320 (.A(DAC_2[11]),
	.B(n533),
	.Q(n538));
   NA4I3HDLLX0 U321 (.AN(current_state_2[3]),
	.BN(current_state_2[1]),
	.CN(current_state_2[0]),
	.D(current_state_2[2]),
	.Q(n539));
   AN21HDLLX0 U322 (.A(CB_OK_2),
	.B(n559),
	.C(n539),
	.Q(n537));
   INHDLLX0 U323 (.A(cnt_2[6]),
	.Q(n280));
   AND4HDLLX0 U324 (.A(cnt_2[2]),
	.B(cnt_2[0]),
	.C(cnt_2[4]),
	.D(n280),
	.Q(n2420));
   NA3I2HDLLX0 U325 (.AN(cnt_2[3]),
	.BN(cnt_2[5]),
	.C(n2420),
	.Q(n2430));
   NO3HDLLX0 U326 (.A(cnt_2[7]),
	.B(cnt_2[1]),
	.C(n2430),
	.Q(n535));
   NA4I3HDLLX0 U327 (.AN(current_state_2[0]),
	.BN(current_state_2[2]),
	.CN(current_state_2[3]),
	.D(current_state_2[1]),
	.Q(n532));
   NO2HDLLX0 U328 (.A(n535),
	.B(n532),
	.Q(n460));
   NO3HDLLX0 U329 (.A(n538),
	.B(n537),
	.C(n460),
	.Q(n2440));
   NA4I3HDLLX0 U330 (.AN(current_state_2[1]),
	.BN(current_state_2[2]),
	.CN(current_state_2[3]),
	.D(current_state_2[0]),
	.Q(n328));
   ON21HDLLX0 U331 (.A(n615),
	.B(n272),
	.C(n322),
	.Q(n4480));
   ON22HDLLX0 U332 (.A(n2440),
	.B(n611),
	.C(n328),
	.D(n4480),
	.Q(N405));
   NA4I3HDLLX0 U333 (.AN(current_state_0[0]),
	.BN(current_state_0[2]),
	.CN(current_state_0[1]),
	.D(current_state_0[3]),
	.Q(n553));
   NO2HDLLX0 U334 (.A(DAC_0[11]),
	.B(n553),
	.Q(n558));
   NA4I3HDLLX0 U335 (.AN(current_state_0[3]),
	.BN(current_state_0[1]),
	.CN(current_state_0[0]),
	.D(current_state_0[2]),
	.Q(n560));
   AN21HDLLX0 U336 (.A(CB_OK_0),
	.B(n559),
	.C(n560),
	.Q(n557));
   INHDLLX0 U337 (.A(cnt_0[6]),
	.Q(n282));
   AND4HDLLX0 U338 (.A(cnt_0[2]),
	.B(cnt_0[0]),
	.C(cnt_0[4]),
	.D(n282),
	.Q(n2450));
   NA3I2HDLLX0 U339 (.AN(cnt_0[3]),
	.BN(cnt_0[5]),
	.C(n2450),
	.Q(n2460));
   NO3HDLLX0 U340 (.A(cnt_0[7]),
	.B(cnt_0[1]),
	.C(n2460),
	.Q(n555));
   NA4I3HDLLX0 U341 (.AN(current_state_0[0]),
	.BN(current_state_0[2]),
	.CN(current_state_0[3]),
	.D(current_state_0[1]),
	.Q(n552));
   NO2HDLLX0 U342 (.A(n555),
	.B(n552),
	.Q(n472));
   NO3HDLLX0 U343 (.A(n558),
	.B(n557),
	.C(n472),
	.Q(n247));
   NA4I3HDLLX0 U344 (.AN(current_state_0[1]),
	.BN(current_state_0[2]),
	.CN(current_state_0[3]),
	.D(current_state_0[0]),
	.Q(n330));
   ON21HDLLX0 U345 (.A(n615),
	.B(n270),
	.C(n322),
	.Q(n4500));
   ON22HDLLX0 U346 (.A(n247),
	.B(n612),
	.C(n330),
	.D(n4500),
	.Q(N219));
   INHDLLX0 U347 (.A(data_in[11]),
	.Q(n3320));
   NO2HDLLX0 U348 (.A(n270),
	.B(n3320),
	.Q(N173));
   NA4I3HDLLX0 U349 (.AN(current_state_1[0]),
	.BN(current_state_1[2]),
	.CN(current_state_1[1]),
	.D(current_state_1[3]),
	.Q(n543));
   NO2HDLLX0 U350 (.A(DAC_1[11]),
	.B(n543),
	.Q(n548));
   NA4I3HDLLX0 U351 (.AN(current_state_1[3]),
	.BN(current_state_1[1]),
	.CN(current_state_1[0]),
	.D(current_state_1[2]),
	.Q(n549));
   AN21HDLLX0 U352 (.A(CB_OK_1),
	.B(n559),
	.C(n549),
	.Q(n547));
   INHDLLX0 U353 (.A(cnt_1[6]),
	.Q(n281));
   AND4HDLLX0 U354 (.A(cnt_1[2]),
	.B(cnt_1[0]),
	.C(cnt_1[4]),
	.D(n281),
	.Q(n248));
   NA3I2HDLLX0 U355 (.AN(cnt_1[3]),
	.BN(cnt_1[5]),
	.C(n248),
	.Q(n249));
   NO3HDLLX0 U356 (.A(cnt_1[7]),
	.B(cnt_1[1]),
	.C(n249),
	.Q(n545));
   NA4I3HDLLX0 U357 (.AN(current_state_1[0]),
	.BN(current_state_1[2]),
	.CN(current_state_1[3]),
	.D(current_state_1[1]),
	.Q(n542));
   NO2HDLLX0 U358 (.A(n545),
	.B(n542),
	.Q(n466));
   NO3HDLLX0 U359 (.A(n548),
	.B(n547),
	.C(n466),
	.Q(n250));
   NA4I3HDLLX0 U360 (.AN(current_state_1[1]),
	.BN(current_state_1[2]),
	.CN(current_state_1[3]),
	.D(current_state_1[0]),
	.Q(n331));
   ON22HDLLX0 U361 (.A(n250),
	.B(n613),
	.C(n331),
	.D(n251),
	.Q(N312));
   NO2HDLLX0 U362 (.A(n272),
	.B(n3320),
	.Q(N359));
   NO2HDLLX0 U363 (.A(n345),
	.B(n2680),
	.Q(N442));
   INHDLLX0 U364 (.A(n331),
	.Q(n295));
   NA4I3HDLLX0 U365 (.AN(current_state_3[0]),
	.BN(current_state_3[2]),
	.CN(current_state_3[1]),
	.D(current_state_3[3]),
	.Q(n526));
   NO2HDLLX0 U366 (.A(DAC_3[11]),
	.B(n526),
	.Q(n2560));
   INHDLLX0 U367 (.A(n2560),
	.Q(n253));
   NA4I3HDLLX0 U368 (.AN(current_state_3[3]),
	.BN(current_state_3[1]),
	.CN(current_state_3[0]),
	.D(current_state_3[2]),
	.Q(n3540));
   NA2HDLLX0 U369 (.A(CB_OK_3),
	.B(n559),
	.Q(n252));
   ON22HDLLX0 U370 (.A(n515),
	.B(n253),
	.C(n3540),
	.D(n252),
	.Q(N501));
   INHDLLX0 U371 (.A(FE_PDN29_n23),
	.Q(n342));
   NO2HDLLX0 U372 (.A(n271),
	.B(n342),
	.Q(N265));
   AN21HDLLX0 U373 (.A(CB_OK_3),
	.B(n559),
	.C(n3540),
	.Q(n5300));
   INHDLLX0 U374 (.A(cnt_3[6]),
	.Q(n279));
   AND4HDLLX0 U375 (.A(cnt_3[2]),
	.B(cnt_3[0]),
	.C(cnt_3[4]),
	.D(n279),
	.Q(n2540));
   NA3I2HDLLX0 U376 (.AN(cnt_3[3]),
	.BN(cnt_3[5]),
	.C(n2540),
	.Q(n2550));
   NO3HDLLX0 U379 (.A(cnt_3[7]),
	.B(cnt_3[1]),
	.C(n2550),
	.Q(n528));
   NA4I3HDLLX0 U380 (.AN(current_state_3[0]),
	.BN(current_state_3[2]),
	.CN(current_state_3[3]),
	.D(current_state_3[1]),
	.Q(n527));
   NO2HDLLX0 U381 (.A(n528),
	.B(n527),
	.Q(n479));
   NO3HDLLX0 U382 (.A(n2560),
	.B(n5300),
	.C(n479),
	.Q(n2570));
   ON21HDLLX0 U383 (.A(n615),
	.B(n345),
	.C(n322),
	.Q(n4520));
   NA4I3HDLLX0 U384 (.AN(current_state_3[1]),
	.BN(current_state_3[2]),
	.CN(current_state_3[3]),
	.D(current_state_3[0]),
	.Q(n329));
   ON22HDLLX0 U385 (.A(n493),
	.B(n2570),
	.C(n4520),
	.D(n329),
	.Q(N498));
   NO2HDLLX0 U386 (.A(n272),
	.B(n2680),
	.Q(N349));
   INHDLLX0 U387 (.A(data_in[12]),
	.Q(n340));
   NO2HDLLX0 U388 (.A(n271),
	.B(n340),
	.Q(N267));
   NO2HDLLX0 U389 (.A(code[0]),
	.B(n4460),
	.Q(n2590));
   INHDLLX0 U390 (.A(N154),
	.Q(n2580));
   INHDLLX0 U391 (.A(n2590),
	.Q(n2660));
   NA2HDLLX0 U392 (.A(n2600),
	.B(n2660),
	.Q(n670));
   INHDLLX0 U393 (.A(N147),
	.Q(n2610));
   AN32HDLLX0 U394 (.A(n327),
	.B(n2610),
	.C(n645),
	.D(data_in[11]),
	.E(N147),
	.Q(n2620));
   NA2HDLLX0 U395 (.A(n2620),
	.B(n2660),
	.Q(n671));
   INHDLLX0 U396 (.A(data_in[2]),
	.Q(n3330));
   NO2HDLLX0 U397 (.A(n271),
	.B(n3330),
	.Q(N257));
   INHDLLX0 U398 (.A(N140),
	.Q(n2630));
   AN32HDLLX0 U399 (.A(n327),
	.B(n2630),
	.C(n633),
	.D(data_in[11]),
	.E(N140),
	.Q(n2640));
   NA2HDLLX0 U400 (.A(n2640),
	.B(n2660),
	.Q(n672));
   NO2HDLLX0 U401 (.A(n345),
	.B(n2690),
	.Q(N441));
   NA3I2HDLLX0 U402 (.AN(n4410),
	.BN(n324),
	.C(n298),
	.Q(n2650));
   INHDLLX0 U403 (.A(n2650),
	.Q(N133));
   AN32HDLLX0 U404 (.A(n327),
	.B(n2650),
	.C(n621),
	.D(data_in[11]),
	.E(N133),
	.Q(n2670));
   NA2HDLLX0 U405 (.A(n2670),
	.B(n2660),
	.Q(n673));
   INHDLLX0 U406 (.A(FE_PDN26_n35),
	.Q(n3340));
   NO2HDLLX0 U407 (.A(n270),
	.B(n3340),
	.Q(N165));
   NO2HDLLX0 U408 (.A(n272),
	.B(n3340),
	.Q(N351));
   INHDLLX0 U409 (.A(FE_PDN33_n27),
	.Q(n3360));
   NO2HDLLX0 U410 (.A(n270),
	.B(n3360),
	.Q(N167));
   NO2HDLLX0 U411 (.A(n270),
	.B(n2690),
	.Q(N162));
   INHDLLX0 U412 (.A(data_in[6]),
	.Q(n3370));
   NO2HDLLX0 U413 (.A(n270),
	.B(n3370),
	.Q(N168));
   INHDLLX0 U414 (.A(data_in[13]),
	.Q(n344));
   NO2HDLLX0 U415 (.A(n270),
	.B(n344),
	.Q(N175));
   NO2HDLLX0 U416 (.A(n271),
	.B(n344),
	.Q(N268));
   INHDLLX0 U417 (.A(data_in[4]),
	.Q(n3350));
   NO2HDLLX0 U418 (.A(n271),
	.B(n3350),
	.Q(N259));
   NO2HDLLX0 U419 (.A(n272),
	.B(n344),
	.Q(N361));
   NO2HDLLX0 U420 (.A(n270),
	.B(n342),
	.Q(N172));
   NO2HDLLX0 U421 (.A(n271),
	.B(n3360),
	.Q(N260));
   INHDLLX0 U422 (.A(FE_PDN31_n21),
	.Q(n341));
   NO2HDLLX0 U423 (.A(n270),
	.B(n341),
	.Q(N171));
   NO2HDLLX0 U424 (.A(n271),
	.B(n3370),
	.Q(N261));
   INHDLLX0 U425 (.A(FE_PDN32_n17),
	.Q(n3380));
   NO2HDLLX0 U426 (.A(n271),
	.B(n3380),
	.Q(N262));
   INHDLLX0 U427 (.A(FE_PDN28_n19),
	.Q(n3390));
   NO2HDLLX0 U428 (.A(n271),
	.B(n3390),
	.Q(N263));
   NO2HDLLX0 U429 (.A(n272),
	.B(n3360),
	.Q(N353));
   NO2HDLLX0 U430 (.A(n271),
	.B(n2680),
	.Q(N256));
   NO2HDLLX0 U431 (.A(n272),
	.B(n340),
	.Q(N360));
   NO2HDLLX0 U432 (.A(n272),
	.B(n2690),
	.Q(N348));
   NO2HDLLX0 U433 (.A(n271),
	.B(n3340),
	.Q(N258));
   NO2HDLLX0 U434 (.A(n272),
	.B(n3380),
	.Q(N355));
   NO2HDLLX0 U435 (.A(n270),
	.B(n2680),
	.Q(N163));
   NO2HDLLX0 U436 (.A(n270),
	.B(n3390),
	.Q(N170));
   NO2HDLLX0 U437 (.A(n270),
	.B(n3350),
	.Q(N166));
   NO2HDLLX0 U438 (.A(n270),
	.B(n340),
	.Q(N174));
   NO2HDLLX0 U439 (.A(n271),
	.B(n341),
	.Q(N264));
   NO2HDLLX0 U440 (.A(n272),
	.B(n3390),
	.Q(N356));
   NO2HDLLX0 U441 (.A(n272),
	.B(n3370),
	.Q(N354));
   INHDLLX0 U442 (.A(data_in[14]),
	.Q(n343));
   NO2HDLLX0 U443 (.A(n270),
	.B(n343),
	.Q(N176));
   NO2HDLLX0 U444 (.A(n270),
	.B(n3380),
	.Q(N169));
   NO2HDLLX0 U445 (.A(n271),
	.B(n343),
	.Q(N269));
   NO2HDLLX0 U446 (.A(n272),
	.B(n341),
	.Q(N357));
   NO2HDLLX0 U447 (.A(n272),
	.B(n343),
	.Q(N362));
   NO2HDLLX0 U448 (.A(n272),
	.B(n3350),
	.Q(N352));
   NO2I1HDLLX1 U449 (.AN(clk_reg_gate_d1),
	.B(clk_reg_gate_d2),
	.Q(clk_reg));
   INHDLLX0 U450 (.A(cnt_16_clk_ADC[0]),
	.Q(N6590));
   NO2HDLLX0 U451 (.A(cnt_2[0]),
	.B(n532),
	.Q(N425));
   NO2HDLLX0 U452 (.A(cnt_3[0]),
	.B(n527),
	.Q(N518));
   NO2HDLLX0 U453 (.A(cnt_1[0]),
	.B(n542),
	.Q(N332));
   NO2HDLLX0 U454 (.A(cnt_0[0]),
	.B(n552),
	.Q(N239));
   NA2I1HDLLX0 U455 (.AN(adc_ready_z[2]),
	.B(adc_ready_z[1]),
	.Q(n4540));
   INHDLLX0 U456 (.A(n4540),
	.Q(adc_ready_pos));
   INHDLLX0 U457 (.A(block_cnt[2]),
	.Q(n374));
   NA2HDLLX0 U458 (.A(block_cnt[1]),
	.B(block_cnt[0]),
	.Q(n4530));
   AND3HDLLX0 U459 (.A(block_cnt[0]),
	.B(block_cnt[1]),
	.C(block_cnt[2]),
	.Q(n4550));
   AN211HDLLX0 U460 (.A(n374),
	.B(n4530),
	.C(n4550),
	.D(adc_ready_pos),
	.Q(N105));
   INHDLLX0 U461 (.A(block_cnt[5]),
	.Q(n274));
   NA2HDLLX0 U462 (.A(block_cnt[3]),
	.B(n4550),
	.Q(n606));
   NO2HDLLX0 U463 (.A(n609),
	.B(n606),
	.Q(n605));
   INHDLLX0 U464 (.A(n605),
	.Q(n273));
   NO2HDLLX0 U465 (.A(n274),
	.B(n273),
	.Q(n608));
   AN211HDLLX0 U466 (.A(n274),
	.B(n273),
	.C(n608),
	.D(adc_ready_pos),
	.Q(N108));
   INHDLLX0 U467 (.A(cnt_2[4]),
	.Q(n275));
   INHDLLX0 U468 (.A(cnt_2[2]),
	.Q(n3470));
   NO3I2HDLLX0 U469 (.AN(cnt_2[1]),
	.BN(cnt_2[0]),
	.C(n3470),
	.Q(n458));
   NA2HDLLX0 U470 (.A(cnt_2[3]),
	.B(n458),
	.Q(n457));
   NO2HDLLX0 U471 (.A(n275),
	.B(n457),
	.Q(n461));
   INHDLLX0 U472 (.A(n460),
	.Q(n346));
   AN211HDLLX0 U473 (.A(n275),
	.B(n457),
	.C(n461),
	.D(n346),
	.Q(N429));
   INHDLLX0 U474 (.A(cnt_1[4]),
	.Q(n276));
   INHDLLX0 U475 (.A(cnt_1[2]),
	.Q(n3490));
   NO3I2HDLLX0 U476 (.AN(cnt_1[1]),
	.BN(cnt_1[0]),
	.C(n3490),
	.Q(n464));
   NA2HDLLX0 U477 (.A(cnt_1[3]),
	.B(n464),
	.Q(n463));
   NO2HDLLX0 U478 (.A(n276),
	.B(n463),
	.Q(n467));
   INHDLLX0 U479 (.A(n466),
	.Q(n3480));
   AN211HDLLX0 U480 (.A(n276),
	.B(n463),
	.C(n467),
	.D(n3480),
	.Q(N336));
   INHDLLX0 U481 (.A(cnt_0[4]),
	.Q(n277));
   INHDLLX0 U482 (.A(cnt_0[2]),
	.Q(n3510));
   NO3I2HDLLX0 U483 (.AN(cnt_0[1]),
	.BN(cnt_0[0]),
	.C(n3510),
	.Q(n470));
   NA2HDLLX0 U484 (.A(cnt_0[3]),
	.B(n470),
	.Q(n469));
   NO2HDLLX0 U485 (.A(n277),
	.B(n469),
	.Q(n473));
   AN211HDLLX0 U486 (.A(n277),
	.B(n469),
	.C(n473),
	.D(n3500),
	.Q(N243));
   INHDLLX0 U487 (.A(cnt_3[4]),
	.Q(n278));
   INHDLLX0 U488 (.A(cnt_3[2]),
	.Q(n3530));
   NO3I2HDLLX0 U489 (.AN(cnt_3[1]),
	.BN(cnt_3[0]),
	.C(n3530),
	.Q(n475));
   NA2HDLLX0 U490 (.A(cnt_3[3]),
	.B(n475),
	.Q(n474));
   NO2HDLLX0 U491 (.A(n278),
	.B(n474),
	.Q(n477));
   INHDLLX0 U492 (.A(n479),
	.Q(n3520));
   AN211HDLLX0 U493 (.A(n278),
	.B(n474),
	.C(n477),
	.D(n3520),
	.Q(N522));
   NA2HDLLX0 U494 (.A(cnt_3[5]),
	.B(n477),
	.Q(n476));
   AN211HDLLX0 U495 (.A(n279),
	.B(n476),
	.C(n284),
	.D(n3520),
	.Q(N524));
   NA2HDLLX0 U496 (.A(cnt_2[5]),
	.B(n461),
	.Q(n459));
   NO2HDLLX0 U497 (.A(n280),
	.B(n459),
	.Q(n286));
   AN211HDLLX0 U498 (.A(n280),
	.B(n459),
	.C(n286),
	.D(n346),
	.Q(N431));
   NA2HDLLX0 U499 (.A(cnt_1[5]),
	.B(n467),
	.Q(n465));
   NO2HDLLX0 U500 (.A(n281),
	.B(n465),
	.Q(n288));
   AN211HDLLX0 U501 (.A(n281),
	.B(n465),
	.C(n288),
	.D(n3480),
	.Q(N338));
   NA2HDLLX0 U502 (.A(cnt_0[5]),
	.B(n473),
	.Q(n471));
   NO2HDLLX0 U503 (.A(n282),
	.B(n471),
	.Q(n290));
   AN211HDLLX0 U504 (.A(n282),
	.B(n471),
	.C(n290),
	.D(n3500),
	.Q(N245));
   ON21HDLLX0 U505 (.A(cnt_3[7]),
	.B(n284),
	.C(n479),
	.Q(n283));
   AN21HDLLX0 U506 (.A(cnt_3[7]),
	.B(n284),
	.C(n283),
	.Q(N525));
   ON21HDLLX0 U507 (.A(cnt_2[7]),
	.B(n286),
	.C(n460),
	.Q(n285));
   AN21HDLLX0 U508 (.A(cnt_2[7]),
	.B(n286),
	.C(n285),
	.Q(N432));
   ON21HDLLX0 U509 (.A(cnt_1[7]),
	.B(n288),
	.C(n466),
	.Q(n287));
   AN21HDLLX0 U510 (.A(cnt_1[7]),
	.B(n288),
	.C(n287),
	.Q(N339));
   ON21HDLLX0 U511 (.A(cnt_0[7]),
	.B(n290),
	.C(n472),
	.Q(n289));
   AN21HDLLX0 U512 (.A(cnt_0[7]),
	.B(n290),
	.C(n289),
	.Q(N246));
   INHDLLX0 U513 (.A(n329),
	.Q(n4510));
   NO3HDLLX0 U514 (.A(next_state_3[1]),
	.B(next_state_3[2]),
	.C(next_state_3[3]),
	.Q(n291));
   NA3HDLLX0 U515 (.A(n4510),
	.B(next_state_3[0]),
	.C(n291),
	.Q(clk_DAC_state_gate_3));
   INHDLLX0 U516 (.A(n330),
	.Q(n4490));
   NO3HDLLX0 U517 (.A(next_state_0[1]),
	.B(next_state_0[2]),
	.C(next_state_0[3]),
	.Q(n292));
   NA3HDLLX0 U518 (.A(n4490),
	.B(next_state_0[0]),
	.C(n292),
	.Q(clk_DAC_state_gate_0));
   NO3HDLLX0 U519 (.A(next_state_2[1]),
	.B(next_state_2[2]),
	.C(next_state_2[3]),
	.Q(n293));
   NA3HDLLX0 U520 (.A(n4470),
	.B(next_state_2[0]),
	.C(n293),
	.Q(clk_DAC_state_gate_2));
   NO3HDLLX0 U521 (.A(next_state_1[1]),
	.B(next_state_1[2]),
	.C(next_state_1[3]),
	.Q(n294));
   NA3HDLLX0 U522 (.A(n295),
	.B(next_state_1[0]),
	.C(n294),
	.Q(clk_DAC_state_gate_1));
   INHDLLX0 U523 (.A(n4430),
	.Q(n4420));
   NA2HDLLX0 U524 (.A(n296),
	.B(n4420),
	.Q(n299));
   NO2HDLLX1 U525 (.A(n299),
	.B(n307),
	.Q(n4970));
   NA3HDLLX0 U526 (.A(addr[1]),
	.B(addr[0]),
	.C(n4420),
	.Q(n306));
   NO2HDLLX1 U527 (.A(n481),
	.B(n306),
	.Q(n516));
   AN22HDLLX0 U528 (.A(n4970),
	.B(data_adc_buffer[26]),
	.C(n516),
	.D(n709),
	.Q(n3130));
   NO3HDLLX0 U529 (.A(code[3]),
	.B(n4410),
	.C(n4430),
	.Q(n4450));
   NA2HDLLX0 U530 (.A(n297),
	.B(n4450),
	.Q(n3570));
   INHDLLX0 U531 (.A(n3570),
	.Q(n4980));
   NA2HDLLX0 U532 (.A(n4420),
	.B(n298),
	.Q(n305));
   NO2HDLLX2 U533 (.A(n481),
	.B(n305),
	.Q(n513));
   AN22HDLLX0 U534 (.A(n4980),
	.B(n733),
	.C(n513),
	.D(n685),
	.Q(n3110));
   NO2HDLLX1 U535 (.A(n481),
	.B(n299),
	.Q(n510));
   NA2HDLLX0 U536 (.A(n4420),
	.B(n300),
	.Q(n304));
   NO2HDLLX2 U537 (.A(n481),
	.B(n304),
	.Q(n514));
   AN22HDLLX0 U538 (.A(n510),
	.B(n701),
	.C(n514),
	.D(n693),
	.Q(n310));
   NA4HDLLX0 U539 (.A(n303),
	.B(n302),
	.C(n301),
	.D(code[4]),
	.Q(n484));
   NO2HDLLX2 U540 (.A(n4430),
	.B(n484),
	.Q(n511));
   NO2HDLLX2 U541 (.A(n307),
	.B(n304),
	.Q(n5000));
   AN22HDLLX0 U542 (.A(n511),
	.B(n729),
	.C(n5000),
	.D(data_adc_buffer[14]),
	.Q(n309));
   NO2HDLLX1 U543 (.A(n307),
	.B(n305),
	.Q(n4990));
   NO2HDLLX1 U544 (.A(n307),
	.B(n306),
	.Q(n5010));
   AN22HDLLX0 U545 (.A(n4990),
	.B(data_adc_buffer[2]),
	.C(n5010),
	.D(data_adc_buffer[38]),
	.Q(n308));
   AND4HDLLX0 U546 (.A(n3110),
	.B(n310),
	.C(n309),
	.D(n308),
	.Q(n3120));
   NA2HDLLX0 U547 (.A(n3130),
	.B(n3120),
	.Q(N6390));
   AN22HDLLX0 U548 (.A(n4970),
	.B(data_adc_buffer[27]),
	.C(n516),
	.D(n708),
	.Q(n319));
   AN22HDLLX0 U549 (.A(n4980),
	.B(n732),
	.C(n513),
	.D(n684),
	.Q(n317));
   AN22HDLLX0 U550 (.A(n510),
	.B(n700),
	.C(n514),
	.D(n692),
	.Q(n316));
   AN22HDLLX0 U551 (.A(n511),
	.B(n728),
	.C(n5000),
	.D(data_adc_buffer[15]),
	.Q(n3150));
   AN22HDLLX0 U552 (.A(n4990),
	.B(data_adc_buffer[3]),
	.C(n5010),
	.D(data_adc_buffer[39]),
	.Q(n3140));
   AND4HDLLX0 U553 (.A(n317),
	.B(n316),
	.C(n3150),
	.D(n3140),
	.Q(n318));
   NA2HDLLX0 U554 (.A(n319),
	.B(n318),
	.Q(N6400));
   INHDLLX0 U555 (.A(n484),
	.Q(n320));
   AN22HDLLX0 U556 (.A(n301),
	.B(n321),
	.C(n320),
	.D(n485),
	.Q(n326));
   AND2HDLLX0 U557 (.A(n323),
	.B(n322),
	.Q(n325));
   NA4HDLLX0 U558 (.A(n328),
	.B(n533),
	.C(n539),
	.D(n532),
	.Q(N404));
   NA4HDLLX0 U559 (.A(n329),
	.B(n526),
	.C(n3540),
	.D(n527),
	.Q(N497));
   NA4HDLLX0 U560 (.A(n330),
	.B(n553),
	.C(n560),
	.D(n552),
	.Q(N218));
   NA4HDLLX0 U561 (.A(n331),
	.B(n543),
	.C(n549),
	.D(n542),
	.Q(N311));
   NO2HDLLX0 U562 (.A(n345),
	.B(n3320),
	.Q(N452));
   NO2HDLLX0 U563 (.A(n345),
	.B(n3330),
	.Q(N443));
   NO2HDLLX0 U564 (.A(n345),
	.B(n3340),
	.Q(N444));
   NO2HDLLX0 U565 (.A(n345),
	.B(n3350),
	.Q(N445));
   NO2HDLLX0 U566 (.A(n345),
	.B(n3360),
	.Q(N446));
   NO2HDLLX0 U567 (.A(n345),
	.B(n3370),
	.Q(N447));
   NO2HDLLX0 U568 (.A(n345),
	.B(n3380),
	.Q(N448));
   NO2HDLLX0 U569 (.A(n345),
	.B(n3390),
	.Q(N449));
   NO2HDLLX0 U570 (.A(n345),
	.B(n340),
	.Q(N453));
   NO2HDLLX0 U571 (.A(n345),
	.B(n341),
	.Q(N450));
   NO2HDLLX0 U572 (.A(n345),
	.B(n342),
	.Q(N451));
   NO2HDLLX0 U573 (.A(n345),
	.B(n343),
	.Q(N455));
   NO2HDLLX0 U574 (.A(n345),
	.B(n344),
	.Q(N454));
   NA2HDLLX0 U575 (.A(cnt_2[1]),
	.B(cnt_2[0]),
	.Q(n456));
   AN211HDLLX0 U576 (.A(n3470),
	.B(n456),
	.C(n458),
	.D(n346),
	.Q(N427));
   NA2HDLLX0 U577 (.A(cnt_1[1]),
	.B(cnt_1[0]),
	.Q(n462));
   AN211HDLLX0 U578 (.A(n3490),
	.B(n462),
	.C(n464),
	.D(n3480),
	.Q(N334));
   NA2HDLLX0 U579 (.A(cnt_0[1]),
	.B(cnt_0[0]),
	.Q(n468));
   AN211HDLLX0 U580 (.A(n3510),
	.B(n468),
	.C(n470),
	.D(n3500),
	.Q(N241));
   NA2HDLLX0 U581 (.A(cnt_3[1]),
	.B(cnt_3[0]),
	.Q(n478));
   AN211HDLLX0 U582 (.A(n3530),
	.B(n478),
	.C(n475),
	.D(n3520),
	.Q(N520));
   INHDLLX0 U583 (.A(n539),
	.Q(CB_ON_2));
   INHDLLX0 U584 (.A(FE_PDN10_n549),
	.Q(CB_ON_1));
   INHDLLX0 U585 (.A(FE_PDN17_n3540),
	.Q(CB_ON_3));
   AN22HDLLX0 U586 (.A(n514),
	.B(elec_sel_1[0]),
	.C(n513),
	.D(elec_sel_0[0]),
	.Q(n363));
   AN22HDLLX0 U587 (.A(n517),
	.B(n623),
	.C(n516),
	.D(elec_sel_3[0]),
	.Q(n3620));
   NO2HDLLX2 U588 (.A(n3570),
	.B(n3550),
	.Q(n5190));
   NO2HDLLX2 U589 (.A(n3570),
	.B(n3560),
	.Q(n5180));
   AN22HDLLX1 U590 (.A(n5190),
	.B(n635),
	.C(n5180),
	.D(n659),
	.Q(n3610));
   NO2HDLLX1 U591 (.A(n3580),
	.B(n3570),
	.Q(n512));
   AN21HDLLX0 U592 (.A(n510),
	.B(elec_sel_2[0]),
	.C(n3590),
	.Q(n3600));
   NA4HDLLX1 U593 (.A(n363),
	.B(n3620),
	.C(n3610),
	.D(n3600),
	.Q(N6500));
   AN22HDLLX0 U594 (.A(n514),
	.B(elec_sel_1[1]),
	.C(n513),
	.D(elec_sel_0[1]),
	.Q(n368));
   AN22HDLLX0 U595 (.A(n517),
	.B(n622),
	.C(n516),
	.D(elec_sel_3[1]),
	.Q(n367));
   AN22HDLLX1 U596 (.A(n5190),
	.B(n634),
	.C(n5180),
	.D(n658),
	.Q(n366));
   AN21HDLLX0 U597 (.A(n510),
	.B(elec_sel_2[1]),
	.C(n364),
	.Q(n365));
   NA4HDLLX1 U598 (.A(n368),
	.B(n367),
	.C(n366),
	.D(n365),
	.Q(N6510));
   AN22HDLLX0 U599 (.A(n514),
	.B(n713),
	.C(n513),
	.D(n712),
	.Q(n373));
   AN22HDLLX0 U600 (.A(n517),
	.B(n624),
	.C(n516),
	.D(n715),
	.Q(n372));
   AN22HDLLX1 U601 (.A(n5190),
	.B(n636),
	.C(n5180),
	.D(n660),
	.Q(n371));
   AN21HDLLX0 U602 (.A(n510),
	.B(n714),
	.C(n369),
	.Q(n370));
   NA4HDLLX1 U603 (.A(n373),
	.B(n372),
	.C(n371),
	.D(n370),
	.Q(N6490));
   NA4HDLLX0 U604 (.A(block_cnt[5]),
	.B(block_cnt[0]),
	.C(n610),
	.D(n609),
	.Q(n375));
   NA3I2HDLLX0 U605 (.AN(block_cnt[1]),
	.BN(block_cnt[6]),
	.C(n374),
	.Q(n480));
   ON21HDLLX0 U606 (.A(n375),
	.B(n480),
	.C(FE_PHN50_en_clk_shift_l),
	.Q(n376));
   NA2HDLLX0 U607 (.A(n376),
	.B(n4540),
	.Q(n674));
   AN22HDLLX0 U608 (.A(n512),
	.B(n656),
	.C(n5190),
	.D(n644),
	.Q(n384));
   AN22HDLLX0 U609 (.A(n511),
	.B(n727),
	.C(n517),
	.D(n632),
	.Q(n383));
   AN22HDLLX0 U610 (.A(n514),
	.B(n691),
	.C(n513),
	.D(n683),
	.Q(n380));
   AN22HDLLX0 U611 (.A(data_adc_buffer[28]),
	.B(n4970),
	.C(n516),
	.D(n707),
	.Q(n379));
   AN22HDLLX0 U612 (.A(data_adc_buffer[16]),
	.B(n5000),
	.C(n5180),
	.D(n678),
	.Q(n378));
   AN22HDLLX0 U613 (.A(data_adc_buffer[4]),
	.B(n4990),
	.C(data_adc_buffer[40]),
	.D(n5010),
	.Q(n377));
   AND4HDLLX0 U614 (.A(n380),
	.B(n379),
	.C(n378),
	.D(n377),
	.Q(n382));
   NA2HDLLX0 U615 (.A(n510),
	.B(n699),
	.Q(n381));
   NA4HDLLX1 U616 (.A(n384),
	.B(n383),
	.C(n382),
	.D(n381),
	.Q(N6410));
   AN22HDLLX0 U617 (.A(n512),
	.B(n653),
	.C(n5190),
	.D(n641),
	.Q(n392));
   AN22HDLLX0 U618 (.A(n511),
	.B(n724),
	.C(n517),
	.D(n629),
	.Q(n391));
   AN22HDLLX0 U619 (.A(n514),
	.B(n688),
	.C(n513),
	.D(n680),
	.Q(n388));
   AN22HDLLX0 U620 (.A(n4970),
	.B(data_adc_buffer[31]),
	.C(n516),
	.D(n704),
	.Q(n387));
   AN22HDLLX1 U621 (.A(n5000),
	.B(data_adc_buffer[19]),
	.C(n5180),
	.D(n665),
	.Q(n386));
   AN22HDLLX0 U622 (.A(n4990),
	.B(data_adc_buffer[7]),
	.C(n5010),
	.D(data_adc_buffer[43]),
	.Q(n385));
   AND4HDLLX0 U623 (.A(n388),
	.B(n387),
	.C(n386),
	.D(n385),
	.Q(n390));
   NA2HDLLX0 U624 (.A(n510),
	.B(n696),
	.Q(n389));
   AN22HDLLX0 U625 (.A(n512),
	.B(n649),
	.C(n5190),
	.D(n637),
	.Q(n400));
   AN22HDLLX0 U626 (.A(n511),
	.B(n720),
	.C(n517),
	.D(n625),
	.Q(n399));
   AN22HDLLX0 U627 (.A(n514),
	.B(DAC_1[11]),
	.C(n513),
	.D(DAC_0[11]),
	.Q(n396));
   AN22HDLLX0 U628 (.A(n4970),
	.B(data_adc_buffer[35]),
	.C(n516),
	.D(DAC_3[11]),
	.Q(n395));
   AN22HDLLX1 U629 (.A(n5000),
	.B(data_adc_buffer[23]),
	.C(n5180),
	.D(n661),
	.Q(n394));
   AN22HDLLX0 U630 (.A(n4990),
	.B(data_adc_buffer[11]),
	.C(n5010),
	.D(data_adc_buffer[47]),
	.Q(n393));
   AND4HDLLX0 U631 (.A(n396),
	.B(n395),
	.C(n394),
	.D(n393),
	.Q(n398));
   NA2HDLLX0 U632 (.A(n510),
	.B(DAC_2[11]),
	.Q(n397));
   NA4HDLLX1 U633 (.A(n400),
	.B(n399),
	.C(n398),
	.D(n397),
	.Q(N6480));
   AN22HDLLX0 U634 (.A(n512),
	.B(n655),
	.C(n5190),
	.D(n643),
	.Q(n4080));
   AN22HDLLX0 U635 (.A(n511),
	.B(n726),
	.C(n517),
	.D(n631),
	.Q(n4070));
   AN22HDLLX0 U636 (.A(n514),
	.B(n690),
	.C(n513),
	.D(n682),
	.Q(n4040));
   AN22HDLLX0 U637 (.A(n4970),
	.B(data_adc_buffer[29]),
	.C(n516),
	.D(n706),
	.Q(n403));
   AN22HDLLX0 U638 (.A(n5000),
	.B(data_adc_buffer[17]),
	.C(n5180),
	.D(n677),
	.Q(n402));
   AN22HDLLX0 U639 (.A(n4990),
	.B(data_adc_buffer[5]),
	.C(n5010),
	.D(data_adc_buffer[41]),
	.Q(n401));
   AND4HDLLX0 U640 (.A(n4040),
	.B(n403),
	.C(n402),
	.D(n401),
	.Q(n4060));
   NA2HDLLX0 U641 (.A(n510),
	.B(n698),
	.Q(n4050));
   NA4HDLLX1 U642 (.A(n4080),
	.B(n4070),
	.C(n4060),
	.D(n4050),
	.Q(N6420));
   AN22HDLLX0 U643 (.A(n512),
	.B(n654),
	.C(n5190),
	.D(n642),
	.Q(n416));
   AN22HDLLX0 U644 (.A(n511),
	.B(n725),
	.C(n517),
	.D(n630),
	.Q(n415));
   AN22HDLLX0 U645 (.A(n514),
	.B(n689),
	.C(n513),
	.D(n681),
	.Q(n412));
   AN22HDLLX0 U646 (.A(n4970),
	.B(data_adc_buffer[30]),
	.C(n516),
	.D(n705),
	.Q(n411));
   AN22HDLLX0 U647 (.A(n5000),
	.B(data_adc_buffer[18]),
	.C(n5180),
	.D(n676),
	.Q(n410));
   AN22HDLLX0 U648 (.A(n4990),
	.B(data_adc_buffer[6]),
	.C(n5010),
	.D(data_adc_buffer[42]),
	.Q(n409));
   AND4HDLLX0 U649 (.A(n412),
	.B(n411),
	.C(n410),
	.D(n409),
	.Q(n414));
   NA2HDLLX0 U650 (.A(n510),
	.B(n697),
	.Q(n413));
   NA4HDLLX1 U651 (.A(n416),
	.B(n415),
	.C(n414),
	.D(n413),
	.Q(N6430));
   AN22HDLLX0 U652 (.A(n512),
	.B(n652),
	.C(n5190),
	.D(n640),
	.Q(n424));
   AN22HDLLX0 U653 (.A(n511),
	.B(n723),
	.C(n517),
	.D(n628),
	.Q(n423));
   AN22HDLLX0 U654 (.A(n514),
	.B(n687),
	.C(n513),
	.D(n679),
	.Q(n420));
   AN22HDLLX0 U655 (.A(n4970),
	.B(data_adc_buffer[32]),
	.C(n516),
	.D(n703),
	.Q(n419));
   AN22HDLLX1 U656 (.A(n5000),
	.B(data_adc_buffer[20]),
	.C(n5180),
	.D(n664),
	.Q(n418));
   AN22HDLLX0 U657 (.A(n4990),
	.B(data_adc_buffer[8]),
	.C(n5010),
	.D(data_adc_buffer[44]),
	.Q(n417));
   AND4HDLLX0 U658 (.A(n420),
	.B(n419),
	.C(n418),
	.D(n417),
	.Q(n422));
   NA2HDLLX0 U659 (.A(n510),
	.B(n695),
	.Q(n421));
   NA4HDLLX1 U660 (.A(n424),
	.B(n423),
	.C(n422),
	.D(n421),
	.Q(N6450));
   AN22HDLLX0 U661 (.A(n512),
	.B(n650),
	.C(n5190),
	.D(n638),
	.Q(n4320));
   AN22HDLLX0 U662 (.A(n511),
	.B(n721),
	.C(n517),
	.D(n626),
	.Q(n4310));
   AN22HDLLX0 U663 (.A(n514),
	.B(DAC_1[10]),
	.C(n513),
	.D(DAC_0[10]),
	.Q(n4280));
   AN22HDLLX0 U664 (.A(n4970),
	.B(data_adc_buffer[34]),
	.C(n516),
	.D(DAC_3[10]),
	.Q(n4270));
   AN22HDLLX0 U665 (.A(n5000),
	.B(data_adc_buffer[22]),
	.C(n5180),
	.D(n662),
	.Q(n4260));
   AN22HDLLX0 U666 (.A(n4990),
	.B(data_adc_buffer[10]),
	.C(n5010),
	.D(data_adc_buffer[46]),
	.Q(n4250));
   AND4HDLLX0 U667 (.A(n4280),
	.B(n4270),
	.C(n4260),
	.D(n4250),
	.Q(n4300));
   NA2HDLLX0 U668 (.A(n510),
	.B(DAC_2[10]),
	.Q(n4290));
   NA4HDLLX1 U669 (.A(n4320),
	.B(n4310),
	.C(n4300),
	.D(n4290),
	.Q(N6470));
   AN22HDLLX0 U670 (.A(n512),
	.B(n651),
	.C(n5190),
	.D(n639),
	.Q(n4400));
   AN22HDLLX0 U671 (.A(n511),
	.B(n722),
	.C(n517),
	.D(n627),
	.Q(n439));
   AN22HDLLX0 U672 (.A(n514),
	.B(DAC_1[9]),
	.C(n513),
	.D(DAC_0[9]),
	.Q(n436));
   AN22HDLLX0 U673 (.A(n4970),
	.B(data_adc_buffer[33]),
	.C(n516),
	.D(DAC_3[9]),
	.Q(n435));
   AN22HDLLX0 U674 (.A(n5000),
	.B(data_adc_buffer[21]),
	.C(n5180),
	.D(n663),
	.Q(n434));
   AN22HDLLX0 U675 (.A(n4990),
	.B(data_adc_buffer[9]),
	.C(n5010),
	.D(data_adc_buffer[45]),
	.Q(n433));
   AND4HDLLX0 U676 (.A(FE_PDN37_n436),
	.B(n435),
	.C(n434),
	.D(n433),
	.Q(n438));
   NA2HDLLX0 U677 (.A(n510),
	.B(DAC_2[9]),
	.Q(n437));
   NA4HDLLX1 U678 (.A(n4400),
	.B(n439),
	.C(n438),
	.D(n437),
	.Q(N6460));
   NA4HDLLX0 U679 (.A(n4420),
	.B(code[3]),
	.C(n4410),
	.D(n4440),
	.Q(n509));
   AND2HDLLX0 U680 (.A(n4450),
	.B(n4440),
	.Q(N530));
   OA211HDLLX0 U681 (.A(block_cnt[1]),
	.B(block_cnt[0]),
	.C(n4530),
	.D(n4540),
	.Q(N104));
   NO2I1HDLLX0 U682 (.AN(cnt_16_clk_ADC[1]),
	.B(N6590),
	.Q(n487));
   NA3HDLLX0 U683 (.A(cnt_16_clk_ADC[0]),
	.B(cnt_16_clk_ADC[1]),
	.C(cnt_16_clk_ADC[2]),
	.Q(n488));
   OA21HDLLX0 U684 (.A(n487),
	.B(cnt_16_clk_ADC[2]),
	.C(n488),
	.Q(N6610));
   OA211HDLLX0 U685 (.A(block_cnt[3]),
	.B(n4550),
	.C(n606),
	.D(n4540),
	.Q(N106));
   OA211HDLLX0 U686 (.A(cnt_2[1]),
	.B(cnt_2[0]),
	.C(n460),
	.D(n456),
	.Q(N426));
   OA211HDLLX0 U687 (.A(cnt_2[3]),
	.B(n458),
	.C(n460),
	.D(n457),
	.Q(N428));
   OA211HDLLX0 U688 (.A(cnt_2[5]),
	.B(n461),
	.C(n460),
	.D(n459),
	.Q(N430));
   OA211HDLLX0 U689 (.A(cnt_1[1]),
	.B(cnt_1[0]),
	.C(n466),
	.D(n462),
	.Q(N333));
   OA211HDLLX0 U690 (.A(cnt_1[3]),
	.B(n464),
	.C(n466),
	.D(n463),
	.Q(N335));
   OA211HDLLX0 U691 (.A(cnt_1[5]),
	.B(n467),
	.C(n466),
	.D(n465),
	.Q(N337));
   OA211HDLLX0 U692 (.A(cnt_0[1]),
	.B(cnt_0[0]),
	.C(n472),
	.D(n468),
	.Q(N240));
   OA211HDLLX0 U693 (.A(cnt_0[3]),
	.B(n470),
	.C(n472),
	.D(n469),
	.Q(N242));
   OA211HDLLX0 U694 (.A(cnt_0[5]),
	.B(n473),
	.C(n472),
	.D(n471),
	.Q(N244));
   OA211HDLLX0 U695 (.A(cnt_3[3]),
	.B(n475),
	.C(n479),
	.D(n474),
	.Q(N521));
   OA211HDLLX0 U696 (.A(cnt_3[5]),
	.B(n477),
	.C(n479),
	.D(n476),
	.Q(N523));
   OA211HDLLX0 U697 (.A(cnt_3[1]),
	.B(cnt_3[0]),
	.C(n479),
	.D(n478),
	.Q(N519));
   NO2I1HDLLX0 U698 (.AN(DAC_0[9]),
	.B(n553),
	.Q(POL_0[0]));
   NO2I1HDLLX0 U699 (.AN(DAC_0[10]),
	.B(n553),
	.Q(POL_0[1]));
   NO2I1HDLLX0 U700 (.AN(DAC_1[9]),
	.B(n543),
	.Q(POL_1[0]));
   NO2I1HDLLX1 U701 (.AN(DAC_1[10]),
	.B(n543),
	.Q(POL_1[1]));
   NO2I1HDLLX0 U702 (.AN(DAC_2[9]),
	.B(n533),
	.Q(POL_2[0]));
   NO2I1HDLLX0 U703 (.AN(DAC_2[10]),
	.B(n533),
	.Q(POL_2[1]));
   NO2I1HDLLX0 U704 (.AN(DAC_3[9]),
	.B(n526),
	.Q(POL_3[0]));
   NO2I1HDLLX1 U705 (.AN(DAC_3[10]),
	.B(n526),
	.Q(POL_3[1]));
   NO3HDLLX0 U706 (.A(block_cnt[5]),
	.B(block_cnt[0]),
	.C(n480),
	.Q(n563));
   NO2I1HDLLX0 U707 (.AN(data_from_pre_buf[12]),
	.B(n563),
	.Q(N127));
   INHDLLX0 U708 (.A(n481),
	.Q(n483));
   AO31HDLLX0 U709 (.A(n486),
	.B(n483),
	.C(n482),
	.D(clk_data_out_buf_gate),
	.Q(N6530));
   NO3I2HDLLX0 U710 (.AN(n486),
	.BN(n485),
	.C(n484),
	.Q(N529));
   NO22HDLLX0 U711 (.A(cnt_16_clk_ADC[0]),
	.B(cnt_16_clk_ADC[1]),
	.C(n487),
	.Q(N6600));
   EN2HDLLX0 U712 (.A(clk_CB_LOGIC),
	.B(n488),
	.Q(N6620));
   AN22HDLLX0 U713 (.A(n511),
	.B(n731),
	.C(n514),
	.D(CB_OK_1),
	.Q(n495));
   AN22HDLLX0 U714 (.A(n4970),
	.B(data_adc_buffer[24]),
	.C(n513),
	.D(CB_OK_0),
	.Q(n492));
   AN22HDLLX0 U715 (.A(n4980),
	.B(n735),
	.C(n510),
	.D(CB_OK_2),
	.Q(n491));
   AN22HDLLX0 U716 (.A(n516),
	.B(CB_OK_3),
	.C(n4990),
	.D(data_adc_buffer[0]),
	.Q(n490));
   AN22HDLLX2 U717 (.A(n5010),
	.B(data_adc_buffer[36]),
	.C(n5000),
	.D(data_adc_buffer[12]),
	.Q(n489));
   AND4HDLLX0 U718 (.A(n492),
	.B(n491),
	.C(n490),
	.D(n489),
	.Q(n494));
   ON211HDLLX1 U719 (.A(n496),
	.B(n509),
	.C(n495),
	.D(n494),
	.Q(N6370));
   AN22HDLLX0 U720 (.A(n511),
	.B(n730),
	.C(n514),
	.D(n694),
	.Q(n507));
   AN22HDLLX0 U721 (.A(n4970),
	.B(data_adc_buffer[25]),
	.C(n513),
	.D(n686),
	.Q(n505));
   AN22HDLLX0 U722 (.A(n4980),
	.B(n734),
	.C(n510),
	.D(n702),
	.Q(n504));
   AN22HDLLX0 U723 (.A(n516),
	.B(n710),
	.C(n4990),
	.D(data_adc_buffer[1]),
	.Q(n503));
   AN22HDLLX0 U724 (.A(n5010),
	.B(data_adc_buffer[37]),
	.C(n5000),
	.D(data_adc_buffer[13]),
	.Q(n502));
   AND4HDLLX0 U725 (.A(n505),
	.B(n504),
	.C(n503),
	.D(n502),
	.Q(n506));
   ON211HDLLX1 U726 (.A(n509),
	.B(n508),
	.C(n507),
	.D(n506),
	.Q(N6380));
   INHDLLX0 U727 (.A(n510),
	.Q(n5250));
   AN22HDLLX0 U728 (.A(n512),
	.B(n645),
	.C(n511),
	.D(n716),
	.Q(n5240));
   AN22HDLLX0 U729 (.A(n514),
	.B(n1070),
	.C(n513),
	.D(n1080),
	.Q(n5220));
   AN22HDLLX0 U730 (.A(n517),
	.B(n621),
	.C(n516),
	.D(n515),
	.Q(n5210));
   AN22HDLLX0 U731 (.A(n5190),
	.B(n633),
	.C(n5180),
	.D(n657),
	.Q(n5200));
   AND3HDLLX0 U732 (.A(n5220),
	.B(n5210),
	.C(n5200),
	.Q(n5230));
   ON211HDLLX1 U733 (.A(n5250),
	.B(n611),
	.C(n5240),
	.D(n5230),
	.Q(N6520));
   INHDLLX0 U734 (.A(n526),
	.Q(n531));
   AO222HDLLX0 U735 (.A(DAC_3[11]),
	.B(n531),
	.C(n493),
	.D(n5300),
	.E(n5290),
	.F(n528),
	.Q(N500));
   INHDLLX0 U736 (.A(n532),
	.Q(n536));
   INHDLLX0 U737 (.A(n533),
	.Q(n534));
   AO222HDLLX0 U738 (.A(n611),
	.B(n537),
	.C(n536),
	.D(n535),
	.E(DAC_2[11]),
	.F(n534),
	.Q(N407));
   INHDLLX0 U739 (.A(n538),
	.Q(n541));
   NA2HDLLX0 U740 (.A(CB_OK_2),
	.B(n559),
	.Q(n540));
   ON22HDLLX0 U741 (.A(n711),
	.B(n541),
	.C(n540),
	.D(n539),
	.Q(N408));
   INHDLLX0 U742 (.A(n542),
	.Q(n546));
   INHDLLX0 U743 (.A(n543),
	.Q(n544));
   AO222HDLLX0 U744 (.A(n613),
	.B(n547),
	.C(n546),
	.D(n545),
	.E(DAC_1[11]),
	.F(n544),
	.Q(N314));
   INHDLLX0 U745 (.A(n548),
	.Q(n551));
   NA2HDLLX0 U746 (.A(CB_OK_1),
	.B(n559),
	.Q(n550));
   ON22HDLLX0 U747 (.A(n1070),
	.B(n551),
	.C(n550),
	.D(n549),
	.Q(N315));
   INHDLLX0 U748 (.A(n552),
	.Q(n556));
   INHDLLX0 U749 (.A(n553),
	.Q(n554));
   AO222HDLLX0 U750 (.A(n612),
	.B(n557),
	.C(n556),
	.D(n555),
	.E(DAC_0[11]),
	.F(n554),
	.Q(N221));
   NA2HDLLX0 U751 (.A(CB_OK_0),
	.B(n559),
	.Q(n561));
   ON22HDLLX0 U752 (.A(n1080),
	.B(n562),
	.C(n561),
	.D(n560),
	.Q(N222));
   INHDLLX0 U753 (.A(data_adc_buffer[36]),
	.Q(n566));
   NA3HDLLX0 U754 (.A(block_cnt[3]),
	.B(block_cnt[4]),
	.C(n563),
	.Q(n603));
   INHDLLX0 U755 (.A(n563),
	.Q(n597));
   NO3HDLLX1 U756 (.A(block_cnt[4]),
	.B(n610),
	.C(n597),
	.Q(n598));
   AN22HDLLX0 U757 (.A(data_adc_buffer[12]),
	.B(n598),
	.C(data_from_pre_buf[0]),
	.D(n597),
	.Q(n565));
   NO3HDLLX2 U758 (.A(block_cnt[3]),
	.B(n609),
	.C(n597),
	.Q(n600));
   NO3HDLLX2 U759 (.A(block_cnt[3]),
	.B(block_cnt[4]),
	.C(n597),
	.Q(n599));
   AN22HDLLX0 U760 (.A(data_adc_buffer[24]),
	.B(n600),
	.C(data_adc_buffer[0]),
	.D(n599),
	.Q(n564));
   ON211HDLLX0 U761 (.A(n566),
	.B(n603),
	.C(n565),
	.D(n564),
	.Q(N115));
   INHDLLX0 U762 (.A(data_adc_buffer[37]),
	.Q(n569));
   AN22HDLLX0 U763 (.A(data_adc_buffer[13]),
	.B(n598),
	.C(data_from_pre_buf[1]),
	.D(n597),
	.Q(n568));
   AN22HDLLX0 U764 (.A(data_adc_buffer[25]),
	.B(n600),
	.C(data_adc_buffer[1]),
	.D(n599),
	.Q(n567));
   ON211HDLLX0 U765 (.A(n569),
	.B(n603),
	.C(n568),
	.D(n567),
	.Q(N116));
   INHDLLX0 U766 (.A(data_adc_buffer[38]),
	.Q(n572));
   AN22HDLLX0 U767 (.A(data_adc_buffer[14]),
	.B(n598),
	.C(data_from_pre_buf[2]),
	.D(n597),
	.Q(n571));
   AN22HDLLX0 U768 (.A(data_adc_buffer[26]),
	.B(n600),
	.C(data_adc_buffer[2]),
	.D(n599),
	.Q(n570));
   ON211HDLLX0 U769 (.A(n572),
	.B(n603),
	.C(n571),
	.D(n570),
	.Q(N117));
   INHDLLX0 U770 (.A(data_adc_buffer[39]),
	.Q(n575));
   AN22HDLLX0 U771 (.A(data_adc_buffer[15]),
	.B(n598),
	.C(data_from_pre_buf[3]),
	.D(n597),
	.Q(n574));
   AN22HDLLX0 U772 (.A(data_adc_buffer[27]),
	.B(n600),
	.C(data_adc_buffer[3]),
	.D(n599),
	.Q(n573));
   ON211HDLLX0 U773 (.A(n575),
	.B(n603),
	.C(n574),
	.D(n573),
	.Q(N118));
   INHDLLX0 U774 (.A(data_adc_buffer[40]),
	.Q(n578));
   AN22HDLLX0 U775 (.A(data_adc_buffer[16]),
	.B(n598),
	.C(data_from_pre_buf[4]),
	.D(n597),
	.Q(n577));
   AN22HDLLX0 U776 (.A(data_adc_buffer[28]),
	.B(n600),
	.C(data_adc_buffer[4]),
	.D(n599),
	.Q(n576));
   ON211HDLLX0 U777 (.A(n578),
	.B(n603),
	.C(n577),
	.D(n576),
	.Q(N119));
   INHDLLX0 U778 (.A(data_adc_buffer[41]),
	.Q(n581));
   AN22HDLLX0 U779 (.A(data_adc_buffer[17]),
	.B(n598),
	.C(data_from_pre_buf[5]),
	.D(n597),
	.Q(n580));
   AN22HDLLX0 U780 (.A(data_adc_buffer[29]),
	.B(n600),
	.C(data_adc_buffer[5]),
	.D(n599),
	.Q(n579));
   ON211HDLLX0 U781 (.A(n581),
	.B(n603),
	.C(n580),
	.D(n579),
	.Q(N120));
   INHDLLX0 U782 (.A(data_adc_buffer[42]),
	.Q(n584));
   AN22HDLLX0 U783 (.A(data_adc_buffer[18]),
	.B(n598),
	.C(data_from_pre_buf[6]),
	.D(n597),
	.Q(n583));
   AN22HDLLX0 U784 (.A(data_adc_buffer[30]),
	.B(n600),
	.C(data_adc_buffer[6]),
	.D(n599),
	.Q(n582));
   ON211HDLLX0 U785 (.A(n584),
	.B(n603),
	.C(n583),
	.D(n582),
	.Q(N121));
   INHDLLX0 U786 (.A(data_adc_buffer[43]),
	.Q(n587));
   AN22HDLLX0 U787 (.A(data_adc_buffer[19]),
	.B(n598),
	.C(data_from_pre_buf[7]),
	.D(n597),
	.Q(n586));
   AN22HDLLX0 U788 (.A(data_adc_buffer[31]),
	.B(n600),
	.C(data_adc_buffer[7]),
	.D(n599),
	.Q(n585));
   ON211HDLLX0 U789 (.A(n587),
	.B(n603),
	.C(n586),
	.D(n585),
	.Q(N122));
   INHDLLX0 U790 (.A(data_adc_buffer[44]),
	.Q(n590));
   AN22HDLLX0 U791 (.A(data_adc_buffer[20]),
	.B(n598),
	.C(data_from_pre_buf[8]),
	.D(n597),
	.Q(n589));
   AN22HDLLX0 U792 (.A(data_adc_buffer[32]),
	.B(n600),
	.C(data_adc_buffer[8]),
	.D(n599),
	.Q(n588));
   ON211HDLLX0 U793 (.A(n590),
	.B(n603),
	.C(n589),
	.D(n588),
	.Q(N123));
   INHDLLX0 U794 (.A(data_adc_buffer[45]),
	.Q(n593));
   AN22HDLLX0 U795 (.A(data_adc_buffer[21]),
	.B(n598),
	.C(data_from_pre_buf[9]),
	.D(n597),
	.Q(n592));
   AN22HDLLX0 U796 (.A(data_adc_buffer[33]),
	.B(n600),
	.C(data_adc_buffer[9]),
	.D(n599),
	.Q(n591));
   ON211HDLLX0 U798 (.A(n593),
	.B(n603),
	.C(n592),
	.D(n591),
	.Q(N124));
   INHDLLX0 U799 (.A(data_adc_buffer[46]),
	.Q(n596));
   AN22HDLLX0 U801 (.A(data_adc_buffer[22]),
	.B(n598),
	.C(data_from_pre_buf[10]),
	.D(n597),
	.Q(n595));
   AN22HDLLX0 U802 (.A(data_adc_buffer[34]),
	.B(n600),
	.C(data_adc_buffer[10]),
	.D(n599),
	.Q(n594));
   ON211HDLLX0 U804 (.A(n596),
	.B(n603),
	.C(n595),
	.D(n594),
	.Q(N125));
   INHDLLX0 U805 (.A(data_adc_buffer[47]),
	.Q(n604));
   AN22HDLLX0 U807 (.A(data_adc_buffer[23]),
	.B(n598),
	.C(data_from_pre_buf[11]),
	.D(n597),
	.Q(n602));
   AN22HDLLX1 U808 (.A(data_adc_buffer[35]),
	.B(n600),
	.C(data_adc_buffer[11]),
	.D(n599),
	.Q(n601));
   ON211HDLLX0 U810 (.A(n604),
	.B(n603),
	.C(n602),
	.D(n601),
	.Q(N126));
   NO2HDLLX0 U811 (.A(FE_PHN57_block_cnt_0),
	.B(adc_ready_pos),
	.Q(N103));
   AN211HDLLX0 U812 (.A(n609),
	.B(n606),
	.C(n605),
	.D(adc_ready_pos),
	.Q(N107));
   NO2HDLLX0 U813 (.A(block_cnt[6]),
	.B(n608),
	.Q(n607));
   AN211HDLLX0 U814 (.A(block_cnt[6]),
	.B(n608),
	.C(adc_ready_pos),
	.D(n607),
	.Q(N109));
endmodule

module CB_Logic_3 (
	CH, 
	clk_CB_LOGIC, 
	RST_N, 
	AMP_OUT, 
	CB_ON, 
	CAN_STI, 
	ANO_STI, 
	AZ_CLK, 
	AZ_CLK_N, 
	AMP_ON, 
	CB_OK, 
	CB_CHNL, 
	SW_ANO_N, 
	SW_CAN);
   input [1:0] CH;
   input clk_CB_LOGIC;
   input RST_N;
   input AMP_OUT;
   input CB_ON;
   input CAN_STI;
   input ANO_STI;
   output AZ_CLK;
   output AZ_CLK_N;
   output AMP_ON;
   output CB_OK;
   output [3:0] CB_CHNL;
   output [3:0] SW_ANO_N;
   output [3:0] SW_CAN;

   // Internal wires
   wire n32;
   wire n33;
   wire AMP_OUT_SV;
   wire N51;
   wire N52;
   wire n5;
   wire n19;
   wire n31;
   wire n35;
   wire n36;
   wire n37;
   wire n1;
   wire n4;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire [1:0] AMP_MOD;

   SDFRRHDLLX0 CB_OK_reg (.C(clk_CB_LOGIC),
	.D(n35),
	.Q(CB_OK),
	.QN(n31),
	.RN(n30),
	.SD(n5),
	.SE(n5));
   SDFRRHDLLX0 AMP_MOD_reg_1_ (.C(clk_CB_LOGIC),
	.D(N52),
	.Q(AMP_MOD[1]),
	.QN(n29),
	.RN(n30),
	.SD(n5),
	.SE(n5));
   SDFRRHDLLX0 FST_DATA_reg (.C(clk_CB_LOGIC),
	.D(n36),
	.QN(n19),
	.RN(n30),
	.SD(n5),
	.SE(n5));
   SDFRRQHDLLX0 AMP_OUT_SV_reg (.C(clk_CB_LOGIC),
	.D(n37),
	.Q(AMP_OUT_SV),
	.RN(n30),
	.SD(n5),
	.SE(n5));
   SDFRRQHDLLX0 AMP_MOD_reg_0_ (.C(clk_CB_LOGIC),
	.D(N51),
	.Q(AMP_MOD[0]),
	.RN(n30),
	.SD(n5),
	.SE(n5));
   LOGIC0LVHDLL U3 (.Q(n5));
   INHDLLX0 U4 (.A(RST_N),
	.Q(n26));
   NO3HDLLX2 U5 (.A(n27),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[3]));
   NO2HDLLX1 U6 (.A(CH[0]),
	.B(n23),
	.Q(SW_CAN[0]));
   NO2HDLLX1 U7 (.A(CH[0]),
	.B(n22),
	.Q(SW_CAN[2]));
   AN21HDLLX1 U8 (.A(CH[1]),
	.B(n28),
	.C(n26),
	.Q(SW_ANO_N[2]));
   AN21HDLLX1 U9 (.A(CH[1]),
	.B(n25),
	.C(n26),
	.Q(SW_ANO_N[3]));
   NO3HDLLX2 U10 (.A(CH[1]),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[1]));
   NO3HDLLX2 U11 (.A(CH[0]),
	.B(n27),
	.C(n21),
	.Q(CB_CHNL[2]));
   INHDLLX0 U12 (.A(n32),
	.Q(n1));
   INHDLLX0 U13 (.A(n1),
	.Q(AZ_CLK));
   BUHDLLX0 U14 (.A(n33),
	.Q(AMP_ON));
   NO2HDLLX0 U15 (.A(n26),
	.B(n29),
	.Q(n33));
   NO3HDLLX2 U16 (.A(CH[1]),
	.B(CH[0]),
	.C(n21),
	.Q(CB_CHNL[0]));
   ON31HDLLX0 U17 (.A(n20),
	.B(n18),
	.C(n17),
	.D(n16),
	.Q(n37));
   NA2HDLLX0 U18 (.A(AMP_MOD[1]),
	.B(AMP_MOD[0]),
	.Q(n15));
   AN211HDLLX0 U19 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n19),
	.D(n15),
	.Q(n4));
   ON21HDLLX0 U20 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n4),
	.Q(n6));
   INHDLLX0 U21 (.A(CB_ON),
	.Q(n20));
   AN21HDLLX0 U22 (.A(n31),
	.B(n6),
	.C(n20),
	.Q(n35));
   AN21HDLLX0 U23 (.A(n19),
	.B(n15),
	.C(n20),
	.Q(n36));
   NA2HDLLX0 U24 (.A(n31),
	.B(CB_ON),
	.Q(n7));
   NO2HDLLX0 U25 (.A(AMP_MOD[0]),
	.B(n19),
	.Q(n10));
   AO211HDLLX0 U26 (.A(CB_OK),
	.B(n10),
	.C(n29),
	.D(n20),
	.Q(n8));
   ON21HDLLX0 U27 (.A(AMP_MOD[0]),
	.B(n7),
	.C(n8),
	.Q(N52));
   NO2HDLLX0 U28 (.A(AMP_MOD[0]),
	.B(n8),
	.Q(N51));
   INHDLLX0 U29 (.A(n26),
	.Q(n30));
   NA3HDLLX0 U30 (.A(n30),
	.B(n31),
	.C(CB_ON),
	.Q(n21));
   INHDLLX0 U31 (.A(CH[1]),
	.Q(n27));
   INHDLLX0 U32 (.A(CH[0]),
	.Q(n24));
   NA2HDLLX0 U33 (.A(AMP_MOD[0]),
	.B(n33),
	.Q(n32));
   INHDLLX0 U34 (.A(n32),
	.Q(AZ_CLK_N));
   INHDLLX0 U35 (.A(AMP_OUT_SV),
	.Q(n17));
   NO3HDLLX0 U36 (.A(ANO_STI),
	.B(CB_OK),
	.C(n17),
	.Q(n9));
   AN31HDLLX0 U37 (.A(n10),
	.B(n33),
	.C(n9),
	.D(CAN_STI),
	.Q(n13));
   NO2HDLLX0 U38 (.A(n13),
	.B(n26),
	.Q(n11));
   NA2HDLLX0 U39 (.A(CH[1]),
	.B(n11),
	.Q(n22));
   NA2HDLLX0 U40 (.A(n11),
	.B(n27),
	.Q(n23));
   NO3HDLLX0 U41 (.A(AMP_MOD[0]),
	.B(n19),
	.C(CB_OK),
	.Q(n12));
   AN32HDLLX0 U42 (.A(AMP_MOD[1]),
	.B(n13),
	.C(n12),
	.D(ANO_STI),
	.E(n13),
	.Q(n14));
   NO2HDLLX0 U43 (.A(n14),
	.B(n24),
	.Q(n25));
   NO2HDLLX0 U44 (.A(CH[0]),
	.B(n14),
	.Q(n28));
   NO3I2HDLLX0 U45 (.AN(n19),
	.BN(CB_ON),
	.C(n15),
	.Q(n18));
   NA2HDLLX0 U46 (.A(n18),
	.B(AMP_OUT),
	.Q(n16));
   NO2HDLLX1 U47 (.A(n24),
	.B(n22),
	.Q(SW_CAN[3]));
   NO2HDLLX1 U48 (.A(n24),
	.B(n23),
	.Q(SW_CAN[1]));
   AN21HDLLX1 U49 (.A(n25),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[1]));
   AN21HDLLX1 U50 (.A(n28),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[0]));
endmodule

module CB_Logic_2 (
	CH, 
	clk_CB_LOGIC, 
	RST_N, 
	AMP_OUT, 
	CB_ON, 
	CAN_STI, 
	ANO_STI, 
	AZ_CLK, 
	AZ_CLK_N, 
	AMP_ON, 
	CB_OK, 
	CB_CHNL, 
	SW_ANO_N, 
	SW_CAN);
   input [1:0] CH;
   input clk_CB_LOGIC;
   input RST_N;
   input AMP_OUT;
   input CB_ON;
   input CAN_STI;
   input ANO_STI;
   output AZ_CLK;
   output AZ_CLK_N;
   output AMP_ON;
   output CB_OK;
   output [3:0] CB_CHNL;
   output [3:0] SW_ANO_N;
   output [3:0] SW_CAN;

   // Internal wires
   wire n38;
   wire n39;
   wire AMP_OUT_SV;
   wire N51;
   wire N52;
   wire n1;
   wire n4;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire [1:0] AMP_MOD;

   SDFRRHDLLX1 CB_OK_reg (.C(clk_CB_LOGIC),
	.D(n34),
	.Q(CB_OK),
	.QN(n35),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRHDLLX0 AMP_MOD_reg_1_ (.C(clk_CB_LOGIC),
	.D(N52),
	.Q(AMP_MOD[1]),
	.QN(n29),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRHDLLX0 FST_DATA_reg (.C(clk_CB_LOGIC),
	.D(n33),
	.QN(n36),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRQHDLLX0 AMP_OUT_SV_reg (.C(clk_CB_LOGIC),
	.D(n32),
	.Q(AMP_OUT_SV),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRQHDLLX0 AMP_MOD_reg_0_ (.C(clk_CB_LOGIC),
	.D(N51),
	.Q(AMP_MOD[0]),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   LOGIC0LVHDLL U3 (.Q(n37));
   NO3HDLLX2 U4 (.A(n27),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[3]));
   NO2HDLLX1 U5 (.A(CH[0]),
	.B(n23),
	.Q(SW_CAN[0]));
   NO2HDLLX1 U6 (.A(CH[0]),
	.B(n22),
	.Q(SW_CAN[2]));
   AN21HDLLX1 U7 (.A(CH[1]),
	.B(n28),
	.C(n26),
	.Q(SW_ANO_N[2]));
   AN21HDLLX1 U8 (.A(CH[1]),
	.B(n25),
	.C(n26),
	.Q(SW_ANO_N[3]));
   NO3HDLLX2 U9 (.A(CH[1]),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[1]));
   NO3HDLLX2 U10 (.A(CH[0]),
	.B(n27),
	.C(n21),
	.Q(CB_CHNL[2]));
   INHDLLX0 U11 (.A(n38),
	.Q(n1));
   INHDLLX0 U12 (.A(n1),
	.Q(AZ_CLK));
   BUHDLLX0 U13 (.A(n39),
	.Q(AMP_ON));
   INHDLLX0 U14 (.A(RST_N),
	.Q(n26));
   NO2HDLLX0 U15 (.A(n26),
	.B(n29),
	.Q(n39));
   NO3HDLLX2 U16 (.A(CH[1]),
	.B(CH[0]),
	.C(n21),
	.Q(CB_CHNL[0]));
   NA2HDLLX0 U17 (.A(AMP_MOD[1]),
	.B(AMP_MOD[0]),
	.Q(n15));
   AN211HDLLX0 U18 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n36),
	.D(n15),
	.Q(n4));
   ON21HDLLX0 U19 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n4),
	.Q(n6));
   INHDLLX0 U20 (.A(CB_ON),
	.Q(n20));
   AN21HDLLX0 U21 (.A(n35),
	.B(n6),
	.C(n20),
	.Q(n34));
   AN21HDLLX0 U22 (.A(n36),
	.B(n15),
	.C(n20),
	.Q(n33));
   NA2HDLLX0 U23 (.A(n35),
	.B(CB_ON),
	.Q(n7));
   NO2HDLLX0 U24 (.A(AMP_MOD[0]),
	.B(n36),
	.Q(n10));
   AO211HDLLX0 U25 (.A(CB_OK),
	.B(n10),
	.C(n29),
	.D(n20),
	.Q(n8));
   ON21HDLLX0 U26 (.A(AMP_MOD[0]),
	.B(n7),
	.C(n8),
	.Q(N52));
   NO2HDLLX0 U27 (.A(AMP_MOD[0]),
	.B(n8),
	.Q(N51));
   INHDLLX0 U28 (.A(n26),
	.Q(n30));
   NA3HDLLX0 U29 (.A(n30),
	.B(n35),
	.C(CB_ON),
	.Q(n21));
   INHDLLX0 U30 (.A(CH[1]),
	.Q(n27));
   INHDLLX0 U31 (.A(CH[0]),
	.Q(n24));
   NA2HDLLX0 U32 (.A(AMP_MOD[0]),
	.B(n39),
	.Q(n38));
   INHDLLX0 U33 (.A(n38),
	.Q(AZ_CLK_N));
   INHDLLX0 U34 (.A(AMP_OUT_SV),
	.Q(n17));
   NO3HDLLX0 U35 (.A(ANO_STI),
	.B(CB_OK),
	.C(n17),
	.Q(n9));
   AN31HDLLX0 U36 (.A(n10),
	.B(n39),
	.C(n9),
	.D(CAN_STI),
	.Q(n13));
   NO2HDLLX0 U37 (.A(n13),
	.B(n26),
	.Q(n11));
   NA2HDLLX0 U38 (.A(CH[1]),
	.B(n11),
	.Q(n22));
   NA2HDLLX0 U39 (.A(n11),
	.B(n27),
	.Q(n23));
   NO3HDLLX0 U40 (.A(AMP_MOD[0]),
	.B(n36),
	.C(CB_OK),
	.Q(n12));
   AN32HDLLX0 U41 (.A(AMP_MOD[1]),
	.B(n13),
	.C(n12),
	.D(ANO_STI),
	.E(n13),
	.Q(n14));
   NO2HDLLX0 U42 (.A(n14),
	.B(n24),
	.Q(n25));
   NO2HDLLX0 U43 (.A(CH[0]),
	.B(n14),
	.Q(n28));
   NO3I2HDLLX0 U44 (.AN(n36),
	.BN(CB_ON),
	.C(n15),
	.Q(n18));
   NA2HDLLX0 U45 (.A(n18),
	.B(AMP_OUT),
	.Q(n16));
   ON31HDLLX0 U46 (.A(n20),
	.B(n18),
	.C(n17),
	.D(n16),
	.Q(n32));
   NO2HDLLX1 U47 (.A(n24),
	.B(n22),
	.Q(SW_CAN[3]));
   NO2HDLLX1 U48 (.A(n24),
	.B(n23),
	.Q(SW_CAN[1]));
   AN21HDLLX1 U49 (.A(n25),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[1]));
   AN21HDLLX1 U50 (.A(n28),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[0]));
endmodule

module CB_Logic_1 (
	CH, 
	clk_CB_LOGIC, 
	RST_N, 
	AMP_OUT, 
	CB_ON, 
	CAN_STI, 
	ANO_STI, 
	AZ_CLK, 
	AZ_CLK_N, 
	AMP_ON, 
	CB_OK, 
	CB_CHNL, 
	SW_ANO_N, 
	SW_CAN);
   input [1:0] CH;
   input clk_CB_LOGIC;
   input RST_N;
   input AMP_OUT;
   input CB_ON;
   input CAN_STI;
   input ANO_STI;
   output AZ_CLK;
   output AZ_CLK_N;
   output AMP_ON;
   output CB_OK;
   output [3:0] CB_CHNL;
   output [3:0] SW_ANO_N;
   output [3:0] SW_CAN;

   // Internal wires
   wire n38;
   wire n39;
   wire AMP_OUT_SV;
   wire N51;
   wire N52;
   wire n1;
   wire n4;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire [1:0] AMP_MOD;

   SDFRRHDLLX0 CB_OK_reg (.C(clk_CB_LOGIC),
	.D(n34),
	.Q(CB_OK),
	.QN(n35),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRHDLLX0 AMP_MOD_reg_1_ (.C(clk_CB_LOGIC),
	.D(N52),
	.Q(AMP_MOD[1]),
	.QN(n29),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRHDLLX0 FST_DATA_reg (.C(clk_CB_LOGIC),
	.D(n33),
	.QN(n36),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRQHDLLX0 AMP_OUT_SV_reg (.C(clk_CB_LOGIC),
	.D(n32),
	.Q(AMP_OUT_SV),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRQHDLLX0 AMP_MOD_reg_0_ (.C(clk_CB_LOGIC),
	.D(N51),
	.Q(AMP_MOD[0]),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   LOGIC0LVHDLL U3 (.Q(n37));
   NO3HDLLX2 U4 (.A(n27),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[3]));
   NO2HDLLX1 U5 (.A(CH[0]),
	.B(n23),
	.Q(SW_CAN[0]));
   NO2HDLLX1 U6 (.A(CH[0]),
	.B(n22),
	.Q(SW_CAN[2]));
   AN21HDLLX1 U7 (.A(CH[1]),
	.B(n28),
	.C(n26),
	.Q(SW_ANO_N[2]));
   AN21HDLLX1 U8 (.A(CH[1]),
	.B(n25),
	.C(n26),
	.Q(SW_ANO_N[3]));
   NO3HDLLX2 U9 (.A(CH[1]),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[1]));
   NO3HDLLX2 U10 (.A(CH[0]),
	.B(n27),
	.C(n21),
	.Q(CB_CHNL[2]));
   INHDLLX0 U11 (.A(n38),
	.Q(n1));
   INHDLLX0 U12 (.A(n1),
	.Q(AZ_CLK));
   BUHDLLX0 U13 (.A(n39),
	.Q(AMP_ON));
   INHDLLX0 U14 (.A(RST_N),
	.Q(n26));
   NO2HDLLX0 U15 (.A(n26),
	.B(n29),
	.Q(n39));
   NO3HDLLX2 U16 (.A(CH[1]),
	.B(CH[0]),
	.C(n21),
	.Q(CB_CHNL[0]));
   ON31HDLLX0 U17 (.A(n20),
	.B(n18),
	.C(n17),
	.D(n16),
	.Q(n32));
   NA2HDLLX0 U18 (.A(AMP_MOD[1]),
	.B(AMP_MOD[0]),
	.Q(n15));
   INHDLLX0 U19 (.A(CB_ON),
	.Q(n20));
   AN21HDLLX0 U20 (.A(n36),
	.B(n15),
	.C(n20),
	.Q(n33));
   AN211HDLLX0 U21 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n36),
	.D(n15),
	.Q(n4));
   ON21HDLLX0 U22 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n4),
	.Q(n6));
   AN21HDLLX0 U23 (.A(n35),
	.B(n6),
	.C(n20),
	.Q(n34));
   NA2HDLLX0 U24 (.A(n35),
	.B(CB_ON),
	.Q(n7));
   NO2HDLLX0 U25 (.A(AMP_MOD[0]),
	.B(n36),
	.Q(n10));
   AO211HDLLX0 U26 (.A(CB_OK),
	.B(n10),
	.C(n29),
	.D(n20),
	.Q(n8));
   ON21HDLLX0 U27 (.A(AMP_MOD[0]),
	.B(n7),
	.C(n8),
	.Q(N52));
   NO2HDLLX0 U28 (.A(AMP_MOD[0]),
	.B(n8),
	.Q(N51));
   INHDLLX0 U29 (.A(n26),
	.Q(n30));
   INHDLLX0 U30 (.A(CH[1]),
	.Q(n27));
   NA3HDLLX0 U31 (.A(n30),
	.B(n35),
	.C(CB_ON),
	.Q(n21));
   INHDLLX0 U32 (.A(CH[0]),
	.Q(n24));
   NA2HDLLX0 U33 (.A(AMP_MOD[0]),
	.B(n39),
	.Q(n38));
   INHDLLX0 U34 (.A(n38),
	.Q(AZ_CLK_N));
   INHDLLX0 U35 (.A(AMP_OUT_SV),
	.Q(n17));
   NO3HDLLX0 U36 (.A(ANO_STI),
	.B(CB_OK),
	.C(n17),
	.Q(n9));
   AN31HDLLX0 U37 (.A(n10),
	.B(n39),
	.C(n9),
	.D(CAN_STI),
	.Q(n13));
   NO2HDLLX0 U38 (.A(n13),
	.B(n26),
	.Q(n11));
   NA2HDLLX0 U39 (.A(CH[1]),
	.B(n11),
	.Q(n22));
   NA2HDLLX0 U40 (.A(n11),
	.B(n27),
	.Q(n23));
   NO3HDLLX0 U41 (.A(AMP_MOD[0]),
	.B(n36),
	.C(CB_OK),
	.Q(n12));
   AN32HDLLX0 U42 (.A(AMP_MOD[1]),
	.B(n13),
	.C(n12),
	.D(ANO_STI),
	.E(n13),
	.Q(n14));
   NO2HDLLX0 U43 (.A(n14),
	.B(n24),
	.Q(n25));
   NO2HDLLX0 U44 (.A(CH[0]),
	.B(n14),
	.Q(n28));
   NO3I2HDLLX0 U45 (.AN(n36),
	.BN(CB_ON),
	.C(n15),
	.Q(n18));
   NA2HDLLX0 U46 (.A(n18),
	.B(AMP_OUT),
	.Q(n16));
   NO2HDLLX1 U47 (.A(n24),
	.B(n22),
	.Q(SW_CAN[3]));
   NO2HDLLX1 U48 (.A(n24),
	.B(n23),
	.Q(SW_CAN[1]));
   AN21HDLLX1 U49 (.A(n25),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[1]));
   AN21HDLLX1 U50 (.A(n28),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[0]));
endmodule

module CB_Logic_0 (
	CH, 
	clk_CB_LOGIC, 
	RST_N, 
	AMP_OUT, 
	CB_ON, 
	CAN_STI, 
	ANO_STI, 
	AZ_CLK, 
	AZ_CLK_N, 
	AMP_ON, 
	CB_OK, 
	CB_CHNL, 
	SW_ANO_N, 
	SW_CAN);
   input [1:0] CH;
   input clk_CB_LOGIC;
   input RST_N;
   input AMP_OUT;
   input CB_ON;
   input CAN_STI;
   input ANO_STI;
   output AZ_CLK;
   output AZ_CLK_N;
   output AMP_ON;
   output CB_OK;
   output [3:0] CB_CHNL;
   output [3:0] SW_ANO_N;
   output [3:0] SW_CAN;

   // Internal wires
   wire n38;
   wire n39;
   wire AMP_OUT_SV;
   wire N51;
   wire N52;
   wire n1;
   wire n4;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire [1:0] AMP_MOD;

   SDFRRHDLLX0 CB_OK_reg (.C(clk_CB_LOGIC),
	.D(n34),
	.Q(CB_OK),
	.QN(n35),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRHDLLX0 AMP_MOD_reg_1_ (.C(clk_CB_LOGIC),
	.D(N52),
	.Q(AMP_MOD[1]),
	.QN(n29),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRHDLLX0 FST_DATA_reg (.C(clk_CB_LOGIC),
	.D(n33),
	.QN(n36),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRQHDLLX0 AMP_OUT_SV_reg (.C(clk_CB_LOGIC),
	.D(n32),
	.Q(AMP_OUT_SV),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   SDFRRQHDLLX0 AMP_MOD_reg_0_ (.C(clk_CB_LOGIC),
	.D(N51),
	.Q(AMP_MOD[0]),
	.RN(n30),
	.SD(n37),
	.SE(n37));
   LOGIC0LVHDLL U3 (.Q(n37));
   NO3HDLLX2 U4 (.A(n27),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[3]));
   NO2HDLLX1 U5 (.A(CH[0]),
	.B(n23),
	.Q(SW_CAN[0]));
   NO2HDLLX1 U6 (.A(CH[0]),
	.B(n22),
	.Q(SW_CAN[2]));
   AN21HDLLX1 U7 (.A(CH[1]),
	.B(n28),
	.C(n26),
	.Q(SW_ANO_N[2]));
   AN21HDLLX1 U8 (.A(CH[1]),
	.B(n25),
	.C(n26),
	.Q(SW_ANO_N[3]));
   NO3HDLLX2 U9 (.A(CH[1]),
	.B(n24),
	.C(n21),
	.Q(CB_CHNL[1]));
   NO3HDLLX2 U10 (.A(CH[0]),
	.B(n27),
	.C(n21),
	.Q(CB_CHNL[2]));
   INHDLLX0 U11 (.A(n38),
	.Q(n1));
   INHDLLX0 U12 (.A(n1),
	.Q(AZ_CLK));
   BUHDLLX0 U13 (.A(n39),
	.Q(AMP_ON));
   INHDLLX0 U14 (.A(RST_N),
	.Q(n26));
   NO2HDLLX0 U15 (.A(n26),
	.B(n29),
	.Q(n39));
   NO3HDLLX2 U16 (.A(CH[1]),
	.B(CH[0]),
	.C(n21),
	.Q(CB_CHNL[0]));
   NO2HDLLX0 U17 (.A(n13),
	.B(n26),
	.Q(n11));
   NA2HDLLX0 U18 (.A(AMP_MOD[1]),
	.B(AMP_MOD[0]),
	.Q(n15));
   INHDLLX0 U19 (.A(CB_ON),
	.Q(n20));
   AN21HDLLX0 U20 (.A(n36),
	.B(n15),
	.C(n20),
	.Q(n33));
   AN211HDLLX0 U21 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n36),
	.D(n15),
	.Q(n4));
   ON21HDLLX0 U22 (.A(AMP_OUT),
	.B(AMP_OUT_SV),
	.C(n4),
	.Q(n6));
   AN21HDLLX0 U23 (.A(n35),
	.B(n6),
	.C(n20),
	.Q(n34));
   NA2HDLLX0 U24 (.A(n35),
	.B(CB_ON),
	.Q(n7));
   NO2HDLLX0 U25 (.A(AMP_MOD[0]),
	.B(n36),
	.Q(n10));
   AO211HDLLX0 U26 (.A(CB_OK),
	.B(n10),
	.C(n29),
	.D(n20),
	.Q(n8));
   ON21HDLLX0 U27 (.A(AMP_MOD[0]),
	.B(n7),
	.C(n8),
	.Q(N52));
   NO2HDLLX0 U28 (.A(AMP_MOD[0]),
	.B(n8),
	.Q(N51));
   INHDLLX0 U29 (.A(n26),
	.Q(n30));
   NA3HDLLX0 U30 (.A(n30),
	.B(n35),
	.C(CB_ON),
	.Q(n21));
   INHDLLX0 U31 (.A(CH[1]),
	.Q(n27));
   INHDLLX0 U32 (.A(CH[0]),
	.Q(n24));
   NA2HDLLX0 U33 (.A(AMP_MOD[0]),
	.B(n39),
	.Q(n38));
   INHDLLX0 U34 (.A(n38),
	.Q(AZ_CLK_N));
   INHDLLX0 U35 (.A(AMP_OUT_SV),
	.Q(n17));
   NO3HDLLX0 U36 (.A(ANO_STI),
	.B(CB_OK),
	.C(n17),
	.Q(n9));
   AN31HDLLX0 U37 (.A(n10),
	.B(n39),
	.C(n9),
	.D(CAN_STI),
	.Q(n13));
   NA2HDLLX0 U38 (.A(CH[1]),
	.B(n11),
	.Q(n22));
   NA2HDLLX0 U39 (.A(n11),
	.B(n27),
	.Q(n23));
   NO3HDLLX0 U40 (.A(AMP_MOD[0]),
	.B(n36),
	.C(CB_OK),
	.Q(n12));
   AN32HDLLX0 U41 (.A(AMP_MOD[1]),
	.B(n13),
	.C(n12),
	.D(ANO_STI),
	.E(n13),
	.Q(n14));
   NO2HDLLX0 U42 (.A(n14),
	.B(n24),
	.Q(n25));
   NO2HDLLX0 U43 (.A(CH[0]),
	.B(n14),
	.Q(n28));
   NO3I2HDLLX0 U44 (.AN(n36),
	.BN(CB_ON),
	.C(n15),
	.Q(n18));
   NA2HDLLX0 U45 (.A(n18),
	.B(AMP_OUT),
	.Q(n16));
   ON31HDLLX0 U46 (.A(n20),
	.B(n18),
	.C(n17),
	.D(n16),
	.Q(n32));
   NO2HDLLX1 U47 (.A(n24),
	.B(n22),
	.Q(SW_CAN[3]));
   NO2HDLLX1 U48 (.A(n24),
	.B(n23),
	.Q(SW_CAN[1]));
   AN21HDLLX1 U49 (.A(n25),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[1]));
   AN21HDLLX1 U50 (.A(n28),
	.B(n27),
	.C(n26),
	.Q(SW_ANO_N[0]));
endmodule

module BLOCK_DIGITAL (
	clk_3p2M, 
	rst_n, 
	data_in, 
	addr, 
	code, 
	reg_map_addr, 
	data_out, 
	Rec_0, 
	Rec_1, 
	Rec_2, 
	Rec_3, 
	STIM_AMP_0, 
	STIM_AMP_1, 
	STIM_AMP_2, 
	STIM_AMP_3, 
	OFF_STIM_0, 
	OFF_STIM_1, 
	OFF_STIM_2, 
	OFF_STIM_3, 
	CB_CHNL_0, 
	CB_CHNL_1, 
	CB_CHNL_2, 
	CB_CHNL_3, 
	SW_ANO_N_0, 
	SW_ANO_N_1, 
	SW_ANO_N_2, 
	SW_ANO_N_3, 
	SW_CAN_0, 
	SW_CAN_1, 
	SW_CAN_2, 
	SW_CAN_3, 
	AZ_CLK_0, 
	AZ_CLK_1, 
	AZ_CLK_2, 
	AZ_CLK_3, 
	AZ_CLK_N_0, 
	AZ_CLK_N_1, 
	AZ_CLK_N_2, 
	AZ_CLK_N_3, 
	AMP_ON_0, 
	AMP_ON_1, 
	AMP_ON_2, 
	AMP_ON_3, 
	AMP_OUT_0, 
	AMP_OUT_1, 
	AMP_OUT_2, 
	AMP_OUT_3, 
	AMP_X50_0, 
	AMP_X50_1, 
	AMP_X50_2, 
	AMP_X50_3, 
	elec_mux, 
	D_HP, 
	data_from_pre, 
	data_to_post, 
	COMP, 
	SAMP, 
	SAMP_analog, 
	WP0, 
	WP1, 
	WP2, 
	WP3);
   input clk_3p2M;
   input rst_n;
   input [15:0] data_in;
   input [9:0] addr;
   input [5:0] code;
   input [7:0] reg_map_addr;
   inout [15:0] data_out;
   output [11:0] Rec_0;
   output [11:0] Rec_1;
   output [11:0] Rec_2;
   output [11:0] Rec_3;
   output [8:0] STIM_AMP_0;
   output [8:0] STIM_AMP_1;
   output [8:0] STIM_AMP_2;
   output [8:0] STIM_AMP_3;
   output OFF_STIM_0;
   output OFF_STIM_1;
   output OFF_STIM_2;
   output OFF_STIM_3;
   output [3:0] CB_CHNL_0;
   output [3:0] CB_CHNL_1;
   output [3:0] CB_CHNL_2;
   output [3:0] CB_CHNL_3;
   output [3:0] SW_ANO_N_0;
   output [3:0] SW_ANO_N_1;
   output [3:0] SW_ANO_N_2;
   output [3:0] SW_ANO_N_3;
   output [3:0] SW_CAN_0;
   output [3:0] SW_CAN_1;
   output [3:0] SW_CAN_2;
   output [3:0] SW_CAN_3;
   output AZ_CLK_0;
   output AZ_CLK_1;
   output AZ_CLK_2;
   output AZ_CLK_3;
   output AZ_CLK_N_0;
   output AZ_CLK_N_1;
   output AZ_CLK_N_2;
   output AZ_CLK_N_3;
   output AMP_ON_0;
   output AMP_ON_1;
   output AMP_ON_2;
   output AMP_ON_3;
   input AMP_OUT_0;
   input AMP_OUT_1;
   input AMP_OUT_2;
   input AMP_OUT_3;
   output AMP_X50_0;
   output AMP_X50_1;
   output AMP_X50_2;
   output AMP_X50_3;
   output [15:0] elec_mux;
   output [3:0] D_HP;
   input [12:0] data_from_pre;
   output [12:0] data_to_post;
   input [3:0] COMP;
   output SAMP;
   output SAMP_analog;
   output [11:0] WP0;
   output [11:0] WP1;
   output [11:0] WP2;
   output [11:0] WP3;

   // Internal wires
   wire FE_PHN44_n47;
   wire FE_PDN35_n28;
   wire FE_PDN34_n40;
   wire FE_PDN30_n25;
   wire FE_PDN27_n37;
   wire FE_PDN25_n39;
   wire FE_PDN23_STIM_AMP_2_0;
   wire FE_PDN21_POL_3_0;
   wire FE_PDN20_elec_sel_3_1;
   wire FE_PDN19_elec_sel_3_0;
   wire FE_PDN18_POL_1_0;
   wire FE_PDN16_AMP_OUT_2;
   wire FE_PDN14_OFF_STIM_3;
   wire FE_PDN12_OFF_STIM_1;
   wire FE_PDN11_AMP_OUT_0;
   wire FE_PDN9_elec_sel_1_1;
   wire FE_PDN8_CB_OK_3;
   wire FE_PDN6_COMP_1;
   wire FE_PDN3_COMP_2;
   wire FE_PDN2_COMP_0;
   wire FE_PDN0_n46;
   wire CTS_4;
   wire CTS_3;
   wire CTS_2;
   wire CTS_1;
   wire n47;
   wire rst_syn_n;
   wire CB_ON_0;
   wire CB_ON_1;
   wire CB_ON_2;
   wire CB_ON_3;
   wire CB_OK_0;
   wire CB_OK_1;
   wire CB_OK_2;
   wire CB_OK_3;
   wire clk_CB_LOGIC;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire [11:0] data_from_adc0;
   wire [11:0] data_from_adc1;
   wire [11:0] data_from_adc2;
   wire [11:0] data_from_adc3;
   wire [1:0] elec_sel_0;
   wire [1:0] elec_sel_1;
   wire [1:0] elec_sel_2;
   wire [1:0] elec_sel_3;
   wire [1:0] POL_0;
   wire [1:0] POL_1;
   wire [1:0] POL_2;
   wire [1:0] POL_3;
   wire [1:0] SAMP_RATE_MUX;

   BUHDLLX0 FE_PDC35_n28 (.A(n28),
	.Q(FE_PDN35_n28));
   BUHDLLX0 FE_PDC34_n40 (.A(n40),
	.Q(FE_PDN34_n40));
   BUHDLLX1 FE_PDC30_n25 (.A(n25),
	.Q(FE_PDN30_n25));
   BUHDLLX1 FE_PDC27_n37 (.A(n37),
	.Q(FE_PDN27_n37));
   BUHDLLX1 FE_PDC25_n39 (.A(n39),
	.Q(FE_PDN25_n39));
   BUHDLLX1 FE_PDC24_STIM_AMP_2_0 (.A(FE_PDN23_STIM_AMP_2_0),
	.Q(STIM_AMP_2[0]));
   BUHDLLX1 FE_PDC21_POL_3_0 (.A(POL_3[0]),
	.Q(FE_PDN21_POL_3_0));
   BUHDLLX1 FE_PDC20_elec_sel_3_1 (.A(elec_sel_3[1]),
	.Q(FE_PDN20_elec_sel_3_1));
   BUHDLLX1 FE_PDC19_elec_sel_3_0 (.A(elec_sel_3[0]),
	.Q(FE_PDN19_elec_sel_3_0));
   BUHDLLX1 FE_PDC18_POL_1_0 (.A(POL_1[0]),
	.Q(FE_PDN18_POL_1_0));
   BUHDLLX1 FE_PDC16_AMP_OUT_2 (.A(AMP_OUT_2),
	.Q(FE_PDN16_AMP_OUT_2));
   BUHDLLX1 FE_PDC15_OFF_STIM_3 (.A(FE_PDN14_OFF_STIM_3),
	.Q(OFF_STIM_3));
   BUHDLLX1 FE_PDC13_OFF_STIM_1 (.A(FE_PDN12_OFF_STIM_1),
	.Q(OFF_STIM_1));
   BUHDLLX1 FE_PDC11_AMP_OUT_0 (.A(AMP_OUT_0),
	.Q(FE_PDN11_AMP_OUT_0));
   BUHDLLX1 FE_PDC9_elec_sel_1_1 (.A(elec_sel_1[1]),
	.Q(FE_PDN9_elec_sel_1_1));
   BUHDLLX1 FE_PDC8_CB_OK_3 (.A(CB_OK_3),
	.Q(FE_PDN8_CB_OK_3));
   BUHDLLX1 FE_PDC6_COMP_1 (.A(COMP[1]),
	.Q(FE_PDN6_COMP_1));
   BUHDLLX1 FE_PDC3_COMP_2 (.A(COMP[2]),
	.Q(FE_PDN3_COMP_2));
   BUHDLLX2 FE_PDC2_COMP_0 (.A(COMP[0]),
	.Q(FE_PDN2_COMP_0));
   BUHDLLX1 FE_PDC0_n46 (.A(n46),
	.Q(FE_PDN0_n46));
   BUHDLLX4 CTS_cdb_buf_00052 (.A(CTS_2),
	.Q(CTS_1));
   BUHDLLX1 CTS_ccl_a_buf_00014 (.A(CTS_3),
	.Q(CTS_2));
   BUHDLLX12 CTS_ccd_buf_00017 (.A(CTS_4),
	.Q(CTS_3));
   BUHDLLX3 CTS_ccd_buf_00020 (.A(clk_3p2M),
	.Q(CTS_4));
   RST_N_SYN rst_n_syn (.rst_n(rst_n),
	.rst_syn_n(rst_syn_n),
	.clk_sys(CTS_1));
   FSM_BLOCK fsm_block (.clk(clk_3p2M),
	.rst_n(n46),
	.data_in({ data_in[15],
		n7,
		n5,
		n3,
		FE_PDN30_n25,
		n23,
		n21,
		n19,
		n17,
		n29,
		n27,
		n33,
		n35,
		n41,
		FE_PDN25_n39,
		FE_PDN27_n37 }),
	.addr({ addr[9],
		addr[8],
		addr[7],
		addr[6],
		addr[5],
		addr[4],
		addr[3],
		addr[2],
		n15,
		n31 }),
	.code({ n11,
		n13,
		n45,
		n9,
		code[1],
		n43 }),
	.data_out(data_out),
	.reg_map_addr(reg_map_addr),
	.SAMP_RATE_MUX(SAMP_RATE_MUX),
	.adc_ready(FE_PHN44_n47),
	.data_from_adc0(data_from_adc0),
	.data_from_adc1(data_from_adc1),
	.data_from_adc2(data_from_adc2),
	.data_from_adc3(data_from_adc3),
	.data_from_pre(data_from_pre),
	.data_to_post(data_to_post),
	.Rec_0(Rec_0),
	.Rec_1(Rec_1),
	.Rec_2(Rec_2),
	.Rec_3(Rec_3),
	.elec_sel_0(elec_sel_0),
	.elec_sel_1(elec_sel_1),
	.elec_sel_2(elec_sel_2),
	.elec_sel_3(elec_sel_3),
	.POL_0(POL_0),
	.POL_1(POL_1),
	.POL_2(POL_2),
	.POL_3(POL_3),
	.CB_ON_0(CB_ON_0),
	.CB_ON_1(CB_ON_1),
	.CB_ON_2(CB_ON_2),
	.CB_ON_3(CB_ON_3),
	.CB_OK_0(CB_OK_0),
	.CB_OK_1(CB_OK_1),
	.CB_OK_2(CB_OK_2),
	.CB_OK_3(FE_PDN8_CB_OK_3),
	.STIM_AMP_0(STIM_AMP_0),
	.STIM_AMP_1(STIM_AMP_1),
	.STIM_AMP_2({ STIM_AMP_2[8],
		STIM_AMP_2[7],
		STIM_AMP_2[6],
		STIM_AMP_2[5],
		STIM_AMP_2[4],
		STIM_AMP_2[3],
		STIM_AMP_2[2],
		STIM_AMP_2[1],
		FE_PDN23_STIM_AMP_2_0 }),
	.STIM_AMP_3(STIM_AMP_3),
	.OFF_STIM_0(OFF_STIM_0),
	.OFF_STIM_1(FE_PDN12_OFF_STIM_1),
	.OFF_STIM_2(OFF_STIM_2),
	.OFF_STIM_3(FE_PDN14_OFF_STIM_3),
	.AMP_X50_0(AMP_X50_0),
	.AMP_X50_1(AMP_X50_1),
	.AMP_X50_2(AMP_X50_2),
	.AMP_X50_3(AMP_X50_3),
	.elec_mux(elec_mux),
	.D_HP(D_HP),
	.clk_CB_LOGIC(clk_CB_LOGIC),
	.clk_clone1(CTS_1),
	.clk_clone2(CTS_3),
	.clk_clone3(CTS_4),
	.p1(FE_PDN0_n46));
   CB_Logic_3 CB_Logic_i0 (.CH(elec_sel_0),
	.clk_CB_LOGIC(clk_CB_LOGIC),
	.RST_N(FE_PDN0_n46),
	.AMP_OUT(FE_PDN11_AMP_OUT_0),
	.CB_ON(CB_ON_0),
	.CAN_STI(POL_0[0]),
	.ANO_STI(POL_0[1]),
	.AZ_CLK(AZ_CLK_0),
	.AZ_CLK_N(AZ_CLK_N_0),
	.AMP_ON(AMP_ON_0),
	.CB_OK(CB_OK_0),
	.CB_CHNL(CB_CHNL_0),
	.SW_ANO_N(SW_ANO_N_0),
	.SW_CAN(SW_CAN_0));
   CB_Logic_2 CB_Logic_i1 (.CH({ FE_PDN9_elec_sel_1_1,
		elec_sel_1[0] }),
	.clk_CB_LOGIC(clk_CB_LOGIC),
	.RST_N(FE_PDN0_n46),
	.AMP_OUT(AMP_OUT_1),
	.CB_ON(CB_ON_1),
	.CAN_STI(FE_PDN18_POL_1_0),
	.ANO_STI(POL_1[1]),
	.AZ_CLK(AZ_CLK_1),
	.AZ_CLK_N(AZ_CLK_N_1),
	.AMP_ON(AMP_ON_1),
	.CB_OK(CB_OK_1),
	.CB_CHNL(CB_CHNL_1),
	.SW_ANO_N(SW_ANO_N_1),
	.SW_CAN(SW_CAN_1));
   CB_Logic_1 CB_Logic_i2 (.CH(elec_sel_2),
	.clk_CB_LOGIC(clk_CB_LOGIC),
	.RST_N(FE_PDN0_n46),
	.AMP_OUT(FE_PDN16_AMP_OUT_2),
	.CB_ON(CB_ON_2),
	.CAN_STI(POL_2[0]),
	.ANO_STI(POL_2[1]),
	.AZ_CLK(AZ_CLK_2),
	.AZ_CLK_N(AZ_CLK_N_2),
	.AMP_ON(AMP_ON_2),
	.CB_OK(CB_OK_2),
	.CB_CHNL(CB_CHNL_2),
	.SW_ANO_N(SW_ANO_N_2),
	.SW_CAN(SW_CAN_2));
   CB_Logic_0 CB_Logic_i3 (.CH({ FE_PDN20_elec_sel_3_1,
		FE_PDN19_elec_sel_3_0 }),
	.clk_CB_LOGIC(clk_CB_LOGIC),
	.RST_N(FE_PDN0_n46),
	.AMP_OUT(AMP_OUT_3),
	.CB_ON(CB_ON_3),
	.CAN_STI(FE_PDN21_POL_3_0),
	.ANO_STI(POL_3[1]),
	.AZ_CLK(AZ_CLK_3),
	.AZ_CLK_N(AZ_CLK_N_3),
	.AMP_ON(AMP_ON_3),
	.CB_OK(CB_OK_3),
	.CB_CHNL(CB_CHNL_3),
	.SW_ANO_N(SW_ANO_N_3),
	.SW_CAN(SW_CAN_3));
   sar_adc_logic_12bit_v4_single_input_v2_x4 sar_adc_logic (.D0(data_from_adc0),
	.D1(data_from_adc1),
	.D2(data_from_adc2),
	.D3(data_from_adc3),
	.DR(n47),
	.SAMP_analog(SAMP_analog),
	.WP0(WP0),
	.WP1(WP1),
	.WP2(WP2),
	.WP3(WP3),
	.COMP({ COMP[3],
		FE_PDN3_COMP_2,
		FE_PDN6_COMP_1,
		FE_PDN2_COMP_0 }),
	.RSTN(n46),
	.SAMP_RATE_MUX(SAMP_RATE_MUX),
	.CLK(CTS_1),
	.CLK_clone1(CTS_3),
	.p1(FE_PDN0_n46),
	.p2(FE_PHN44_n47));
   BUHDLLX0 U1 (.A(n47),
	.Q(SAMP));
   INHDLLX0 U2 (.A(data_in[12]),
	.Q(n2));
   INHDLLX0 U3 (.A(n2),
	.Q(n3));
   INHDLLX0 U4 (.A(data_in[13]),
	.Q(n4));
   INHDLLX0 U5 (.A(n4),
	.Q(n5));
   INHDLLX0 U6 (.A(data_in[14]),
	.Q(n6));
   INHDLLX0 U7 (.A(n6),
	.Q(n7));
   INHDLLX0 U8 (.A(code[2]),
	.Q(n8));
   INHDLLX0 U9 (.A(n8),
	.Q(n9));
   INHDLLX0 U10 (.A(code[5]),
	.Q(n10));
   INHDLLX0 U11 (.A(n10),
	.Q(n11));
   INHDLLX0 U12 (.A(code[4]),
	.Q(n12));
   INHDLLX0 U13 (.A(n12),
	.Q(n13));
   INHDLLX0 U14 (.A(addr[1]),
	.Q(n14));
   INHDLLX0 U15 (.A(n14),
	.Q(n15));
   INHDLLX0 U16 (.A(data_in[7]),
	.Q(n16));
   INHDLLX0 U17 (.A(n16),
	.Q(n17));
   INHDLLX0 U18 (.A(data_in[8]),
	.Q(n18));
   INHDLLX0 U19 (.A(n18),
	.Q(n19));
   INHDLLX0 U20 (.A(data_in[9]),
	.Q(n20));
   INHDLLX0 U21 (.A(n20),
	.Q(n21));
   INHDLLX0 U22 (.A(data_in[10]),
	.Q(n22));
   INHDLLX0 U23 (.A(n22),
	.Q(n23));
   INHDLLX0 U24 (.A(data_in[11]),
	.Q(n24));
   INHDLLX0 U25 (.A(n24),
	.Q(n25));
   INHDLLX0 U26 (.A(data_in[5]),
	.Q(n26));
   INHDLLX0 U27 (.A(n26),
	.Q(n27));
   INHDLLX0 U28 (.A(data_in[6]),
	.Q(n28));
   INHDLLX1 U29 (.A(FE_PDN35_n28),
	.Q(n29));
   INHDLLX0 U30 (.A(addr[0]),
	.Q(n30));
   INHDLLX0 U31 (.A(n30),
	.Q(n31));
   INHDLLX0 U32 (.A(data_in[4]),
	.Q(n32));
   INHDLLX0 U33 (.A(n32),
	.Q(n33));
   INHDLLX0 U34 (.A(data_in[3]),
	.Q(n34));
   INHDLLX0 U35 (.A(n34),
	.Q(n35));
   INHDLLX0 U36 (.A(data_in[0]),
	.Q(n36));
   INHDLLX0 U37 (.A(n36),
	.Q(n37));
   INHDLLX0 U38 (.A(data_in[1]),
	.Q(n38));
   INHDLLX0 U39 (.A(n38),
	.Q(n39));
   INHDLLX0 U40 (.A(data_in[2]),
	.Q(n40));
   INHDLLX1 U41 (.A(FE_PDN34_n40),
	.Q(n41));
   INHDLLX0 U42 (.A(code[0]),
	.Q(n42));
   INHDLLX0 U43 (.A(n42),
	.Q(n43));
   INHDLLX0 U44 (.A(code[3]),
	.Q(n44));
   INHDLLX0 U45 (.A(n44),
	.Q(n45));
   BUHDLLX1 U46 (.A(rst_syn_n),
	.Q(n46));
endmodule

