# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ADC_AFE_ISERDESE3_KRIA2.srcs/sim_1/new/kriaSimulation.vhd" \

# Do not sort compile order
nosort
