##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_115200_IntClock
		4.3::Critical Path Report for UART_230400_IntClock
		4.4::Critical Path Report for UART_460800_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
		5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
		5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
		5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyBUS_CLK                      | Frequency: 38.89 MHz  | Target: 48.00 MHz  | 
Clock: CyDividedClock                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 48.00 MHz  | 
Clock: UART_115200_IntClock           | Frequency: 47.45 MHz  | Target: 0.92 MHz   | 
Clock: UART_230400_IntClock           | Frequency: 51.30 MHz  | Target: 1.85 MHz   | 
Clock: UART_460800_IntClock           | Frequency: 38.89 MHz  | Target: 3.69 MHz   | 
Clock: timer_clock                    | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)    | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock_2                  | N/A                   | Target: 0.10 MHz   | 
Clock: timer_clock_2(fixed-function)  | N/A                   | Target: 0.10 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_115200_IntClock  20833.3          -241        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_230400_IntClock  20833.3          1342        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_460800_IntClock  20833.3          -4882       N/A              N/A         N/A              N/A         N/A              N/A         
UART_115200_IntClock  UART_115200_IntClock  1.08333e+006     1062458     N/A              N/A         N/A              N/A         N/A              N/A         
UART_230400_IntClock  UART_230400_IntClock  541667           522736      N/A              N/A         N/A              N/A         N/A              N/A         
UART_460800_IntClock  UART_460800_IntClock  270833           249032      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                     Setup to Clk  Clock Name:Phase        
----------------------------  ------------  ----------------------  
CTest_RS485_QUAD_RX(0)_PAD    30508         UART_460800_IntClock:R  
CTest_RS485_RELAY_RX(0)_PAD   28266         UART_230400_IntClock:R  
CTest_USB_DEBUG_RX(0)_PAD     28578         UART_115200_IntClock:R  
QUAD_DATA_1(0)_PAD            32388         UART_460800_IntClock:R  
QUAD_DATA_2(0)_PAD            32418         UART_460800_IntClock:R  
QUAD_DATA_3(0)_PAD            34519         UART_460800_IntClock:R  
QUAD_DATA_4(0)_PAD            34270         UART_460800_IntClock:R  
QUAD_DATA_5(0)_PAD            33848         UART_460800_IntClock:R  
QUAD_DATA_6(0)_PAD            33894         UART_460800_IntClock:R  
QUAD_DATA_7(0)_PAD            33257         UART_460800_IntClock:R  
QUAD_DATA_8(0)_PAD            34677         UART_460800_IntClock:R  
RTest_RS485_DLink1_RX(0)_PAD  29311         UART_115200_IntClock:R  
RTest_RS485_DLink2_RX(0)_PAD  30321         UART_115200_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                    Clock to Out  Clock Name:Phase        
---------------------------  ------------  ----------------------  
CTest_RS485_OBDII_TX(0)_PAD  32443         CyBUS_CLK:R             
CTest_RS485_OBDII_TX(0)_PAD  32094         UART_460800_IntClock:R  
CTest_RS485_RELAY_TX(0)_PAD  30920         CyBUS_CLK:R             
CTest_RS485_RELAY_TX(0)_PAD  30609         UART_230400_IntClock:R  
DIAG_UART_TX(0)_PAD          30319         UART_115200_IntClock:R  
RTest_RS485_CONT_TX(0)_PAD   31080         CyBUS_CLK:R             
RTest_RS485_CONT_TX(0)_PAD   30772         UART_230400_IntClock:R  
RTest_RS485_QUAD_TX(0)_PAD   30736         CyBUS_CLK:R             
RTest_RS485_QUAD_TX(0)_PAD   30387         UART_460800_IntClock:R  
RTest_UART_SIREN_TX(0)_PAD   31610         CyBUS_CLK:R             
RTest_UART_SIREN_TX(0)_PAD   31299         UART_230400_IntClock:R  
STest_UART_RELAY_TX(0)_PAD   32024         CyBUS_CLK:R             
STest_UART_RELAY_TX(0)_PAD   31716         UART_230400_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.89 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4882p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22245
-------------------------------------   ----- 
End-of-path arrival time (ps)           22245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -4882  RISE       1
Net_5518_split/main_2                          macrocell1      2696   4746  -4882  RISE       1
Net_5518_split/q                               macrocell1      3350   8096  -4882  RISE       1
Net_5518/main_5                                macrocell30     2238  10334  -4882  RISE       1
Net_5518/q                                     macrocell30     3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     2980  16664  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20014  -4882  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2230  22245  -4882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_115200_IntClock
**************************************************
Clock: UART_115200_IntClock
Frequency: 47.45 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : -241p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17604
-------------------------------------   ----- 
End-of-path arrival time (ps)           17604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050   -241  RISE       1
Net_822/main_2                                 macrocell22     2817   4867   -241  RISE       1
Net_822/q                                      macrocell22     3350   8217   -241  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell18     3746  11963   -241  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell18     3350  15313   -241  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2292  17604   -241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_230400_IntClock
**************************************************
Clock: UART_230400_IntClock
Frequency: 51.30 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1342p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16022
-------------------------------------   ----- 
End-of-path arrival time (ps)           16022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0      controlcell2    2050   2050   1342  RISE       1
Net_568/main_2                                 macrocell21     2326   4376   1342  RISE       1
Net_568/q                                      macrocell21     3350   7726   1342  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      2633  10359   1342  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  13709   1342  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  16022   1342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_460800_IntClock
**************************************************
Clock: UART_460800_IntClock
Frequency: 38.89 MHz | Target: 3.69 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4882p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22245
-------------------------------------   ----- 
End-of-path arrival time (ps)           22245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -4882  RISE       1
Net_5518_split/main_2                          macrocell1      2696   4746  -4882  RISE       1
Net_5518_split/q                               macrocell1      3350   8096  -4882  RISE       1
Net_5518/main_5                                macrocell30     2238  10334  -4882  RISE       1
Net_5518/q                                     macrocell30     3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     2980  16664  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20014  -4882  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2230  22245  -4882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4882p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22245
-------------------------------------   ----- 
End-of-path arrival time (ps)           22245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -4882  RISE       1
Net_5518_split/main_2                          macrocell1      2696   4746  -4882  RISE       1
Net_5518_split/q                               macrocell1      3350   8096  -4882  RISE       1
Net_5518/main_5                                macrocell30     2238  10334  -4882  RISE       1
Net_5518/q                                     macrocell30     3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     2980  16664  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20014  -4882  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2230  22245  -4882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1342p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16022
-------------------------------------   ----- 
End-of-path arrival time (ps)           16022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0      controlcell2    2050   2050   1342  RISE       1
Net_568/main_2                                 macrocell21     2326   4376   1342  RISE       1
Net_568/q                                      macrocell21     3350   7726   1342  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      2633  10359   1342  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  13709   1342  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  16022   1342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : -241p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17604
-------------------------------------   ----- 
End-of-path arrival time (ps)           17604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050   -241  RISE       1
Net_822/main_2                                 macrocell22     2817   4867   -241  RISE       1
Net_822/q                                      macrocell22     3350   8217   -241  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell18     3746  11963   -241  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell18     3350  15313   -241  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2292  17604   -241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_460800:BUART:sRX:RxBitCounter\/clock
Path slack     : 249032p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           265473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16441
-------------------------------------   ----- 
End-of-path arrival time (ps)           16441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_counter_load\/main_0  macrocell26   8972  10222  249032  RISE       1
\UART_460800:BUART:rx_counter_load\/q       macrocell26   3350  13572  249032  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/load   count7cell    2869  16441  249032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_230400:BUART:sRX:RxBitCounter\/clock
Path slack     : 522736p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13571
-------------------------------------   ----- 
End-of-path arrival time (ps)           13571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q            macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_counter_load\/main_3  macrocell5    6073   7323  522736  RISE       1
\UART_230400:BUART:rx_counter_load\/q       macrocell5    3350  10673  522736  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/load   count7cell    2898  13571  522736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15515
-------------------------------------   ----- 
End-of-path arrival time (ps)           15515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q     macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_counter_load\/main_0  macrocell17   8611   9861  1062458  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell17   3350  13211  1062458  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    2303  15515  1062458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4882p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22245
-------------------------------------   ----- 
End-of-path arrival time (ps)           22245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -4882  RISE       1
Net_5518_split/main_2                          macrocell1      2696   4746  -4882  RISE       1
Net_5518_split/q                               macrocell1      3350   8096  -4882  RISE       1
Net_5518/main_5                                macrocell30     2238  10334  -4882  RISE       1
Net_5518/q                                     macrocell30     3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     2980  16664  -4882  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20014  -4882  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2230  22245  -4882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : -241p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17604
-------------------------------------   ----- 
End-of-path arrival time (ps)           17604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050   -241  RISE       1
Net_822/main_2                                 macrocell22     2817   4867   -241  RISE       1
Net_822/q                                      macrocell22     3350   8217   -241  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell18     3746  11963   -241  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell18     3350  15313   -241  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2292  17604   -241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:pollcount_0\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : -238p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17561
-------------------------------------   ----- 
End-of-path arrival time (ps)           17561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
Net_5518_split/main_2                      macrocell1     2696   4746  -4882  RISE       1
Net_5518_split/q                           macrocell1     3350   8096  -4882  RISE       1
Net_5518/main_5                            macrocell30    2238  10334  -4882  RISE       1
Net_5518/q                                 macrocell30    3350  13684  -4882  RISE       1
\UART_460800:BUART:pollcount_0\/main_2     macrocell79    3877  17561   -238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_state_0\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16667
-------------------------------------   ----- 
End-of-path arrival time (ps)           16667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
Net_5518_split/main_2                      macrocell1     2696   4746  -4882  RISE       1
Net_5518_split/q                           macrocell1     3350   8096  -4882  RISE       1
Net_5518/main_5                            macrocell30    2238  10334  -4882  RISE       1
Net_5518/q                                 macrocell30    3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_state_0\/main_9      macrocell72    2982  16667    657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_status_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16667
-------------------------------------   ----- 
End-of-path arrival time (ps)           16667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
Net_5518_split/main_2                      macrocell1     2696   4746  -4882  RISE       1
Net_5518_split/q                           macrocell1     3350   8096  -4882  RISE       1
Net_5518/main_5                            macrocell30    2238  10334  -4882  RISE       1
Net_5518/q                                 macrocell30    3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_status_3\/main_6     macrocell80    2982  16667    657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:pollcount_1\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 659p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16664
-------------------------------------   ----- 
End-of-path arrival time (ps)           16664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
Net_5518_split/main_2                      macrocell1     2696   4746  -4882  RISE       1
Net_5518_split/q                           macrocell1     3350   8096  -4882  RISE       1
Net_5518/main_5                            macrocell30    2238  10334  -4882  RISE       1
Net_5518/q                                 macrocell30    3350  13684  -4882  RISE       1
\UART_460800:BUART:pollcount_1\/main_3     macrocell78    2980  16664    659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_state_2\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 794p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16529
-------------------------------------   ----- 
End-of-path arrival time (ps)           16529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
Net_5518_split/main_2                      macrocell1     2696   4746  -4882  RISE       1
Net_5518_split/q                           macrocell1     3350   8096  -4882  RISE       1
Net_5518/main_5                            macrocell30    2238  10334  -4882  RISE       1
Net_5518/q                                 macrocell30    3350  13684  -4882  RISE       1
\UART_460800:BUART:rx_state_2\/main_8      macrocell75    2845  16529    794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1342p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16022
-------------------------------------   ----- 
End-of-path arrival time (ps)           16022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0      controlcell2    2050   2050   1342  RISE       1
Net_568/main_2                                 macrocell21     2326   4376   1342  RISE       1
Net_568/q                                      macrocell21     3350   7726   1342  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      2633  10359   1342  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  13709   1342  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  16022   1342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 3466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13857
-------------------------------------   ----- 
End-of-path arrival time (ps)           13857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -241  RISE       1
Net_822/main_2                             macrocell22    2817   4867   -241  RISE       1
Net_822/q                                  macrocell22    3350   8217   -241  RISE       1
\UART_115200:BUART:rx_state_2\/main_5      macrocell59    5640  13857   3466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 4020p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -241  RISE       1
Net_822/main_2                             macrocell22    2817   4867   -241  RISE       1
Net_822/q                                  macrocell22    3350   8217   -241  RISE       1
MODIN5_1/main_2                            macrocell62    5086  13303   4020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 4020p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -241  RISE       1
Net_822/main_2                             macrocell22    2817   4867   -241  RISE       1
Net_822/q                                  macrocell22    3350   8217   -241  RISE       1
MODIN5_0/main_2                            macrocell63    5086  13303   4020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 4255p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -241  RISE       1
Net_822/main_2                             macrocell22    2817   4867   -241  RISE       1
Net_822/q                                  macrocell22    3350   8217   -241  RISE       1
\UART_115200:BUART:rx_state_0\/main_5      macrocell56    4851  13068   4255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_status_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 4255p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -241  RISE       1
Net_822/main_2                             macrocell22    2817   4867   -241  RISE       1
Net_822/q                                  macrocell22    3350   8217   -241  RISE       1
\UART_115200:BUART:rx_status_3\/main_5     macrocell64    4851  13068   4255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 5416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1342  RISE       1
Net_568/main_2                             macrocell21    2326   4376   1342  RISE       1
Net_568/q                                  macrocell21    3350   7726   1342  RISE       1
MODIN1_1/main_2                            macrocell46    4181  11907   5416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 5416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1342  RISE       1
Net_568/main_2                             macrocell21    2326   4376   1342  RISE       1
Net_568/q                                  macrocell21    3350   7726   1342  RISE       1
MODIN1_0/main_2                            macrocell47    4181  11907   5416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_status_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 6037p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1342  RISE       1
Net_568/main_2                             macrocell21    2326   4376   1342  RISE       1
Net_568/q                                  macrocell21    3350   7726   1342  RISE       1
\UART_230400:BUART:rx_status_3\/main_5     macrocell48    3560  11286   6037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 6069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11255
-------------------------------------   ----- 
End-of-path arrival time (ps)           11255
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1342  RISE       1
Net_568/main_2                             macrocell21    2326   4376   1342  RISE       1
Net_568/q                                  macrocell21    3350   7726   1342  RISE       1
\UART_230400:BUART:rx_state_0\/main_5      macrocell40    3529  11255   6069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 6069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11255
-------------------------------------   ----- 
End-of-path arrival time (ps)           11255
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1342  RISE       1
Net_568/main_2                             macrocell21    2326   4376   1342  RISE       1
Net_568/q                                  macrocell21    3350   7726   1342  RISE       1
\UART_230400:BUART:rx_state_2\/main_5      macrocell43    3529  11255   6069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_last\/main_5
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 6989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10334
-------------------------------------   ----- 
End-of-path arrival time (ps)           10334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
Net_5518_split/main_2                      macrocell1     2696   4746  -4882  RISE       1
Net_5518_split/q                           macrocell1     3350   8096  -4882  RISE       1
\UART_460800:BUART:rx_last\/main_5         macrocell81    2238  10334   6989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_last\/main_2
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 12440p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -241  RISE       1
\UART_115200:BUART:rx_last\/main_2         macrocell65    2833   4883  12440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_last\/main_3
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 12448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050   -226  RISE       1
\UART_115200:BUART:rx_last\/main_3         macrocell65    2825   4875  12448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_0
Path End       : \UART_460800:BUART:rx_last\/main_3
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12577p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -4877  RISE       1
\UART_460800:BUART:rx_last\/main_3         macrocell81    2696   4746  12577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_last\/main_2
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12578p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4882  RISE       1
\UART_460800:BUART:rx_last\/main_2         macrocell81    2696   4746  12578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_last\/main_0
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12721p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -4746  RISE       1
\UART_460800:BUART:rx_last\/main_0         macrocell81    2553   4603  12721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_2
Path End       : \UART_460800:BUART:rx_last\/main_1
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12725p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  -4741  RISE       1
\UART_460800:BUART:rx_last\/main_1         macrocell81    2548   4598  12725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_last\/main_2
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12947p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1342  RISE       1
\UART_230400:BUART:rx_last\/main_2         macrocell49    2326   4376  12947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_last\/main_1
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12956p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1351  RISE       1
\UART_230400:BUART:rx_last\/main_1         macrocell49    2317   4367  12956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_UART_SIREN_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_5
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3361
-------------------------------------   ---- 
End-of-path arrival time (ps)           3361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_UART_SIREN_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_UART_SIREN_RX(0)_SYNC/out     synccell      1020   1020   2356  RISE       1
\UART_230400:BUART:rx_last\/main_5  macrocell49   2341   3361  13962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : STest_UART_RELAY_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_4
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13967p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3356
-------------------------------------   ---- 
End-of-path arrival time (ps)           3356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
STest_UART_RELAY_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
STest_UART_RELAY_RX(0)_SYNC/out     synccell      1020   1020   2362  RISE       1
\UART_230400:BUART:rx_last\/main_4  macrocell49   2336   3356  13967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_RS485_CONT_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_3
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13976p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3347
-------------------------------------   ---- 
End-of-path arrival time (ps)           3347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_RS485_CONT_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_RS485_CONT_RX(0)_SYNC/out     synccell      1020   1020   2371  RISE       1
\UART_230400:BUART:rx_last\/main_3  macrocell49   2327   3347  13976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_460800:BUART:sRX:RxBitCounter\/clock
Path slack     : 249032p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           265473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16441
-------------------------------------   ----- 
End-of-path arrival time (ps)           16441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_counter_load\/main_0  macrocell26   8972  10222  249032  RISE       1
\UART_460800:BUART:rx_counter_load\/q       macrocell26   3350  13572  249032  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/load   count7cell    2869  16441  249032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 253094p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11549
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell68     1250   1250  253094  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell23     4652   5902  253094  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell23     3350   9252  253094  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2297  11549  253094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_460800:BUART:sTX:TxSts\/clock
Path slack     : 254299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16034
-------------------------------------   ----- 
End-of-path arrival time (ps)           16034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  254299  RISE       1
\UART_460800:BUART:tx_status_0\/main_3                 macrocell24     3582   7162  254299  RISE       1
\UART_460800:BUART:tx_status_0\/q                      macrocell24     3350  10512  254299  RISE       1
\UART_460800:BUART:sTX:TxSts\/status_0                 statusicell5    5522  16034  254299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 254414p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  249032  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   9160  10410  254414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 256570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_state_3\/main_0    macrocell74   9504  10754  256570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 256570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_state_2\/main_0    macrocell75   9504  10754  256570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 256570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q        macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_0  macrocell77   9504  10754  256570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 257101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_state_0\/main_0    macrocell72   8972  10222  257101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 257101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_0  macrocell73   8972  10222  257101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 257101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  249032  RISE       1
\UART_460800:BUART:rx_status_3\/main_0   macrocell80   8972  10222  257101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 258233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12100
-------------------------------------   ----- 
End-of-path arrival time (ps)           12100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  258233  RISE       1
\UART_460800:BUART:rx_status_4\/main_1                 macrocell28     2844   6424  258233  RISE       1
\UART_460800:BUART:rx_status_4\/q                      macrocell28     3350   9774  258233  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_4                 statusicell6    2326  12100  258233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 258233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                macrocell68     1250   1250  253094  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   5340   6590  258233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259300p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q          macrocell76     1250   1250  259300  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4273   5523  259300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 260035p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  259300  RISE       1
\UART_460800:BUART:rx_state_0\/main_2   macrocell72   6038   7288  260035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 260035p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q   macrocell76   1250   1250  259300  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_2  macrocell73   6038   7288  260035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 260035p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  259300  RISE       1
\UART_460800:BUART:rx_status_3\/main_2  macrocell80   6038   7288  260035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 260045p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  259300  RISE       1
\UART_460800:BUART:rx_state_3\/main_2   macrocell74   6029   7279  260045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 260045p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  259300  RISE       1
\UART_460800:BUART:rx_state_2\/main_2   macrocell75   6029   7279  260045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:tx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 260161p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  254299  RISE       1
\UART_460800:BUART:tx_state_0\/main_3                  macrocell68     3582   7162  260161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 260497p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                macrocell67     1250   1250  254684  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3077   4327  260497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_460800:BUART:txn\/main_3
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260643p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  260643  RISE       1
\UART_460800:BUART:txn\/main_3                macrocell66     2310   6680  260643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 260729p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell68   1250   1250  253094  RISE       1
\UART_460800:BUART:tx_state_1\/main_1  macrocell67   5344   6594  260729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 260729p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell68   1250   1250  253094  RISE       1
\UART_460800:BUART:tx_state_2\/main_1  macrocell69   5344   6594  260729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 260730p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q                macrocell72     1250   1250  255175  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   2844   4094  260730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261045p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  261045  RISE       1
\UART_460800:BUART:rx_state_3\/main_5         macrocell74   4338   6278  261045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261045p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  261045  RISE       1
\UART_460800:BUART:rx_state_2\/main_5         macrocell75   4338   6278  261045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261046p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  261046  RISE       1
\UART_460800:BUART:rx_state_3\/main_6         macrocell74   4338   6278  261046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_2\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261046p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  261046  RISE       1
\UART_460800:BUART:rx_state_2\/main_6         macrocell75   4338   6278  261046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:txn\/main_2
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 261421p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q  macrocell68   1250   1250  253094  RISE       1
\UART_460800:BUART:txn\/main_2    macrocell66   4652   5902  261421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 261549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3274
-------------------------------------   ---- 
End-of-path arrival time (ps)           3274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  255879  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   3084   3274  261549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261593p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  261045  RISE       1
\UART_460800:BUART:rx_state_0\/main_5         macrocell72   3790   5730  261593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 261593p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  261045  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_5       macrocell73   3790   5730  261593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_0\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261593p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  261046  RISE       1
\UART_460800:BUART:rx_state_0\/main_6         macrocell72   3790   5730  261593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 261593p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  261046  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_6       macrocell73   3790   5730  261593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262076p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell75   1250   1250  254561  RISE       1
\UART_460800:BUART:rx_state_3\/main_4  macrocell74   3997   5247  262076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262076p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell75   1250   1250  254561  RISE       1
\UART_460800:BUART:rx_state_2\/main_4  macrocell75   3997   5247  262076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 262076p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q               macrocell75   1250   1250  254561  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_3  macrocell77   3997   5247  262076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262091p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell67   1250   1250  254684  RISE       1
\UART_460800:BUART:tx_state_0\/main_0  macrocell68   3982   5232  262091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262091p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q      macrocell67   1250   1250  254684  RISE       1
\UART_460800:BUART:tx_bitclk\/main_0  macrocell70   3982   5232  262091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_1\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262173p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262173  RISE       1
\UART_460800:BUART:pollcount_1\/main_0        macrocell78   3210   5150  262173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_1\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262182  RISE       1
\UART_460800:BUART:pollcount_1\/main_1        macrocell78   3202   5142  262182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_0\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262301  RISE       1
\UART_460800:BUART:rx_state_0\/main_7         macrocell72   3082   5022  262301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262301  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_7       macrocell73   3082   5022  262301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262309p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262301  RISE       1
\UART_460800:BUART:rx_state_3\/main_7         macrocell74   3075   5015  262309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_2\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262309p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262301  RISE       1
\UART_460800:BUART:rx_state_2\/main_7         macrocell75   3075   5015  262309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell69   1250   1250  254976  RISE       1
\UART_460800:BUART:tx_state_0\/main_4  macrocell68   3685   4935  262388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q      macrocell69   1250   1250  254976  RISE       1
\UART_460800:BUART:tx_bitclk\/main_3  macrocell70   3685   4935  262388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262504p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell70   1250   1250  262504  RISE       1
\UART_460800:BUART:tx_state_1\/main_5  macrocell67   3569   4819  262504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262504p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell70   1250   1250  262504  RISE       1
\UART_460800:BUART:tx_state_2\/main_5  macrocell69   3569   4819  262504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:txn\/main_6
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262516p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q  macrocell70   1250   1250  262504  RISE       1
\UART_460800:BUART:txn\/main_6   macrocell66   3557   4807  262516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell75   1250   1250  254561  RISE       1
\UART_460800:BUART:rx_state_0\/main_4  macrocell72   3444   4694  262629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q         macrocell75   1250   1250  254561  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_4  macrocell73   3444   4694  262629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q        macrocell75   1250   1250  254561  RISE       1
\UART_460800:BUART:rx_status_3\/main_4  macrocell80   3444   4694  262629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_10
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262712p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  257183  RISE       1
\UART_460800:BUART:rx_state_0\/main_10  macrocell72   3361   4611  262712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262712p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  257183  RISE       1
\UART_460800:BUART:rx_status_3\/main_7  macrocell80   3361   4611  262712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_4
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262724p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  257183  RISE       1
\UART_460800:BUART:pollcount_1\/main_4  macrocell78   3349   4599  262724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:txn\/main_1
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263010p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q  macrocell67   1250   1250  254684  RISE       1
\UART_460800:BUART:txn\/main_1    macrocell66   3063   4313  263010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262173  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_0   macrocell76   2332   4272  263051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_0\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262173  RISE       1
\UART_460800:BUART:pollcount_0\/main_0        macrocell79   2332   4272  263051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263054p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  263054  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_2   macrocell76   2329   4269  263054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263064p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262182  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_1   macrocell76   2319   4259  263064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_0\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263064p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262182  RISE       1
\UART_460800:BUART:pollcount_0\/main_1        macrocell79   2319   4259  263064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell67   1250   1250  254684  RISE       1
\UART_460800:BUART:tx_state_1\/main_0  macrocell67   2943   4193  263130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell67   1250   1250  254684  RISE       1
\UART_460800:BUART:tx_state_2\/main_0  macrocell69   2943   4193  263130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263238p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell72   1250   1250  255175  RISE       1
\UART_460800:BUART:rx_state_3\/main_1  macrocell74   2836   4086  263238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263238p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell72   1250   1250  255175  RISE       1
\UART_460800:BUART:rx_state_2\/main_1  macrocell75   2836   4086  263238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263238p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q               macrocell72   1250   1250  255175  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_1  macrocell77   2836   4086  263238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263243p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell72   1250   1250  255175  RISE       1
\UART_460800:BUART:rx_state_0\/main_1  macrocell72   2830   4080  263243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263243p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q         macrocell72   1250   1250  255175  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_1  macrocell73   2830   4080  263243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263243p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q        macrocell72   1250   1250  255175  RISE       1
\UART_460800:BUART:rx_status_3\/main_1  macrocell80   2830   4080  263243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263297p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell69   1250   1250  254976  RISE       1
\UART_460800:BUART:tx_state_1\/main_3  macrocell67   2776   4026  263297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263297p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell69   1250   1250  254976  RISE       1
\UART_460800:BUART:tx_state_2\/main_3  macrocell69   2776   4026  263297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 263301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  255879  RISE       1
\UART_460800:BUART:tx_state_0\/main_2               macrocell68     3833   4023  263301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 263301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  255879  RISE       1
\UART_460800:BUART:tx_bitclk\/main_2                macrocell70     3833   4023  263301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:txn\/main_4
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263302p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q  macrocell69   1250   1250  254976  RISE       1
\UART_460800:BUART:txn\/main_4    macrocell66   2771   4021  263302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:txn\/q
Path End       : \UART_460800:BUART:txn\/main_0
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263306p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:txn\/q       macrocell66   1250   1250  263306  RISE       1
\UART_460800:BUART:txn\/main_0  macrocell66   2767   4017  263306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 263440p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell70   1250   1250  262504  RISE       1
\UART_460800:BUART:tx_state_0\/main_5  macrocell68   2633   3883  263440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 263457p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell68   1250   1250  253094  RISE       1
\UART_460800:BUART:tx_state_0\/main_1  macrocell68   2617   3867  263457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 263457p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q      macrocell68   1250   1250  253094  RISE       1
\UART_460800:BUART:tx_bitclk\/main_1  macrocell70   2617   3867  263457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263540p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q      macrocell78   1250   1250  258000  RISE       1
\UART_460800:BUART:rx_state_0\/main_8  macrocell72   2534   3784  263540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263540p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell78   1250   1250  258000  RISE       1
\UART_460800:BUART:rx_status_3\/main_5  macrocell80   2534   3784  263540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 263540p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell78   1250   1250  258000  RISE       1
\UART_460800:BUART:pollcount_1\/main_2  macrocell78   2533   3783  263540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell74   1250   1250  255482  RISE       1
\UART_460800:BUART:rx_state_3\/main_3  macrocell74   2526   3776  263548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell74   1250   1250  255482  RISE       1
\UART_460800:BUART:rx_state_2\/main_3  macrocell75   2526   3776  263548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q               macrocell74   1250   1250  255482  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_2  macrocell77   2526   3776  263548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263551p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell74   1250   1250  255482  RISE       1
\UART_460800:BUART:rx_state_0\/main_3  macrocell72   2522   3772  263551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263551p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q         macrocell74   1250   1250  255482  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_3  macrocell73   2522   3772  263551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263551p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q        macrocell74   1250   1250  255482  RISE       1
\UART_460800:BUART:rx_status_3\/main_3  macrocell80   2522   3772  263551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_0\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263779p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  257183  RISE       1
\UART_460800:BUART:pollcount_0\/main_3  macrocell79   2294   3544  263779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263827p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_last\/q          macrocell81   1250   1250  263827  RISE       1
\UART_460800:BUART:rx_state_2\/main_9  macrocell75   2247   3497  263827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 264033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3290
-------------------------------------   ---- 
End-of-path arrival time (ps)           3290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  255879  RISE       1
\UART_460800:BUART:tx_state_1\/main_2               macrocell67     3100   3290  264033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 264033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3290
-------------------------------------   ---- 
End-of-path arrival time (ps)           3290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  255879  RISE       1
\UART_460800:BUART:tx_state_2\/main_2               macrocell69     3100   3290  264033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_load_fifo\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 264208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_load_fifo\/q            macrocell73     1250   1250  260254  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2245   3495  264208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 264331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2993
-------------------------------------   ---- 
End-of-path arrival time (ps)           2993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  264331  RISE       1
\UART_460800:BUART:tx_state_1\/main_4               macrocell67     2803   2993  264331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 264331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2993
-------------------------------------   ---- 
End-of-path arrival time (ps)           2993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  264331  RISE       1
\UART_460800:BUART:tx_state_2\/main_4               macrocell69     2803   2993  264331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:txn\/main_5
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 264356p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2968
-------------------------------------   ---- 
End-of-path arrival time (ps)           2968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  264331  RISE       1
\UART_460800:BUART:txn\/main_5                      macrocell66     2778   2968  264356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_status_3\/q
Path End       : \UART_460800:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 266211p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_status_3\/q       macrocell80    1250   1250  266211  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_3  statusicell6   2872   4122  266211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_230400:BUART:sRX:RxBitCounter\/clock
Path slack     : 522736p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13571
-------------------------------------   ----- 
End-of-path arrival time (ps)           13571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q            macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_counter_load\/main_3  macrocell5    6073   7323  522736  RISE       1
\UART_230400:BUART:rx_counter_load\/q       macrocell5    3350  10673  522736  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/load   count7cell    2898  13571  522736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524890p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell35     1250   1250  524890  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell2      3678   4928  524890  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell2      3350   8278  524890  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  10587  524890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 527522p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  527522  RISE       1
\UART_230400:BUART:rx_status_4\/main_1                 macrocell7      2292   5872  527522  RISE       1
\UART_230400:BUART:rx_status_4\/q                      macrocell7      3350   9222  527522  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_4                 statusicell2    4423  13645  527522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_230400:BUART:sTX:TxSts\/clock
Path slack     : 527841p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13326
-------------------------------------   ----- 
End-of-path arrival time (ps)           13326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  527841  RISE       1
\UART_230400:BUART:tx_status_0\/main_3                 macrocell3      4070   7650  527841  RISE       1
\UART_230400:BUART:tx_status_0\/q                      macrocell3      3350  11000  527841  RISE       1
\UART_230400:BUART:sTX:TxSts\/status_0                 statusicell1    2326  13326  527841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 529125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  529125  RISE       1
\UART_230400:BUART:rx_state_0\/main_2   macrocell40   7782   9032  529125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 529125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  529125  RISE       1
\UART_230400:BUART:rx_state_3\/main_2   macrocell42   7782   9032  529125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 529125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  529125  RISE       1
\UART_230400:BUART:rx_state_2\/main_2   macrocell43   7782   9032  529125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 529356p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q                macrocell40     1250   1250  522823  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5051   6301  529356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 530079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q          macrocell44     1250   1250  529125  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4328   5578  530079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 530834p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q         macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_4  macrocell41   6073   7323  530834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 530834p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q               macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_3  macrocell45   6073   7323  530834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 530834p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q        macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_status_3\/main_4  macrocell48   6073   7323  530834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_230400:BUART:txn\/main_3
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 530885p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  530885  RISE       1
\UART_230400:BUART:txn\/main_3                macrocell34     2901   7271  530885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 530921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q         macrocell40   1250   1250  522823  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_1  macrocell41   5986   7236  530921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 530921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q               macrocell40   1250   1250  522823  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_1  macrocell45   5986   7236  530921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 530921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q        macrocell40   1250   1250  522823  RISE       1
\UART_230400:BUART:rx_status_3\/main_1  macrocell48   5986   7236  530921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_0\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_state_0\/main_9         macrocell40   4546   6486  531671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 531671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_state_3\/main_6         macrocell42   4546   6486  531671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_2\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 531671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_state_2\/main_8         macrocell43   4546   6486  531671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_0\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_state_0\/main_8         macrocell40   4546   6486  531671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 531671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_state_3\/main_5         macrocell42   4546   6486  531671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_2\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 531671p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_state_2\/main_7         macrocell43   4546   6486  531671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_0\/main_10
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531675p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  531675  RISE       1
\UART_230400:BUART:rx_state_0\/main_10        macrocell40   4541   6481  531675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 531675p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  531675  RISE       1
\UART_230400:BUART:rx_state_3\/main_7         macrocell42   4541   6481  531675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_2\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 531675p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  531675  RISE       1
\UART_230400:BUART:rx_state_2\/main_9         macrocell43   4541   6481  531675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_state_0\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531695p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell46   1250   1250  526981  RISE       1
\UART_230400:BUART:rx_state_0\/main_6  macrocell40   5212   6462  531695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 531754p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q         macrocell39     1250   1250  525378  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2652   3902  531754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531783p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                macrocell35     1250   1250  524890  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2624   3874  531783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531819p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                macrocell36     1250   1250  524928  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2587   3837  531819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_state_0\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531890p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell47   1250   1250  527177  RISE       1
\UART_230400:BUART:rx_state_0\/main_7  macrocell40   5016   6266  531890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 532087p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527326  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3380   3570  532087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:tx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 532273p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  527841  RISE       1
\UART_230400:BUART:tx_state_0\/main_3                  macrocell36     2304   5884  532273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 532543p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  529125  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_2  macrocell41   4364   5614  532543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 532543p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  529125  RISE       1
\UART_230400:BUART:rx_status_3\/main_2  macrocell48   4364   5614  532543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_state_0\/main_4  macrocell40   4170   5420  532737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_state_3\/main_4  macrocell42   4170   5420  532737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell43   1250   1250  522736  RISE       1
\UART_230400:BUART:rx_state_2\/main_4  macrocell43   4170   5420  532737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532763p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell40   1250   1250  522823  RISE       1
\UART_230400:BUART:rx_state_0\/main_1  macrocell40   4143   5393  532763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532763p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell40   1250   1250  522823  RISE       1
\UART_230400:BUART:rx_state_3\/main_1  macrocell42   4143   5393  532763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532763p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell40   1250   1250  522823  RISE       1
\UART_230400:BUART:rx_state_2\/main_1  macrocell43   4143   5393  532763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_load_fifo\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 532898p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_load_fifo\/q            macrocell41     1250   1250  528321  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4389   5639  532898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 532924p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q         macrocell42   1250   1250  524826  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_3  macrocell41   3982   5232  532924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 532924p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q               macrocell42   1250   1250  524826  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_2  macrocell45   3982   5232  532924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 532924p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q        macrocell42   1250   1250  524826  RISE       1
\UART_230400:BUART:rx_status_3\/main_3  macrocell48   3982   5232  532924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:txn\/main_1
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533214p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q  macrocell35   1250   1250  524890  RISE       1
\UART_230400:BUART:txn\/main_1    macrocell34   3693   4943  533214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533228p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q      macrocell35   1250   1250  524890  RISE       1
\UART_230400:BUART:tx_bitclk\/main_0  macrocell38   3678   4928  533228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:txn\/main_2
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533243p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q  macrocell36   1250   1250  524928  RISE       1
\UART_230400:BUART:txn\/main_2    macrocell34   3664   4914  533243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533267p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q      macrocell36   1250   1250  524928  RISE       1
\UART_230400:BUART:tx_bitclk\/main_1  macrocell38   3640   4890  533267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_5       macrocell41   2889   4829  533327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  531675  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_7       macrocell41   2885   4825  533331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533332p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531671  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_6       macrocell41   2885   4825  533332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  525378  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_0  macrocell41   3431   4681  533476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q        macrocell39   1250   1250  525378  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_0  macrocell45   3431   4681  533476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  525378  RISE       1
\UART_230400:BUART:rx_status_3\/main_0   macrocell48   3431   4681  533476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  525378  RISE       1
\UART_230400:BUART:rx_state_0\/main_0    macrocell40   3401   4651  533505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  525378  RISE       1
\UART_230400:BUART:rx_state_3\/main_0    macrocell42   3401   4651  533505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  525378  RISE       1
\UART_230400:BUART:rx_state_2\/main_0    macrocell43   3401   4651  533505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_status_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533513p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                              macrocell46   1250   1250  526981  RISE       1
\UART_230400:BUART:rx_status_3\/main_6  macrocell48   3393   4643  533513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:txn\/main_4
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533526p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q  macrocell37   1250   1250  525203  RISE       1
\UART_230400:BUART:txn\/main_4    macrocell34   3381   4631  533526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q      macrocell37   1250   1250  525203  RISE       1
\UART_230400:BUART:tx_bitclk\/main_3  macrocell38   3365   4615  533542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533677p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell38   1250   1250  533677  RISE       1
\UART_230400:BUART:tx_state_1\/main_5  macrocell35   3229   4479  533677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533677p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell38   1250   1250  533677  RISE       1
\UART_230400:BUART:tx_state_0\/main_5  macrocell36   3229   4479  533677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533677p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell38   1250   1250  533677  RISE       1
\UART_230400:BUART:tx_state_2\/main_5  macrocell37   3229   4479  533677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_status_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533708p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                              macrocell47   1250   1250  527177  RISE       1
\UART_230400:BUART:rx_status_3\/main_7  macrocell48   3198   4448  533708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533891p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  533891  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_2   macrocell44   2326   4266  533891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533903p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  533903  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_1   macrocell44   2314   4254  533903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533903p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  533903  RISE       1
MODIN1_1/main_1                               macrocell46   2314   4254  533903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533903p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  533903  RISE       1
MODIN1_0/main_1                               macrocell47   2314   4254  533903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533905p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  533905  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_0   macrocell44   2312   4252  533905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533905p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  533905  RISE       1
MODIN1_1/main_0                               macrocell46   2312   4252  533905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533905p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  533905  RISE       1
MODIN1_0/main_0                               macrocell47   2312   4252  533905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533996p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_last\/q          macrocell49   1250   1250  533996  RISE       1
\UART_230400:BUART:rx_state_2\/main_6  macrocell43   2911   4161  533996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 534275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell46   1250   1250  526981  RISE       1
MODIN1_1/main_3  macrocell46   2632   3882  534275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:txn\/q
Path End       : \UART_230400:BUART:txn\/main_0
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534285p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:txn\/q       macrocell34   1250   1250  534285  RISE       1
\UART_230400:BUART:txn\/main_0  macrocell34   2621   3871  534285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 534296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell35   1250   1250  524890  RISE       1
\UART_230400:BUART:tx_state_1\/main_0  macrocell35   2611   3861  534296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell35   1250   1250  524890  RISE       1
\UART_230400:BUART:tx_state_0\/main_0  macrocell36   2611   3861  534296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534296p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell35   1250   1250  524890  RISE       1
\UART_230400:BUART:tx_state_2\/main_0  macrocell37   2611   3861  534296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 534327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell36   1250   1250  524928  RISE       1
\UART_230400:BUART:tx_state_1\/main_1  macrocell35   2579   3829  534327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell36   1250   1250  524928  RISE       1
\UART_230400:BUART:tx_state_0\/main_1  macrocell36   2579   3829  534327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell36   1250   1250  524928  RISE       1
\UART_230400:BUART:tx_state_2\/main_1  macrocell37   2579   3829  534327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_status_3\/q
Path End       : \UART_230400:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 534421p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_status_3\/q       macrocell48    1250   1250  534421  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_3  statusicell2   5496   6746  534421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 534570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3586
-------------------------------------   ---- 
End-of-path arrival time (ps)           3586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527326  RISE       1
\UART_230400:BUART:tx_state_1\/main_2               macrocell35     3396   3586  534570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3586
-------------------------------------   ---- 
End-of-path arrival time (ps)           3586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527326  RISE       1
\UART_230400:BUART:tx_state_0\/main_2               macrocell36     3396   3586  534570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3586
-------------------------------------   ---- 
End-of-path arrival time (ps)           3586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527326  RISE       1
\UART_230400:BUART:tx_state_2\/main_2               macrocell37     3396   3586  534570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:txn\/main_6
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534596p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q  macrocell38   1250   1250  533677  RISE       1
\UART_230400:BUART:txn\/main_6   macrocell34   2311   3561  534596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell42   1250   1250  524826  RISE       1
\UART_230400:BUART:rx_state_0\/main_3  macrocell40   2308   3558  534599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell42   1250   1250  524826  RISE       1
\UART_230400:BUART:rx_state_3\/main_3  macrocell42   2308   3558  534599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell42   1250   1250  524826  RISE       1
\UART_230400:BUART:rx_state_2\/main_3  macrocell43   2308   3558  534599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 534606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell37   1250   1250  525203  RISE       1
\UART_230400:BUART:tx_state_1\/main_3  macrocell35   2301   3551  534606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell37   1250   1250  525203  RISE       1
\UART_230400:BUART:tx_state_0\/main_4  macrocell36   2301   3551  534606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534606p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell37   1250   1250  525203  RISE       1
\UART_230400:BUART:tx_state_2\/main_3  macrocell37   2301   3551  534606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 534609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell47   1250   1250  527177  RISE       1
MODIN1_1/main_4  macrocell46   2298   3548  534609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 534609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell47   1250   1250  527177  RISE       1
MODIN1_0/main_3  macrocell47   2298   3548  534609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 534735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  534735  RISE       1
\UART_230400:BUART:tx_state_1\/main_4               macrocell35     3231   3421  534735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534735p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  534735  RISE       1
\UART_230400:BUART:tx_state_2\/main_4               macrocell37     3231   3421  534735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 535665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527326  RISE       1
\UART_230400:BUART:tx_bitclk\/main_2                macrocell38     2302   2492  535665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:txn\/main_5
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 535668p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2489
-------------------------------------   ---- 
End-of-path arrival time (ps)           2489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  534735  RISE       1
\UART_230400:BUART:txn\/main_5                      macrocell34     2299   2489  535668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15515
-------------------------------------   ----- 
End-of-path arrival time (ps)           15515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q     macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_counter_load\/main_0  macrocell17   8611   9861  1062458  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell17   3350  13211  1062458  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    2303  15515  1062458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1065225p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12098
-------------------------------------   ----- 
End-of-path arrival time (ps)           12098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q         macrocell55     1250   1250  1062458  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6  10848  12098  1065225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065864p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q                      macrocell53     1250   1250  1065864  RISE       1
\UART_115200:BUART:counter_load_not\/main_3           macrocell14     4385   5635  1065864  RISE       1
\UART_115200:BUART:counter_load_not\/q                macrocell14     3350   8985  1065864  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  11280  1065864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_115200:BUART:sTX:TxSts\/clock
Path slack     : 1068228p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14606
-------------------------------------   ----- 
End-of-path arrival time (ps)           14606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068228  RISE       1
\UART_115200:BUART:tx_status_0\/main_3                 macrocell15     3516   7096  1068228  RISE       1
\UART_115200:BUART:tx_status_0\/q                      macrocell15     3350  10446  1068228  RISE       1
\UART_115200:BUART:sTX:TxSts\/status_0                 statusicell3    4160  14606  1068228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1069367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13467
-------------------------------------   ----- 
End-of-path arrival time (ps)           13467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1069367  RISE       1
\UART_115200:BUART:rx_status_4\/main_1                 macrocell19     2932   6512  1069367  RISE       1
\UART_115200:BUART:rx_status_4\/q                      macrocell19     3350   9862  1069367  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_4                 statusicell4    3604  13467  1069367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1069384p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_0  macrocell57   9190  10440  1069384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1069384p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_state_3\/main_0    macrocell58   9190  10440  1069384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1069384p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_state_2\/main_0    macrocell59   9190  10440  1069384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1069962p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_state_0\/main_0    macrocell56   8611   9861  1069962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069962p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q        macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_0  macrocell61   8611   9861  1069962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1069962p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1062458  RISE       1
\UART_115200:BUART:rx_status_3\/main_0   macrocell64   8611   9861  1069962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q                macrocell56     1250   1250  1067413  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5739   6989  1070335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q          macrocell60     1250   1250  1071625  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4448   5698  1071625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1066642  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5385   5575  1071749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q                macrocell52     1250   1250  1066662  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3856   5106  1072217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:tx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1072330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068228  RISE       1
\UART_115200:BUART:tx_state_0\/main_3                  macrocell52     3913   7493  1072330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q                macrocell51     1250   1250  1066692  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3439   4689  1072634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1072769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7055
-------------------------------------   ---- 
End-of-path arrival time (ps)           7055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell53   1250   1250  1065864  RISE       1
\UART_115200:BUART:tx_state_0\/main_4  macrocell52   5805   7055  1072769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1072792p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell53   1250   1250  1065864  RISE       1
\UART_115200:BUART:tx_state_1\/main_3  macrocell51   5782   7032  1072792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1072792p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell53   1250   1250  1065864  RISE       1
\UART_115200:BUART:tx_state_2\/main_3  macrocell53   5782   7032  1072792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_115200:BUART:txn\/main_3
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1073136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073136  RISE       1
\UART_115200:BUART:txn\/main_3                macrocell50     2317   6687  1073136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:txn\/main_4
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1073333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q  macrocell53   1250   1250  1065864  RISE       1
\UART_115200:BUART:txn\/main_4    macrocell50   5241   6491  1073333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_load_fifo\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073813p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_load_fifo\/q            macrocell57     1250   1250  1069521  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5141   6391  1073813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_status_3\/q
Path End       : \UART_115200:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1074060p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8773
-------------------------------------   ---- 
End-of-path arrival time (ps)           8773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_status_3\/q       macrocell64    1250   1250  1074060  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_3  statusicell4   7523   8773  1074060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_state_0\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell63   1250   1250  1068368  RISE       1
\UART_115200:BUART:rx_state_0\/main_7  macrocell56   4493   5743  1074080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_status_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1074080p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell63   1250   1250  1068368  RISE       1
\UART_115200:BUART:rx_status_3\/main_7  macrocell64   4493   5743  1074080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1074188p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q      macrocell53   1250   1250  1065864  RISE       1
\UART_115200:BUART:tx_bitclk\/main_3  macrocell54   4385   5635  1074188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell63   1250   1250  1068368  RISE       1
MODIN5_1/main_4  macrocell62   3918   5168  1074656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell63   1250   1250  1068368  RISE       1
MODIN5_0/main_3  macrocell63   3918   5168  1074656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1074722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell52   1250   1250  1066662  RISE       1
\UART_115200:BUART:tx_state_0\/main_1  macrocell52   3851   5101  1074722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:txn\/main_2
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1074728p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q  macrocell52   1250   1250  1066662  RISE       1
\UART_115200:BUART:txn\/main_2    macrocell50   3845   5095  1074728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell56   1250   1250  1067413  RISE       1
\UART_115200:BUART:rx_state_0\/main_1  macrocell56   3657   4907  1074917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q               macrocell56   1250   1250  1067413  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_1  macrocell61   3657   4907  1074917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q        macrocell56   1250   1250  1067413  RISE       1
\UART_115200:BUART:rx_status_3\/main_1  macrocell64   3657   4907  1074917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1074966p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1066642  RISE       1
\UART_115200:BUART:tx_bitclk\/main_2                macrocell54     4667   4857  1074966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1074987p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q      macrocell52   1250   1250  1066662  RISE       1
\UART_115200:BUART:tx_bitclk\/main_1  macrocell54   3587   4837  1074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell52   1250   1250  1066662  RISE       1
\UART_115200:BUART:tx_state_1\/main_1  macrocell51   3580   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell52   1250   1250  1066662  RISE       1
\UART_115200:BUART:tx_state_2\/main_1  macrocell53   3580   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell51   1250   1250  1066692  RISE       1
\UART_115200:BUART:tx_state_1\/main_0  macrocell51   3561   4811  1075012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell51   1250   1250  1066692  RISE       1
\UART_115200:BUART:tx_state_2\/main_0  macrocell53   3561   4811  1075012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell51   1250   1250  1066692  RISE       1
\UART_115200:BUART:tx_state_0\/main_0  macrocell52   3561   4811  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075017p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q      macrocell51   1250   1250  1066692  RISE       1
\UART_115200:BUART:tx_bitclk\/main_0  macrocell54   3557   4807  1075017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_0\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_state_0\/main_8         macrocell56   2803   4743  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_7       macrocell57   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_state_3\/main_7         macrocell58   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_2\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_state_2\/main_9         macrocell59   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_0\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075082  RISE       1
\UART_115200:BUART:rx_state_0\/main_9         macrocell56   2801   4741  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_0\/main_10
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_state_0\/main_10        macrocell56   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075082  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_6       macrocell57   2799   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075082  RISE       1
\UART_115200:BUART:rx_state_3\/main_6         macrocell58   2799   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_2\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075082  RISE       1
\UART_115200:BUART:rx_state_2\/main_8         macrocell59   2799   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_5       macrocell57   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_state_3\/main_5         macrocell58   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_2\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075081  RISE       1
\UART_115200:BUART:rx_state_2\/main_7         macrocell59   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:txn\/main_1
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q  macrocell51   1250   1250  1066692  RISE       1
\UART_115200:BUART:txn\/main_1    macrocell50   3431   4681  1075142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075422  RISE       1
\UART_115200:BUART:tx_state_1\/main_4               macrocell51     4211   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075422  RISE       1
\UART_115200:BUART:tx_state_2\/main_4               macrocell53     4211   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q         macrocell56   1250   1250  1067413  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_1  macrocell57   3099   4349  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell56   1250   1250  1067413  RISE       1
\UART_115200:BUART:rx_state_3\/main_1  macrocell58   3099   4349  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell56   1250   1250  1067413  RISE       1
\UART_115200:BUART:rx_state_2\/main_1  macrocell59   3099   4349  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell54   1250   1250  1075484  RISE       1
\UART_115200:BUART:tx_state_0\/main_5  macrocell52   3090   4340  1075484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:txn\/main_6
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q  macrocell54   1250   1250  1075484  RISE       1
\UART_115200:BUART:txn\/main_6   macrocell50   3087   4337  1075487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1066642  RISE       1
\UART_115200:BUART:tx_state_0\/main_2               macrocell52     4101   4291  1075533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075541p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1066642  RISE       1
\UART_115200:BUART:tx_state_1\/main_2               macrocell51     4092   4282  1075541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075541p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1066642  RISE       1
\UART_115200:BUART:tx_state_2\/main_2               macrocell53     4092   4282  1075541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075559  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_2   macrocell60   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_1   macrocell60   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
MODIN5_1/main_1                               macrocell62   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
MODIN5_0/main_1                               macrocell63   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_0   macrocell60   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
MODIN5_1/main_0                               macrocell62   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
MODIN5_0/main_0                               macrocell63   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell54   1250   1250  1075484  RISE       1
\UART_115200:BUART:tx_state_1\/main_5  macrocell51   2943   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell54   1250   1250  1075484  RISE       1
\UART_115200:BUART:tx_state_2\/main_5  macrocell53   2943   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075680p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_last\/q          macrocell65   1250   1250  1075680  RISE       1
\UART_115200:BUART:rx_state_2\/main_6  macrocell59   2893   4143  1075680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell62   1250   1250  1068509  RISE       1
MODIN5_1/main_3  macrocell62   2810   4060  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1071625  RISE       1
\UART_115200:BUART:rx_state_0\/main_2   macrocell56   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1071625  RISE       1
\UART_115200:BUART:rx_status_3\/main_2  macrocell64   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q   macrocell60   1250   1250  1071625  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_2  macrocell57   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1071625  RISE       1
\UART_115200:BUART:rx_state_3\/main_2   macrocell58   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1071625  RISE       1
\UART_115200:BUART:rx_state_2\/main_2   macrocell59   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell59   1250   1250  1068274  RISE       1
\UART_115200:BUART:rx_state_0\/main_4  macrocell56   2796   4046  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q               macrocell59   1250   1250  1068274  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_3  macrocell61   2796   4046  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q        macrocell59   1250   1250  1068274  RISE       1
\UART_115200:BUART:rx_status_3\/main_4  macrocell64   2796   4046  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_state_0\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell62   1250   1250  1068509  RISE       1
\UART_115200:BUART:rx_state_0\/main_6  macrocell56   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_status_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell62   1250   1250  1068509  RISE       1
\UART_115200:BUART:rx_status_3\/main_6  macrocell64   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q         macrocell59   1250   1250  1068274  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_4  macrocell57   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell59   1250   1250  1068274  RISE       1
\UART_115200:BUART:rx_state_3\/main_4  macrocell58   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell59   1250   1250  1068274  RISE       1
\UART_115200:BUART:rx_state_2\/main_4  macrocell59   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell58   1250   1250  1068475  RISE       1
\UART_115200:BUART:rx_state_0\/main_3  macrocell56   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q               macrocell58   1250   1250  1068475  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_2  macrocell61   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q        macrocell58   1250   1250  1068475  RISE       1
\UART_115200:BUART:rx_status_3\/main_3  macrocell64   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:txn\/main_5
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075422  RISE       1
\UART_115200:BUART:txn\/main_5                      macrocell50     3655   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q         macrocell58   1250   1250  1068475  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_3  macrocell57   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell58   1250   1250  1068475  RISE       1
\UART_115200:BUART:rx_state_3\/main_3  macrocell58   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell58   1250   1250  1068475  RISE       1
\UART_115200:BUART:rx_state_2\/main_3  macrocell59   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:txn\/q
Path End       : \UART_115200:BUART:txn\/main_0
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:txn\/q       macrocell50   1250   1250  1076280  RISE       1
\UART_115200:BUART:txn\/main_0  macrocell50   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

