{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637270964362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637270964362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 15:29:24 2021 " "Processing started: Thu Nov 18 15:29:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637270964362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270964362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270964362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637270964765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637270964765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637270971962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270971962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_lr.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_lr.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_LR " "Found entity 1: clk_div_LR" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637270971964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270971964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_data.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637270971965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270971965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_master.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_master " "Found entity 1: clk_div_master" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637270971967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270971967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_shift " "Found entity 1: data_shift" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637270971968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270971968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ar top.v(12) " "Verilog HDL Implicit Net warning at top.v(12): created implicit net for \"ar\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270971969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_clk top.v(14) " "Verilog HDL Implicit Net warning at top.v(14): created implicit net for \"data_clk\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270971969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637270971994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_master clk_div_master:master_clk_div " "Elaborating entity \"clk_div_master\" for hierarchy \"clk_div_master:master_clk_div\"" {  } { { "top.v" "master_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270971995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_master.v(18) " "Verilog HDL assignment warning at clk_div_master.v(18): truncated value with size 32 to match size of target (3)" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270971995 "|top|clk_div_master:master_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_LR clk_div_LR:lr_clk_div " "Elaborating entity \"clk_div_LR\" for hierarchy \"clk_div_LR:lr_clk_div\"" {  } { { "top.v" "lr_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270971996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clk_div_LR.v(18) " "Verilog HDL assignment warning at clk_div_LR.v(18): truncated value with size 32 to match size of target (8)" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270971996 "|top|clk_div_LR:LR_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_data clk_div_data:data_clk_div " "Elaborating entity \"clk_div_data\" for hierarchy \"clk_div_data:data_clk_div\"" {  } { { "top.v" "data_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270971996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_div_data.v(28) " "Verilog HDL assignment warning at clk_div_data.v(28): truncated value with size 32 to match size of target (5)" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270971997 "|top|clk_div_data:data_clk_div"}
{ "Warning" "WSGN_SEARCH_FILE" "data_input.v 1 1 " "Using design file data_input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_input " "Found entity 1: data_input" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637270972007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637270972007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_input data_input:rpi_data " "Elaborating entity \"data_input\" for hierarchy \"data_input:rpi_data\"" {  } { { "top.v" "rpi_data" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270972007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_input.v(17) " "Verilog HDL assignment warning at data_input.v(17): truncated value with size 32 to match size of target (5)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270972013 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_input.v(21) " "Verilog HDL assignment warning at data_input.v(21): truncated value with size 32 to match size of target (6)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270972014 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 24 data_input.v(27) " "Verilog HDL assignment warning at data_input.v(27): truncated value with size 64 to match size of target (24)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270972017 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_input.v(28) " "Verilog HDL assignment warning at data_input.v(28): truncated value with size 32 to match size of target (6)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270972017 "|top|data_input:rpi_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shift data_shift:shift " "Elaborating entity \"data_shift\" for hierarchy \"data_shift:shift\"" {  } { { "top.v" "shift" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270972058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_shift.v(14) " "Verilog HDL assignment warning at data_shift.v(14): truncated value with size 32 to match size of target (5)" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637270972059 "|top|data_shift:shift"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ar " "Net \"ar\" is missing source, defaulting to GND" {  } { { "top.v" "ar" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637270972097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1637270972097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637270972440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "master GND " "Pin \"master\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637270972485 "|top|master"} { "Warning" "WMLS_MLS_STUCK_PIN" "lr_clk GND " "Pin \"lr_clk\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637270972485 "|top|lr_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial GND " "Pin \"serial\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637270972485 "|top|serial"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637270972485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637270972511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637270972691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637270972691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637270972755 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rpi_clk " "No output dependent on input pin \"rpi_clk\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637270972755 "|top|rpi_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rpi_serial " "No output dependent on input pin \"rpi_serial\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637270972755 "|top|rpi_serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637270972755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637270972756 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637270972756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637270972756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637270972770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 15:29:32 2021 " "Processing ended: Thu Nov 18 15:29:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637270972770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637270972770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637270972770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637270972770 ""}
