

================================================================
== Synthesis Summary Report of 'master'
================================================================
+ General Information: 
    * Date:           Tue May 31 15:50:24 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        MagicWand
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ master                                        |  Timing|  -0.21|   442811|  4.428e+06|         -|   442812|     -|        no|  44 (7%)|  37 (2%)|   5563 (1%)|   9279 (4%)|    -|
    | + grp_convolution1_1_fu_326                    |  Timing|  -0.21|   223257|  2.233e+06|         -|   223257|     -|        no|  22 (3%)|        -|  1197 (~0%)|  1826 (~0%)|    -|
    |  o VITIS_LOOP_9_1                              |       -|   7.30|   223256|  2.233e+06|     27907|        -|     8|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_11_2                            |       -|   7.30|    27904|  2.790e+05|       218|        -|   128|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_13_3                           |       -|   7.30|      216|  2.160e+03|        72|        -|     3|        no|        -|        -|           -|           -|    -|
    | + grp_maxPool_1_fu_338                         |       -|   1.75|    29713|  2.971e+05|         -|    29713|     -|        no|        -|        -|   354 (~0%)|   880 (~0%)|    -|
    |  o VITIS_LOOP_83_1                             |       -|   7.30|    29712|  2.971e+05|      3714|        -|     8|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_85_2                            |       -|   7.30|     3712|  3.712e+04|        29|        -|   128|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_91_3                           |       -|   7.30|       15|    150.000|         5|        -|     3|        no|        -|        -|           -|           -|    -|
    | + grp_convolution2_fu_344                      |       -|   0.11|   154609|  1.546e+06|         -|   154609|     -|        no|  1 (~0%)|        -|   502 (~0%)|   845 (~0%)|    -|
    |  o VITIS_LOOP_46_1                             |       -|   7.30|   154608|  1.546e+06|      9663|        -|    16|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_48_2                            |       -|   7.30|     9660|  9.660e+04|       230|        -|    42|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_54_4                           |       -|   7.30|       64|    640.000|         8|        -|     8|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_59_5                           |       -|   7.30|       64|    640.000|         8|        -|     8|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_64_6                           |       -|   7.30|       96|    960.000|        12|        -|     8|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_68_7                           |       -|   7.30|       64|    640.000|         8|        -|     8|        no|        -|        -|           -|           -|    -|
    | + grp_maxPool_fu_354                           |       -|   2.50|     5409|  5.409e+04|         -|     5409|     -|        no|        -|        -|   372 (~0%)|   746 (~0%)|    -|
    |  o VITIS_LOOP_83_1                             |       -|   7.30|     5408|  5.408e+04|       338|        -|    16|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_85_2                            |       -|   7.30|      336|  3.360e+03|         8|        -|    42|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_91_3                           |       -|   7.30|        4|     40.000|         4|        -|     1|        no|        -|        -|           -|           -|    -|
    | + grp_master_Pipeline_VITIS_LOOP_143_2_fu_360  |       -|   0.17|       36|    360.000|         -|       36|     -|        no|        -|        -|   325 (~0%)|   109 (~0%)|    -|
    |  o VITIS_LOOP_143_2                            |       -|   7.30|       34|    340.000|        32|        1|     4|       yes|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_103_1                             |       -|   7.30|    29184|  2.918e+05|      1824|        -|    16|        no|        -|        -|           -|           -|    -|
    |  o VITIS_LOOP_106_2                            |       -|   7.30|     1820|  1.820e+04|       130|        -|    14|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_110_4                           |       -|   7.30|      128|  1.280e+03|         8|        -|    16|        no|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_124_1                             |       -|   7.30|      520|  5.200e+03|       130|        -|     4|        no|        -|        -|           -|           -|    -|
    |  o VITIS_LOOP_127_2                            |       -|   7.30|      128|  1.280e+03|         8|        -|    16|        no|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_138_1                             |       -|   7.30|       72|    720.000|        18|        -|     4|        no|        -|        -|           -|           -|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| input_r_address0 | 9        |
| input_r_address1 | 9        |
| input_r_q0       | 32       |
| input_r_q1       | 32       |
| out_r_address0   | 2        |
| out_r_d0         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | float*   |
| out      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Name          | HW Type | HW Usage |
+----------+------------------+---------+----------+
| input    | input_r_address0 | port    | offset   |
| input    | input_r_ce0      | port    |          |
| input    | input_r_q0       | port    |          |
| input    | input_r_address1 | port    | offset   |
| input    | input_r_ce1      | port    |          |
| input    | input_r_q1       | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_d0         | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

