library ieee;

use ieee.std_logic_1164.all;

entity Decodificador is
	port(
		I: in std_logic_vector(3 downto 0);
		S: out std_logic_vector(7 downto 0)
	);
end Decodificador;

architecture rt1 of Decodificador is
begin
	with E select
	S <=  "00000001" when "000",
			"00000010" when "001",
			"00000100" when "010",
			"00001000" when "011",
			"00010000" when "100",
			"00100000" when "101",
			"01000000" when "110",
			"10000000" when others;
end rt1;