$date
	Sun Mar 12 19:28:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux4_tb $end
$scope module DUT $end
$var wire 4 ! data_in [3:0] $end
$var wire 2 " select [1:0] $end
$var reg 1 # out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
b0 !
$end
#10000
1#
b1 !
#20000
0#
b10 !
#30000
b100 !
#40000
b1 "
b0 !
#50000
b1 !
#60000
1#
b10 !
#70000
0#
b100 !
#80000
b10 "
b0 !
#90000
b1 !
#100000
b10 !
#110000
1#
b100 !
#120000
0#
b11 "
b0 !
#130000
b1 !
#140000
b10 !
#150000
b100 !
#160000
