#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  1 13:22:48 2025
# Process ID         : 35287
# Current directory  : /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/vivado.log
# Journal file       : /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/vivado.jou
# Running On         : yxh-ASUS-TUF-Gaming-F15-FX507ZM-FX507ZM
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 4099.745 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16364 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18512 MB
# Available Virtual  : 7842 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/hls_data.json outdir=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip srcdir=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/misc
INFO: Copied 20 verilog file(s) to /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/hdl/verilog
INFO: Copied 20 vhdl file(s) to /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/hdl/vhdl
Generating 2 subcores in /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/hdl/ip.tmp:
impl/misc/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/hdl/verilog
INFO: Generating kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/hdl/vhdl/kernel_cholesky_0.vhd (kernel_cholesky_0)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface matrixAStrm
INFO: Add ap_fifo interface matrixLStrm
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/xilinx_com_hls_kernel_cholesky_0_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 13:22:58 2025...
