-- VHDL for IBM SMS ALD page 14.71.21.1
-- Title: B AR RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 3:55:17 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_21_1_B_AR_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_A_RING_2_TIME:	 in STD_LOGIC;
		PS_SET_B_AR:	 in STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 in STD_LOGIC;
		MS_NOT_ADDR_DBL_OP_CODES:	 in STD_LOGIC;
		MS_SYSTEM_RESET:	 in STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		PS_INDEX_REQUIRED:	 in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F:	 in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME:	 in STD_LOGIC;
		PS_I_RING_8_TIME:	 in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		MS_1_ADDR_PLUS_MOD_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME:	 in STD_LOGIC;
		MS_RESET_B_AR:	 out STD_LOGIC;
		PS_2ND_ADDR_INDEX_RES_CTRL:	 out STD_LOGIC;
		MS_RESET_D_AR_1:	 out STD_LOGIC;
		MS_RESET_D_AR_3_1401:	 out STD_LOGIC;
		MS_RESET_D_AR_2:	 out STD_LOGIC);
end ALD_14_71_21_1_B_AR_RESET;

architecture behavioral of ALD_14_71_21_1_B_AR_RESET is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_2A_C: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_1D_R: STD_LOGIC;
	signal OUT_3E_R: STD_LOGIC;
	signal OUT_3F_K: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_G: STD_LOGIC;
	signal OUT_3I_P: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;
	signal OUT_DOT_3H: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PS_I_RING_5_TIME AND PS_A_RING_2_TIME AND PS_INDEX_REQUIRED );
	OUT_2A_C <= NOT(OUT_DOT_4A AND OUT_3B_R );
	OUT_4B_G <= NOT(PS_LOGIC_GATE_EARLY_F AND MS_NOT_ADDR_DBL_OP_CODES );
	OUT_3B_R <= NOT(PS_SET_B_AR AND PS_CONSOLE_CYCLE_START );
	OUT_3C_C <= NOT(PS_B_OR_E_OR_F_CYCLE_CTRL AND PS_LOGIC_GATE_EARLY_B );
	OUT_2C_G <= NOT(OUT_3C_C AND MS_SYSTEM_RESET AND OUT_3D_E );

	SMS_AEK_1C: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_2C,	-- Pin D
		IN2 => OUT_1D_R,	-- Pin E
		OUT1 => OUT_1C_C );

	OUT_5D_C <= NOT(PS_A_RING_2_TIME AND PS_I_RING_10_TIME AND PS_INDEX_REQUIRED );
	OUT_4D_D <= NOT OUT_5D_C;
	OUT_3D_E <= NOT(OUT_4D_D AND PS_LOGIC_GATE_EARLY_F );
	OUT_1D_R <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_3E_R <= NOT(MS_NOT_ADDR_DBL_OP_CODES AND PS_A_CH_NOT_WM_BIT );
	OUT_3F_K <= NOT(PS_LOGIC_GATE_EARLY_F AND PS_I_RING_1_OR_1401_AND_3_TIME );
	OUT_4G_K <= NOT(PS_A_CH_NOT_WM_BIT AND PS_LOGIC_GATE_EARLY_F );
	OUT_2G_G <= NOT(OUT_DOT_4G AND OUT_DOT_3E AND OUT_DOT_3H );
	OUT_4H_G <= NOT(PS_I_RING_8_TIME AND PS_1401_COND_TEST_OP_CODE );
	OUT_3H_G <= NOT(PS_A_CH_NOT_WM_BIT AND MS_1_ADDR_PLUS_MOD_OP_CODES );
	OUT_3I_P <= NOT(PS_LOGIC_GATE_EARLY_F AND PS_I_RING_6_OR_1401_AND_8_TIME );
	OUT_DOT_4A <= OUT_4A_G OR OUT_4B_G;
	OUT_DOT_2C <= OUT_2A_C OR OUT_2C_G OR OUT_2G_G;
	OUT_DOT_3E <= OUT_3E_R OR OUT_3F_K;
	OUT_DOT_4G <= OUT_4G_K OR OUT_4H_G;
	OUT_DOT_3H <= OUT_3H_G OR OUT_3I_P;

	MS_RESET_B_AR <= OUT_1C_C;
	PS_2ND_ADDR_INDEX_RES_CTRL <= OUT_4D_D;
	MS_RESET_D_AR_1 <= OUT_DOT_3E;
	MS_RESET_D_AR_3_1401 <= OUT_DOT_4G;
	MS_RESET_D_AR_2 <= OUT_DOT_3H;


end;
