

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'
================================================================
* Date:           Fri Jun  7 16:43:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14093|    14093|  70.465 us|  70.465 us|  14093|  14093|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_for_ap_1  |    14091|    14091|        23|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 11, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 26 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 27 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten13"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln41 = store i3 0, i3 %n" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 31 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln43 = store i9 0, i9 %y" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 32 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i22"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i11 %indvar_flatten13" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 34 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten13_load, i11 1280" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 35 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln41 = add i11 %indvar_flatten13_load, i11 1" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 36 'add' 'add_ln41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc45.i55, void %if.end.i.i.i.i.preheader.exitStub" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 37 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%y_load = load i9 %y" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 38 'load' 'y_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n_load = load i3 %n" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 39 'load' 'n_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%icmp_ln43 = icmp_eq  i9 %y_load, i9 320" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 40 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i9 0, i9 %y_load" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 41 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%add_ln41_2 = add i3 %n_load, i3 1" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 42 'add' 'add_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.20ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i3 %add_ln41_2, i3 %n_load" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 43 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln41_1" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 44 'trunc' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty, i2 %empty, i2 0" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast72 = zext i6 %tmp_1" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 46 'zext' 'p_cast72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %select_ln41" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 47 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln49 = add i7 %p_cast72, i7 24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 48 'add' 'add_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %add_ln49" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 49 'zext' 'zext_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Weights_addr_7 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 50 'getelementptr' 'Weights_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 51 'load' 'Weights_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%OutPadConv1_addr = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln43_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 52 'getelementptr' 'OutPadConv1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%OutPadConv1_load = load i11 %OutPadConv1_addr" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 53 'load' 'OutPadConv1_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln49_1 = add i9 %select_ln41, i9 1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 54 'add' 'add_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i9 %add_ln49_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 55 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln49_2 = add i7 %p_cast72, i7 25" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 56 'add' 'add_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i7 %add_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 57 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Weights_addr_8 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 58 'getelementptr' 'Weights_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 59 'load' 'Weights_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_1 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 60 'getelementptr' 'OutPadConv1_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 61 'load' 'OutPadConv1_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln41 = store i11 %add_ln41, i11 %indvar_flatten13" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 62 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln41 = store i3 %select_ln41_1, i3 %n" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 63 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln43 = store i9 %add_ln49_1, i9 %y" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 64 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 65 'load' 'Weights_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %Weights_load_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 66 'sext' 'sext_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%OutPadConv1_load = load i11 %OutPadConv1_addr" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 67 'load' 'OutPadConv1_load' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i16 %OutPadConv1_load" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 68 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.38ns)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 69 'mul' 'mul_ln49' <Predicate = (!icmp_ln41)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 70 'load' 'Weights_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i16 %Weights_load_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 71 'sext' 'sext_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 72 'load' 'OutPadConv1_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i16 %OutPadConv1_load_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 73 'sext' 'sext_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 74 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_3)   --->   "%mul_ln49_1 = mul i24 %sext_ln49_3, i24 %sext_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 74 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln49, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 75 'partselect' 'tmp_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln49_4 = add i9 %select_ln41, i9 2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 76 'add' 'add_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i9 %add_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 77 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln49_5 = add i7 %p_cast72, i7 26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 78 'add' 'add_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i7 %add_ln49_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 79 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%Weights_addr_9 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 80 'getelementptr' 'Weights_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 81 'load' 'Weights_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_2 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 82 'getelementptr' 'OutPadConv1_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 83 'load' 'OutPadConv1_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_2 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln49_7 = add i9 %select_ln41, i9 3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 84 'add' 'add_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i9 %add_ln49_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 85 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln49_8 = add i7 %p_cast72, i7 27" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 86 'add' 'add_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i7 %add_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 87 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%Weights_addr_10 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 88 'getelementptr' 'Weights_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 89 'load' 'Weights_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_3 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 90 'getelementptr' 'OutPadConv1_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 91 'load' 'OutPadConv1_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i9 %select_ln41" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 92 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 93 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_3)   --->   "%mul_ln49_1 = mul i24 %sext_ln49_3, i24 %sext_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 93 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 94 'load' 'Weights_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln49_4 = sext i16 %Weights_load_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 95 'sext' 'sext_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 96 'load' 'OutPadConv1_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln49_5 = sext i16 %OutPadConv1_load_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 97 'sext' 'sext_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 98 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_6)   --->   "%mul_ln49_2 = mul i24 %sext_ln49_5, i24 %sext_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 98 'mul' 'mul_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 99 'load' 'Weights_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 100 'load' 'OutPadConv1_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_3 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln49_10 = add i9 %select_ln41, i9 4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 101 'add' 'add_ln49_10' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i9 %add_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 102 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln49_11 = add i7 %p_cast72, i7 28" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 103 'add' 'add_ln49_11' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln49_8 = zext i7 %add_ln49_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 104 'zext' 'zext_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%Weights_addr_11 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 105 'getelementptr' 'Weights_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 106 'load' 'Weights_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_4 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 107 'getelementptr' 'OutPadConv1_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (1.23ns)   --->   "%OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 108 'load' 'OutPadConv1_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_3 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln49_13 = add i10 %zext_ln43_3, i10 324" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 109 'add' 'add_ln49_13' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i10 %add_ln49_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 110 'zext' 'zext_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln49_14 = add i7 %p_cast72, i7 29" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 111 'add' 'add_ln49_14' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln49_10 = zext i7 %add_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 112 'zext' 'zext_ln49_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%Weights_addr_12 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 113 'getelementptr' 'Weights_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 114 'load' 'Weights_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_5 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 115 'getelementptr' 'OutPadConv1_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (1.23ns)   --->   "%OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 116 'load' 'OutPadConv1_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_3)   --->   "%mul_ln49_1 = mul i24 %sext_ln49_3, i24 %sext_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 117 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_3 = add i24 %shl_ln1, i24 %mul_ln49_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 119 'add' 'add_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_6)   --->   "%mul_ln49_2 = mul i24 %sext_ln49_5, i24 %sext_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 120 'mul' 'mul_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln49_6 = sext i16 %Weights_load_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 121 'sext' 'sext_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln49_7 = sext i16 %OutPadConv1_load_3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 122 'sext' 'sext_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 123 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_9)   --->   "%mul_ln49_3 = mul i24 %sext_ln49_7, i24 %sext_ln49_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 123 'mul' 'mul_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 124 'load' 'Weights_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 125 [1/2] (1.23ns)   --->   "%OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 125 'load' 'OutPadConv1_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_4 : Operation 126 [1/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 126 'load' 'Weights_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 127 [1/2] (1.23ns)   --->   "%OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 127 'load' 'OutPadConv1_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_4 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln49_16 = add i10 %zext_ln43_3, i10 325" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 128 'add' 'add_ln49_16' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln49_11 = zext i10 %add_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 129 'zext' 'zext_ln49_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.78ns)   --->   "%add_ln49_17 = add i7 %p_cast72, i7 30" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 130 'add' 'add_ln49_17' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln49_12 = zext i7 %add_ln49_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 131 'zext' 'zext_ln49_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%Weights_addr_13 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 132 'getelementptr' 'Weights_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 133 'load' 'Weights_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_6 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 134 'getelementptr' 'OutPadConv1_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (1.23ns)   --->   "%OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 135 'load' 'OutPadConv1_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_4 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln49_19 = add i10 %zext_ln43_3, i10 326" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 136 'add' 'add_ln49_19' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln49_13 = zext i10 %add_ln49_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 137 'zext' 'zext_ln49_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln49_20 = add i7 %p_cast72, i7 31" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 138 'add' 'add_ln49_20' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln49_14 = zext i7 %add_ln49_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 139 'zext' 'zext_ln49_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%Weights_addr_14 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 140 'getelementptr' 'Weights_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 141 'load' 'Weights_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_7 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 142 'getelementptr' 'OutPadConv1_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (1.23ns)   --->   "%OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 143 'load' 'OutPadConv1_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 144 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_3 = add i24 %shl_ln1, i24 %mul_ln49_1" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 144 'add' 'add_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_6)   --->   "%mul_ln49_2 = mul i24 %sext_ln49_5, i24 %sext_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 145 'mul' 'mul_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_3, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 146 'partselect' 'tmp_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln49_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 147 'bitconcatenate' 'shl_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_6 = add i24 %shl_ln49_1, i24 %mul_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 148 'add' 'add_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_9)   --->   "%mul_ln49_3 = mul i24 %sext_ln49_7, i24 %sext_ln49_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 149 'mul' 'mul_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln49_8 = sext i16 %Weights_load_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 150 'sext' 'sext_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln49_9 = sext i16 %OutPadConv1_load_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 151 'sext' 'sext_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 152 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_12)   --->   "%mul_ln49_4 = mul i24 %sext_ln49_9, i24 %sext_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 152 'mul' 'mul_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 153 'load' 'Weights_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 154 [1/2] (1.23ns)   --->   "%OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 154 'load' 'OutPadConv1_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_5 : Operation 155 [1/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 155 'load' 'Weights_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 156 [1/2] (1.23ns)   --->   "%OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 156 'load' 'OutPadConv1_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_5 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln49_22 = add i10 %zext_ln43_3, i10 327" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 157 'add' 'add_ln49_22' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln49_15 = zext i10 %add_ln49_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 158 'zext' 'zext_ln49_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.77ns)   --->   "%add_ln49_23 = add i7 %p_cast72, i7 32" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 159 'add' 'add_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln49_16 = zext i7 %add_ln49_23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 160 'zext' 'zext_ln49_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%Weights_addr_15 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 161 'getelementptr' 'Weights_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 162 'load' 'Weights_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_8 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 163 'getelementptr' 'OutPadConv1_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (1.23ns)   --->   "%OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 164 'load' 'OutPadConv1_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_5 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln49_25 = add i10 %zext_ln43_3, i10 328" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 165 'add' 'add_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln49_17 = zext i10 %add_ln49_25" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 166 'zext' 'zext_ln49_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.77ns)   --->   "%add_ln49_26 = add i7 %p_cast72, i7 33" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 167 'add' 'add_ln49_26' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln49_18 = zext i7 %add_ln49_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 168 'zext' 'zext_ln49_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%Weights_addr_16 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 169 'getelementptr' 'Weights_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 170 'load' 'Weights_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_9 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 171 'getelementptr' 'OutPadConv1_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (1.23ns)   --->   "%OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 172 'load' 'OutPadConv1_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_6 = add i24 %shl_ln49_1, i24 %mul_ln49_2" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 173 'add' 'add_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_9)   --->   "%mul_ln49_3 = mul i24 %sext_ln49_7, i24 %sext_ln49_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 174 'mul' 'mul_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_6, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 175 'partselect' 'tmp_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln49_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 176 'bitconcatenate' 'shl_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_9 = add i24 %shl_ln49_2, i24 %mul_ln49_3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 177 'add' 'add_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_12)   --->   "%mul_ln49_4 = mul i24 %sext_ln49_9, i24 %sext_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 178 'mul' 'mul_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln49_10 = sext i16 %Weights_load_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 179 'sext' 'sext_ln49_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln49_11 = sext i16 %OutPadConv1_load_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 180 'sext' 'sext_ln49_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 181 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_15)   --->   "%mul_ln49_5 = mul i24 %sext_ln49_11, i24 %sext_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 181 'mul' 'mul_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 182 'load' 'Weights_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 183 [1/2] (1.23ns)   --->   "%OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 183 'load' 'OutPadConv1_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_6 : Operation 184 [1/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 184 'load' 'Weights_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 185 [1/2] (1.23ns)   --->   "%OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 185 'load' 'OutPadConv1_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_6 : Operation 186 [1/1] (0.78ns)   --->   "%add_ln49_28 = add i10 %zext_ln43_3, i10 648" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 186 'add' 'add_ln49_28' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln49_19 = zext i10 %add_ln49_28" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 187 'zext' 'zext_ln49_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.77ns)   --->   "%add_ln49_29 = add i7 %p_cast72, i7 34" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 188 'add' 'add_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln49_20 = zext i7 %add_ln49_29" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 189 'zext' 'zext_ln49_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%Weights_addr_17 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 190 'getelementptr' 'Weights_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 191 [2/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 191 'load' 'Weights_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_10 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 192 'getelementptr' 'OutPadConv1_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 193 [2/2] (1.23ns)   --->   "%OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 193 'load' 'OutPadConv1_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_6 : Operation 194 [1/1] (0.78ns)   --->   "%add_ln49_31 = add i10 %zext_ln43_3, i10 649" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 194 'add' 'add_ln49_31' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln49_21 = zext i10 %add_ln49_31" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 195 'zext' 'zext_ln49_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.77ns)   --->   "%add_ln49_32 = add i7 %p_cast72, i7 35" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 196 'add' 'add_ln49_32' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln49_22 = zext i7 %add_ln49_32" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 197 'zext' 'zext_ln49_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%Weights_addr_18 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 198 'getelementptr' 'Weights_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 199 'load' 'Weights_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_11 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_21" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 200 'getelementptr' 'OutPadConv1_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 201 [2/2] (1.23ns)   --->   "%OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 201 'load' 'OutPadConv1_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 202 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_9 = add i24 %shl_ln49_2, i24 %mul_ln49_3" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 202 'add' 'add_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_12)   --->   "%mul_ln49_4 = mul i24 %sext_ln49_9, i24 %sext_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 203 'mul' 'mul_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_9, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 204 'partselect' 'tmp_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln49_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 205 'bitconcatenate' 'shl_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 206 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_12 = add i24 %shl_ln49_3, i24 %mul_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 206 'add' 'add_ln49_12' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_15)   --->   "%mul_ln49_5 = mul i24 %sext_ln49_11, i24 %sext_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 207 'mul' 'mul_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln49_12 = sext i16 %Weights_load_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 208 'sext' 'sext_ln49_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln49_13 = sext i16 %OutPadConv1_load_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 209 'sext' 'sext_ln49_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 210 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_18)   --->   "%mul_ln49_6 = mul i24 %sext_ln49_13, i24 %sext_ln49_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 210 'mul' 'mul_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 211 'load' 'Weights_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 212 [1/2] (1.23ns)   --->   "%OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 212 'load' 'OutPadConv1_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_7 : Operation 213 [1/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 213 'load' 'Weights_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 214 [1/2] (1.23ns)   --->   "%OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 214 'load' 'OutPadConv1_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_7 : Operation 215 [1/1] (0.78ns)   --->   "%add_ln49_34 = add i10 %zext_ln43_3, i10 650" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 215 'add' 'add_ln49_34' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln49_23 = zext i10 %add_ln49_34" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 216 'zext' 'zext_ln49_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.77ns)   --->   "%add_ln49_35 = add i7 %p_cast72, i7 36" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 217 'add' 'add_ln49_35' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln49_24 = zext i7 %add_ln49_35" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 218 'zext' 'zext_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%Weights_addr_19 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 219 'getelementptr' 'Weights_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 220 [2/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 220 'load' 'Weights_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_12 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 221 'getelementptr' 'OutPadConv1_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 222 [2/2] (1.23ns)   --->   "%OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 222 'load' 'OutPadConv1_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_7 : Operation 223 [1/1] (0.78ns)   --->   "%add_ln49_37 = add i10 %zext_ln43_3, i10 651" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 223 'add' 'add_ln49_37' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln49_25 = zext i10 %add_ln49_37" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 224 'zext' 'zext_ln49_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.77ns)   --->   "%add_ln49_38 = add i7 %p_cast72, i7 37" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 225 'add' 'add_ln49_38' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln49_26 = zext i7 %add_ln49_38" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 226 'zext' 'zext_ln49_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%Weights_addr_20 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 227 'getelementptr' 'Weights_addr_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 228 [2/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 228 'load' 'Weights_load_20' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_13 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_25" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 229 'getelementptr' 'OutPadConv1_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 230 [2/2] (1.23ns)   --->   "%OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 230 'load' 'OutPadConv1_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i9 %select_ln41" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 231 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 232 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_12 = add i24 %shl_ln49_3, i24 %mul_ln49_4" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 232 'add' 'add_ln49_12' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_15)   --->   "%mul_ln49_5 = mul i24 %sext_ln49_11, i24 %sext_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 233 'mul' 'mul_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_12, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 234 'partselect' 'tmp_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln49_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 235 'bitconcatenate' 'shl_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 236 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_15 = add i24 %shl_ln49_4, i24 %mul_ln49_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 236 'add' 'add_ln49_15' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 237 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_18)   --->   "%mul_ln49_6 = mul i24 %sext_ln49_13, i24 %sext_ln49_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 237 'mul' 'mul_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln49_14 = sext i16 %Weights_load_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 238 'sext' 'sext_ln49_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln49_15 = sext i16 %OutPadConv1_load_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 239 'sext' 'sext_ln49_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 240 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_21)   --->   "%mul_ln49_7 = mul i24 %sext_ln49_15, i24 %sext_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 240 'mul' 'mul_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 241 [1/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 241 'load' 'Weights_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 242 [1/2] (1.23ns)   --->   "%OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 242 'load' 'OutPadConv1_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_8 : Operation 243 [1/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 243 'load' 'Weights_load_20' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 244 [1/2] (1.23ns)   --->   "%OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 244 'load' 'OutPadConv1_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_8 : Operation 245 [1/1] (0.78ns)   --->   "%add_ln49_40 = add i10 %zext_ln43_3, i10 652" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 245 'add' 'add_ln49_40' <Predicate = (!icmp_ln41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln49_27 = zext i10 %add_ln49_40" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 246 'zext' 'zext_ln49_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.77ns)   --->   "%add_ln49_41 = add i7 %p_cast72, i7 38" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 247 'add' 'add_ln49_41' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln49_28 = zext i7 %add_ln49_41" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 248 'zext' 'zext_ln49_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%Weights_addr_21 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_28" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 249 'getelementptr' 'Weights_addr_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 250 [2/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 250 'load' 'Weights_load_21' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_14 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_27" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 251 'getelementptr' 'OutPadConv1_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 252 [2/2] (1.23ns)   --->   "%OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 252 'load' 'OutPadConv1_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_8 : Operation 253 [1/1] (0.79ns)   --->   "%add_ln49_43 = add i11 %zext_ln43_2, i11 972" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 253 'add' 'add_ln49_43' <Predicate = (!icmp_ln41)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln49_29 = zext i11 %add_ln49_43" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 254 'zext' 'zext_ln49_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.77ns)   --->   "%add_ln49_44 = add i7 %p_cast72, i7 39" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 255 'add' 'add_ln49_44' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln49_30 = zext i7 %add_ln49_44" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 256 'zext' 'zext_ln49_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%Weights_addr_22 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_30" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 257 'getelementptr' 'Weights_addr_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 258 [2/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 258 'load' 'Weights_load_22' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_15 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_29" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 259 'getelementptr' 'OutPadConv1_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (1.23ns)   --->   "%OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 260 'load' 'OutPadConv1_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 261 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_15 = add i24 %shl_ln49_4, i24 %mul_ln49_5" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 261 'add' 'add_ln49_15' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_18)   --->   "%mul_ln49_6 = mul i24 %sext_ln49_13, i24 %sext_ln49_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 262 'mul' 'mul_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_15, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 263 'partselect' 'tmp_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln49_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 264 'bitconcatenate' 'shl_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 265 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_18 = add i24 %shl_ln49_5, i24 %mul_ln49_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 265 'add' 'add_ln49_18' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 266 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_21)   --->   "%mul_ln49_7 = mul i24 %sext_ln49_15, i24 %sext_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 266 'mul' 'mul_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln49_16 = sext i16 %Weights_load_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 267 'sext' 'sext_ln49_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln49_17 = sext i16 %OutPadConv1_load_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 268 'sext' 'sext_ln49_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 269 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_24)   --->   "%mul_ln49_8 = mul i24 %sext_ln49_17, i24 %sext_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 269 'mul' 'mul_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 270 [1/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 270 'load' 'Weights_load_21' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 271 [1/2] (1.23ns)   --->   "%OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 271 'load' 'OutPadConv1_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_9 : Operation 272 [1/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 272 'load' 'Weights_load_22' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 273 [1/2] (1.23ns)   --->   "%OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 273 'load' 'OutPadConv1_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_9 : Operation 274 [1/1] (0.79ns)   --->   "%add_ln49_46 = add i11 %zext_ln43_2, i11 973" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 274 'add' 'add_ln49_46' <Predicate = (!icmp_ln41)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln49_31 = zext i11 %add_ln49_46" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 275 'zext' 'zext_ln49_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.77ns)   --->   "%add_ln49_47 = add i7 %p_cast72, i7 40" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 276 'add' 'add_ln49_47' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln49_32 = zext i7 %add_ln49_47" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 277 'zext' 'zext_ln49_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%Weights_addr_23 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_32" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 278 'getelementptr' 'Weights_addr_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 279 [2/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 279 'load' 'Weights_load_23' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_16 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_31" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 280 'getelementptr' 'OutPadConv1_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 281 [2/2] (1.23ns)   --->   "%OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 281 'load' 'OutPadConv1_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_9 : Operation 282 [1/1] (0.79ns)   --->   "%add_ln49_49 = add i11 %zext_ln43_2, i11 974" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 282 'add' 'add_ln49_49' <Predicate = (!icmp_ln41)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln49_33 = zext i11 %add_ln49_49" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 283 'zext' 'zext_ln49_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.77ns)   --->   "%add_ln49_50 = add i7 %p_cast72, i7 41" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 284 'add' 'add_ln49_50' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln49_34 = zext i7 %add_ln49_50" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 285 'zext' 'zext_ln49_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%Weights_addr_24 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_34" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 286 'getelementptr' 'Weights_addr_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 287 [2/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 287 'load' 'Weights_load_24' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_17 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_33" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 288 'getelementptr' 'OutPadConv1_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (1.23ns)   --->   "%OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 289 'load' 'OutPadConv1_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 290 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_18 = add i24 %shl_ln49_5, i24 %mul_ln49_6" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 290 'add' 'add_ln49_18' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_21)   --->   "%mul_ln49_7 = mul i24 %sext_ln49_15, i24 %sext_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 291 'mul' 'mul_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_18, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 292 'partselect' 'tmp_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln49_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 293 'bitconcatenate' 'shl_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_21 = add i24 %shl_ln49_6, i24 %mul_ln49_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 294 'add' 'add_ln49_21' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 295 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_24)   --->   "%mul_ln49_8 = mul i24 %sext_ln49_17, i24 %sext_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 295 'mul' 'mul_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln49_18 = sext i16 %Weights_load_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 296 'sext' 'sext_ln49_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln49_19 = sext i16 %OutPadConv1_load_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 297 'sext' 'sext_ln49_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 298 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_27)   --->   "%mul_ln49_9 = mul i24 %sext_ln49_19, i24 %sext_ln49_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 298 'mul' 'mul_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 299 [1/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 299 'load' 'Weights_load_23' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 300 [1/2] (1.23ns)   --->   "%OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 300 'load' 'OutPadConv1_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_10 : Operation 301 [1/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 301 'load' 'Weights_load_24' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 302 [1/2] (1.23ns)   --->   "%OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 302 'load' 'OutPadConv1_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_10 : Operation 303 [1/1] (0.79ns)   --->   "%add_ln49_52 = add i11 %zext_ln43_2, i11 975" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 303 'add' 'add_ln49_52' <Predicate = (!icmp_ln41)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln49_35 = zext i11 %add_ln49_52" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 304 'zext' 'zext_ln49_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.77ns)   --->   "%add_ln49_53 = add i7 %p_cast72, i7 42" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 305 'add' 'add_ln49_53' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln49_36 = zext i7 %add_ln49_53" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 306 'zext' 'zext_ln49_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%Weights_addr_25 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_36" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 307 'getelementptr' 'Weights_addr_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 308 [2/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 308 'load' 'Weights_load_25' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_18 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_35" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 309 'getelementptr' 'OutPadConv1_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 310 [2/2] (1.23ns)   --->   "%OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 310 'load' 'OutPadConv1_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_10 : Operation 311 [1/1] (0.79ns)   --->   "%add_ln49_55 = add i11 %zext_ln43_2, i11 976" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 311 'add' 'add_ln49_55' <Predicate = (!icmp_ln41)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln49_37 = zext i11 %add_ln49_55" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 312 'zext' 'zext_ln49_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.77ns)   --->   "%add_ln49_56 = add i7 %p_cast72, i7 43" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 313 'add' 'add_ln49_56' <Predicate = (!icmp_ln41)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln49_38 = zext i7 %add_ln49_56" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 314 'zext' 'zext_ln49_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%Weights_addr_26 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_38" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 315 'getelementptr' 'Weights_addr_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 316 [2/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 316 'load' 'Weights_load_26' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_19 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_37" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 317 'getelementptr' 'OutPadConv1_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 318 [2/2] (1.23ns)   --->   "%OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 318 'load' 'OutPadConv1_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%arrayidx9_sum = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %select_ln41_1" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 319 'bitconcatenate' 'arrayidx9_sum' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%arrayidx9_sum_cast_cast_cast = sext i6 %arrayidx9_sum" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 320 'sext' 'arrayidx9_sum_cast_cast_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%arrayidx9_sum_cast_cast_cast_cast = zext i7 %arrayidx9_sum_cast_cast_cast" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 321 'zext' 'arrayidx9_sum_cast_cast_cast_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%Weights_addr_6 = getelementptr i16 %Weights, i64 0, i64 %arrayidx9_sum_cast_cast_cast_cast" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 322 'getelementptr' 'Weights_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 323 [2/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 323 'load' 'Weights_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_21 = add i24 %shl_ln49_6, i24 %mul_ln49_7" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 324 'add' 'add_ln49_21' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 325 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_24)   --->   "%mul_ln49_8 = mul i24 %sext_ln49_17, i24 %sext_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 325 'mul' 'mul_ln49_8' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_21, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 326 'partselect' 'tmp_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln49_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 327 'bitconcatenate' 'shl_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 328 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_24 = add i24 %shl_ln49_7, i24 %mul_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 328 'add' 'add_ln49_24' <Predicate = (!icmp_ln41)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 329 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_27)   --->   "%mul_ln49_9 = mul i24 %sext_ln49_19, i24 %sext_ln49_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 329 'mul' 'mul_ln49_9' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln49_20 = sext i16 %Weights_load_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 330 'sext' 'sext_ln49_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln49_21 = sext i16 %OutPadConv1_load_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 331 'sext' 'sext_ln49_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 332 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_30)   --->   "%mul_ln49_10 = mul i24 %sext_ln49_21, i24 %sext_ln49_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 332 'mul' 'mul_ln49_10' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 333 [1/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 333 'load' 'Weights_load_25' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 334 [1/2] (1.23ns)   --->   "%OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 334 'load' 'OutPadConv1_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>
ST_11 : Operation 335 [1/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 335 'load' 'Weights_load_26' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 336 [1/2] (1.23ns)   --->   "%OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 336 'load' 'OutPadConv1_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1296> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 337 [1/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 337 'load' 'Weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 338 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_24 = add i24 %shl_ln49_7, i24 %mul_ln49_8" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 338 'add' 'add_ln49_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_27)   --->   "%mul_ln49_9 = mul i24 %sext_ln49_19, i24 %sext_ln49_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 339 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_24, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 340 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln49_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 341 'bitconcatenate' 'shl_ln49_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_27 = add i24 %shl_ln49_8, i24 %mul_ln49_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 342 'add' 'add_ln49_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 343 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_30)   --->   "%mul_ln49_10 = mul i24 %sext_ln49_21, i24 %sext_ln49_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 343 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln49_22 = sext i16 %Weights_load_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 344 'sext' 'sext_ln49_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln49_23 = sext i16 %OutPadConv1_load_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 345 'sext' 'sext_ln49_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_33)   --->   "%mul_ln49_11 = mul i24 %sext_ln49_23, i24 %sext_ln49_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 346 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 452 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 347 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_27 = add i24 %shl_ln49_8, i24 %mul_ln49_9" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 347 'add' 'add_ln49_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_30)   --->   "%mul_ln49_10 = mul i24 %sext_ln49_21, i24 %sext_ln49_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 348 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_27, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 349 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln49_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 350 'bitconcatenate' 'shl_ln49_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_30 = add i24 %shl_ln49_9, i24 %mul_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 351 'add' 'add_ln49_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 352 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_33)   --->   "%mul_ln49_11 = mul i24 %sext_ln49_23, i24 %sext_ln49_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 352 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln49_24 = sext i16 %Weights_load_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 353 'sext' 'sext_ln49_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln49_25 = sext i16 %OutPadConv1_load_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 354 'sext' 'sext_ln49_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_36)   --->   "%mul_ln49_12 = mul i24 %sext_ln49_25, i24 %sext_ln49_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 355 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 356 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_30 = add i24 %shl_ln49_9, i24 %mul_ln49_10" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 356 'add' 'add_ln49_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 357 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_33)   --->   "%mul_ln49_11 = mul i24 %sext_ln49_23, i24 %sext_ln49_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 357 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_30, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 358 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln49_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 359 'bitconcatenate' 'shl_ln49_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_33 = add i24 %shl_ln49_s, i24 %mul_ln49_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 360 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 361 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_36)   --->   "%mul_ln49_12 = mul i24 %sext_ln49_25, i24 %sext_ln49_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 361 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln49_26 = sext i16 %Weights_load_20" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 362 'sext' 'sext_ln49_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln49_27 = sext i16 %OutPadConv1_load_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 363 'sext' 'sext_ln49_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_39)   --->   "%mul_ln49_13 = mul i24 %sext_ln49_27, i24 %sext_ln49_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 364 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 365 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_33 = add i24 %shl_ln49_s, i24 %mul_ln49_11" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 365 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_36)   --->   "%mul_ln49_12 = mul i24 %sext_ln49_25, i24 %sext_ln49_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 366 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_33, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 367 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln49_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 368 'bitconcatenate' 'shl_ln49_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 369 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_36 = add i24 %shl_ln49_10, i24 %mul_ln49_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 369 'add' 'add_ln49_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 370 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_39)   --->   "%mul_ln49_13 = mul i24 %sext_ln49_27, i24 %sext_ln49_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 370 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln49_28 = sext i16 %Weights_load_21" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 371 'sext' 'sext_ln49_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln49_29 = sext i16 %OutPadConv1_load_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 372 'sext' 'sext_ln49_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_42)   --->   "%mul_ln49_14 = mul i24 %sext_ln49_29, i24 %sext_ln49_28" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 373 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 374 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_36 = add i24 %shl_ln49_10, i24 %mul_ln49_12" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 374 'add' 'add_ln49_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 375 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_39)   --->   "%mul_ln49_13 = mul i24 %sext_ln49_27, i24 %sext_ln49_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 375 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_36, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 376 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln49_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 377 'bitconcatenate' 'shl_ln49_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 378 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_39 = add i24 %shl_ln49_11, i24 %mul_ln49_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 378 'add' 'add_ln49_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 379 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_42)   --->   "%mul_ln49_14 = mul i24 %sext_ln49_29, i24 %sext_ln49_28" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 379 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln49_30 = sext i16 %Weights_load_22" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 380 'sext' 'sext_ln49_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln49_31 = sext i16 %OutPadConv1_load_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 381 'sext' 'sext_ln49_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 382 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_45)   --->   "%mul_ln49_15 = mul i24 %sext_ln49_31, i24 %sext_ln49_30" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 382 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 383 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_39 = add i24 %shl_ln49_11, i24 %mul_ln49_13" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 383 'add' 'add_ln49_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 384 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_42)   --->   "%mul_ln49_14 = mul i24 %sext_ln49_29, i24 %sext_ln49_28" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 384 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_39, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 385 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln49_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 386 'bitconcatenate' 'shl_ln49_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 387 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_42 = add i24 %shl_ln49_12, i24 %mul_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 387 'add' 'add_ln49_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 388 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_45)   --->   "%mul_ln49_15 = mul i24 %sext_ln49_31, i24 %sext_ln49_30" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 388 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln49_32 = sext i16 %Weights_load_23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 389 'sext' 'sext_ln49_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln49_33 = sext i16 %OutPadConv1_load_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 390 'sext' 'sext_ln49_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_48)   --->   "%mul_ln49_16 = mul i24 %sext_ln49_33, i24 %sext_ln49_32" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 391 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 392 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_42 = add i24 %shl_ln49_12, i24 %mul_ln49_14" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 392 'add' 'add_ln49_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_45)   --->   "%mul_ln49_15 = mul i24 %sext_ln49_31, i24 %sext_ln49_30" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 393 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_42, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 394 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln49_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 395 'bitconcatenate' 'shl_ln49_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 396 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_45 = add i24 %shl_ln49_13, i24 %mul_ln49_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 396 'add' 'add_ln49_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 397 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_48)   --->   "%mul_ln49_16 = mul i24 %sext_ln49_33, i24 %sext_ln49_32" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 397 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln49_34 = sext i16 %Weights_load_24" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 398 'sext' 'sext_ln49_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln49_35 = sext i16 %OutPadConv1_load_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 399 'sext' 'sext_ln49_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 400 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_51)   --->   "%mul_ln49_17 = mul i24 %sext_ln49_35, i24 %sext_ln49_34" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 400 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 401 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_45 = add i24 %shl_ln49_13, i24 %mul_ln49_15" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 401 'add' 'add_ln49_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 402 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_48)   --->   "%mul_ln49_16 = mul i24 %sext_ln49_33, i24 %sext_ln49_32" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 402 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_45, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 403 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln49_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 404 'bitconcatenate' 'shl_ln49_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_48 = add i24 %shl_ln49_14, i24 %mul_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 405 'add' 'add_ln49_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 406 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_51)   --->   "%mul_ln49_17 = mul i24 %sext_ln49_35, i24 %sext_ln49_34" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 406 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln49_36 = sext i16 %Weights_load_25" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 407 'sext' 'sext_ln49_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln49_37 = sext i16 %OutPadConv1_load_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 408 'sext' 'sext_ln49_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_54)   --->   "%mul_ln49_18 = mul i24 %sext_ln49_37, i24 %sext_ln49_36" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 409 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 410 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_48 = add i24 %shl_ln49_14, i24 %mul_ln49_16" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 410 'add' 'add_ln49_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 411 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_51)   --->   "%mul_ln49_17 = mul i24 %sext_ln49_35, i24 %sext_ln49_34" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 411 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_48, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 412 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln49_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 413 'bitconcatenate' 'shl_ln49_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 414 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_51 = add i24 %shl_ln49_15, i24 %mul_ln49_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 414 'add' 'add_ln49_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 415 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_54)   --->   "%mul_ln49_18 = mul i24 %sext_ln49_37, i24 %sext_ln49_36" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 415 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln49_38 = sext i16 %Weights_load_26" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 416 'sext' 'sext_ln49_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln49_39 = sext i16 %OutPadConv1_load_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 417 'sext' 'sext_ln49_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 418 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_57)   --->   "%mul_ln49_19 = mul i24 %sext_ln49_39, i24 %sext_ln49_38" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 418 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 419 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_51 = add i24 %shl_ln49_15, i24 %mul_ln49_17" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 419 'add' 'add_ln49_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_54)   --->   "%mul_ln49_18 = mul i24 %sext_ln49_37, i24 %sext_ln49_36" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 420 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_51, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 421 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln49_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 422 'bitconcatenate' 'shl_ln49_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_54 = add i24 %shl_ln49_16, i24 %mul_ln49_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 423 'add' 'add_ln49_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 424 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_57)   --->   "%mul_ln49_19 = mul i24 %sext_ln49_39, i24 %sext_ln49_38" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 424 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 425 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_54 = add i24 %shl_ln49_16, i24 %mul_ln49_18" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 425 'add' 'add_ln49_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_57)   --->   "%mul_ln49_19 = mul i24 %sext_ln49_39, i24 %sext_ln49_38" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 426 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_54, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 427 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln49_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 428 'bitconcatenate' 'shl_ln49_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 429 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_57 = add i24 %shl_ln49_17, i24 %mul_ln49_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 429 'add' 'add_ln49_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.09>
ST_23 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_loop_for_ap_1_str"   --->   Operation 430 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 431 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i20 = sext i16 %Weights_load_6" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 432 'sext' 'conv_i_i13_i93_i20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 433 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 434 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty, i6 0" [Conv.cpp:41->CNN.cpp:34]   --->   Operation 435 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %p_shl6" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 436 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 437 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 437 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 438 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_57 = add i24 %shl_ln49_17, i24 %mul_ln49_19" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 438 'add' 'add_ln49_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_57, i32 8, i32 23" [Conv.cpp:49->CNN.cpp:34]   --->   Operation 439 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i16 %s" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 440 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (0.85ns)   --->   "%add_ln51 = add i17 %sext_ln51, i17 %conv_i_i13_i93_i20" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 441 'add' 'add_ln51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln51, i32 16" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 442 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.77ns)   --->   "%add_ln51_3 = add i9 %zext_ln43, i9 %select_ln41" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 443 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %add_ln51_3" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 444 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 445 [1/1] (0.78ns)   --->   "%add_ln51_1 = add i11 %zext_ln51, i11 %p_shl5_cast" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 445 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i11 %add_ln51_1" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 446 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%OutConv1_addr = getelementptr i16 %OutConv1, i64 0, i64 %zext_ln51_1" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 447 'getelementptr' 'OutConv1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.85ns)   --->   "%add_ln51_2 = add i16 %Weights_load_6, i16 %s" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 448 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [1/1] (0.35ns)   --->   "%select_ln51 = select i1 %tmp, i16 0, i16 %add_ln51_2" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 449 'select' 'select_ln51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 450 [1/1] (1.23ns)   --->   "%store_ln51 = store i16 %select_ln51, i11 %OutConv1_addr" [Conv.cpp:51->CNN.cpp:34]   --->   Operation 450 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body4.i22" [Conv.cpp:43->CNN.cpp:34]   --->   Operation 451 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.614ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', Conv.cpp:43->CNN.cpp:34) of constant 0 on local variable 'y', Conv.cpp:43->CNN.cpp:34 [10]  (0.427 ns)
	'load' operation 9 bit ('y_load', Conv.cpp:43->CNN.cpp:34) on local variable 'y', Conv.cpp:43->CNN.cpp:34 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln43', Conv.cpp:43->CNN.cpp:34) [22]  (0.776 ns)
	'select' operation 9 bit ('select_ln41', Conv.cpp:41->CNN.cpp:34) [23]  (0.398 ns)
	'add' operation 9 bit ('add_ln49_1', Conv.cpp:49->CNN.cpp:34) [52]  (0.776 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_1', Conv.cpp:49->CNN.cpp:34) [59]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_1', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [60]  (1.237 ns)

 <State 2>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_7', Conv.cpp:49->CNN.cpp:34) on array 'Weights' [46]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln49', Conv.cpp:49->CNN.cpp:34) [51]  (2.380 ns)

 <State 3>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_9', Conv.cpp:49->CNN.cpp:34) on array 'Weights' [71]  (1.237 ns)
	'mul' operation 24 bit of DSP[79] ('mul_ln49_2', Conv.cpp:49->CNN.cpp:34) [76]  (0.996 ns)

 <State 4>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_16', Conv.cpp:49->CNN.cpp:34) [122]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_6', Conv.cpp:49->CNN.cpp:34) [129]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_6', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [130]  (1.237 ns)

 <State 5>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_22', Conv.cpp:49->CNN.cpp:34) [150]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_8', Conv.cpp:49->CNN.cpp:34) [157]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_8', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [158]  (1.237 ns)

 <State 6>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_28', Conv.cpp:49->CNN.cpp:34) [178]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_10', Conv.cpp:49->CNN.cpp:34) [185]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_10', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [186]  (1.237 ns)

 <State 7>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln49_34', Conv.cpp:49->CNN.cpp:34) [206]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_12', Conv.cpp:49->CNN.cpp:34) [213]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_12', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [214]  (1.237 ns)

 <State 8>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln49_43', Conv.cpp:49->CNN.cpp:34) [248]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_15', Conv.cpp:49->CNN.cpp:34) [255]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_15', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [256]  (1.237 ns)

 <State 9>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln49_46', Conv.cpp:49->CNN.cpp:34) [262]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_16', Conv.cpp:49->CNN.cpp:34) [269]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_16', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [270]  (1.237 ns)

 <State 10>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln49_52', Conv.cpp:49->CNN.cpp:34) [290]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_18', Conv.cpp:49->CNN.cpp:34) [297]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv1_load_18', Conv.cpp:49->CNN.cpp:34) on array 'OutPadConv1' [298]  (1.237 ns)

 <State 11>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[149] ('add_ln49_21', Conv.cpp:49->CNN.cpp:34) [149]  (0.645 ns)
	'add' operation 24 bit of DSP[163] ('add_ln49_24', Conv.cpp:49->CNN.cpp:34) [163]  (0.645 ns)

 <State 12>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[163] ('add_ln49_24', Conv.cpp:49->CNN.cpp:34) [163]  (0.645 ns)
	'add' operation 24 bit of DSP[177] ('add_ln49_27', Conv.cpp:49->CNN.cpp:34) [177]  (0.645 ns)

 <State 13>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[177] ('add_ln49_27', Conv.cpp:49->CNN.cpp:34) [177]  (0.645 ns)
	'add' operation 24 bit of DSP[191] ('add_ln49_30', Conv.cpp:49->CNN.cpp:34) [191]  (0.645 ns)

 <State 14>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[191] ('add_ln49_30', Conv.cpp:49->CNN.cpp:34) [191]  (0.645 ns)
	'add' operation 24 bit of DSP[205] ('add_ln49_33', Conv.cpp:49->CNN.cpp:34) [205]  (0.645 ns)

 <State 15>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[205] ('add_ln49_33', Conv.cpp:49->CNN.cpp:34) [205]  (0.645 ns)
	'add' operation 24 bit of DSP[219] ('add_ln49_36', Conv.cpp:49->CNN.cpp:34) [219]  (0.645 ns)

 <State 16>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[219] ('add_ln49_36', Conv.cpp:49->CNN.cpp:34) [219]  (0.645 ns)
	'add' operation 24 bit of DSP[233] ('add_ln49_39', Conv.cpp:49->CNN.cpp:34) [233]  (0.645 ns)

 <State 17>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[233] ('add_ln49_39', Conv.cpp:49->CNN.cpp:34) [233]  (0.645 ns)
	'add' operation 24 bit of DSP[247] ('add_ln49_42', Conv.cpp:49->CNN.cpp:34) [247]  (0.645 ns)

 <State 18>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[247] ('add_ln49_42', Conv.cpp:49->CNN.cpp:34) [247]  (0.645 ns)
	'add' operation 24 bit of DSP[261] ('add_ln49_45', Conv.cpp:49->CNN.cpp:34) [261]  (0.645 ns)

 <State 19>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[261] ('add_ln49_45', Conv.cpp:49->CNN.cpp:34) [261]  (0.645 ns)
	'add' operation 24 bit of DSP[275] ('add_ln49_48', Conv.cpp:49->CNN.cpp:34) [275]  (0.645 ns)

 <State 20>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[275] ('add_ln49_48', Conv.cpp:49->CNN.cpp:34) [275]  (0.645 ns)
	'add' operation 24 bit of DSP[289] ('add_ln49_51', Conv.cpp:49->CNN.cpp:34) [289]  (0.645 ns)

 <State 21>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[289] ('add_ln49_51', Conv.cpp:49->CNN.cpp:34) [289]  (0.645 ns)
	'add' operation 24 bit of DSP[303] ('add_ln49_54', Conv.cpp:49->CNN.cpp:34) [303]  (0.645 ns)

 <State 22>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[303] ('add_ln49_54', Conv.cpp:49->CNN.cpp:34) [303]  (0.645 ns)
	'add' operation 24 bit of DSP[317] ('add_ln49_57', Conv.cpp:49->CNN.cpp:34) [317]  (0.645 ns)

 <State 23>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[317] ('add_ln49_57', Conv.cpp:49->CNN.cpp:34) [317]  (0.645 ns)
	'add' operation 16 bit ('add_ln51_2', Conv.cpp:51->CNN.cpp:34) [327]  (0.853 ns)
	'select' operation 16 bit ('select_ln51', Conv.cpp:51->CNN.cpp:34) [328]  (0.357 ns)
	'store' operation 0 bit ('store_ln51', Conv.cpp:51->CNN.cpp:34) of variable 'select_ln51', Conv.cpp:51->CNN.cpp:34 on array 'OutConv1' [329]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
