{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530533872676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530533872680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 09:17:52 2018 " "Processing started: Mon Jul  2 09:17:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530533872680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530533872680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map bancoROM -c bancoROM --generate_functional_sim_netlist " "Command: quartus_map bancoROM -c bancoROM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530533872681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530533872875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoROM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bancoROM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bancoROM " "Found entity 1: bancoROM" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530533872972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530533872972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bancoROM " "Elaborating entity \"bancoROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530533873035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programaFEEC.bdf 1 1 " "Using design file programaFEEC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programaFEEC " "Found entity 1: programaFEEC" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530533873066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530533873066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programaFEEC programaFEEC:inst2 " "Elaborating entity \"programaFEEC\" for hierarchy \"programaFEEC:inst2\"" {  } { { "bancoROM.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 200 832 1016 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530533873068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderROM.bdf 1 1 " "Using design file decoderROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderROM " "Found entity 1: decoderROM" {  } { { "decoderROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/decoderROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530533873314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530533873314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderROM programaFEEC:inst2\|decoderROM:inst257 " "Elaborating entity \"decoderROM\" for hierarchy \"programaFEEC:inst2\|decoderROM:inst257\"" {  } { { "programaFEEC.bdf" "inst257" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 320 1184 1320 416 "inst257" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530533873315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderSEL.bdf 1 1 " "Using design file decoderSEL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderSEL " "Found entity 1: decoderSEL" {  } { { "decoderSEL.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/decoderSEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530533873357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530533873357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderSEL decoderSEL:inst " "Elaborating entity \"decoderSEL\" for hierarchy \"decoderSEL:inst\"" {  } { { "bancoROM.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 176 1200 1312 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530533873359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaROM.bdf 1 1 " "Using design file memoriaROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530533873385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530533873385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:inst1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:inst1\"" {  } { { "bancoROM.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 80 832 1016 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530533873387 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst259 " "Primitive \"VCC\" of instance \"inst259\" not used" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 16 424 456 32 "inst259" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530533873601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530533873828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 09:17:53 2018 " "Processing ended: Mon Jul  2 09:17:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530533873828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530533873828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530533873828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530533873828 ""}
