Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Thu Apr 03 14:11:34 2014
| Host         : lab713 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 86 register/latch pins with no clock driven by: system_i/joystk2_0/SS_reg_i_2/O and possible clock pin by: system_i/joystk2_0/U0/SerialClock/CLKOUT_reg/Q 
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 171 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 17 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 42 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.139        0.000                      0                 3693        0.066        0.000                      0                 3693        4.020        0.000                       0                  1932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 62.500}       125.000         8.000           
clk_fpga_2  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.139        0.000                      0                 3510        0.066        0.000                      0                 3510        4.020        0.000                       0                  1879  
clk_fpga_1                                                                                                                                                    122.845        0.000                       0                     1  
clk_fpga_2         29.925        0.000                      0                  111        0.147        0.000                      0                  111       19.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0          4.043        0.000                      0                    3        0.097        0.000                      0                    3  
clk_fpga_0    clk_fpga_2          4.339        0.000                      0                    1        1.245        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.760        0.000                      0                   68        0.342        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SVGA_core_0/U0/next_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.744ns (20.652%)  route 6.701ns (79.348%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        1.904     4.785    system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X58Y103                                                     r  system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518     5.303 r  system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=383, routed)         6.701    12.004    system_i/SVGA_core_0/M_AXI_ARESETN
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.124    12.128 r  system_i/SVGA_core_0/next_addr[18]_i_4/O
                         net (fo=1, routed)           0.000    12.128    system_i/SVGA_core_0/n_0_next_addr[18]_i_4
    SLICE_X26Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.661 r  system_i/SVGA_core_0/next_addr_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    system_i/SVGA_core_0/n_0_next_addr_reg[18]_i_1
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.778 r  system_i/SVGA_core_0/next_addr_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.778    system_i/SVGA_core_0/n_0_next_addr_reg[22]_i_1
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.895 r  system_i/SVGA_core_0/next_addr_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.895    system_i/SVGA_core_0/n_0_next_addr_reg[26]_i_1
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.012 r  system_i/SVGA_core_0/next_addr_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.012    system_i/SVGA_core_0/n_0_next_addr_reg[30]_i_1
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218    13.230 r  system_i/SVGA_core_0/next_addr_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.230    system_i/SVGA_core_0/n_7_next_addr_reg[31]_i_2
    SLICE_X26Y60         FDRE                                         r  system_i/SVGA_core_0/U0/next_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        1.519    13.986    system_i/SVGA_core_0/M_AXI_ACLK
    SLICE_X26Y60                                                      r  system_i/SVGA_core_0/U0/next_addr_reg[31]/C
                         clock pessimism              0.428    14.414    
                         clock uncertainty           -0.154    14.260    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.109    14.369    system_i/SVGA_core_0/U0/next_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  1.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.317%)  route 0.144ns (46.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        0.660     1.855    system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X58Y100                                                     r  system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     2.019 r  system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.144     2.163    system_i/processing_system7_0_axi_periph/xbar/aresetn
    SLICE_X58Y98         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        0.848     2.221    system_i/processing_system7_0_axi_periph/xbar/aclk
    SLICE_X58Y98                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.183     2.038    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.059     2.097    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y9   system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X34Y87  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y92  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack      122.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 62.5 }
Period:             125.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual   Slack    Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     125.000  122.845  BUFGCTRL_X0Y17  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       29.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.925ns  (required time - arrival time)
  Source:                 system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 1.014ns (11.254%)  route 7.996ns (88.746%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 42.801 - 40.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          1.757     3.051    system_i/SVGA_core_0/SYS_VGA_CLK
    SLICE_X16Y49                                                      r  system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg[1]/Q
                         net (fo=10, routed)          3.348     6.917    system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg__0[1]
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  system_i/SVGA_core_0/line_data_done_d[0]_i_2/O
                         net (fo=3, routed)           2.132     9.173    system_i/SVGA_core_0/n_0_line_data_done_d[0]_i_2
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.297 f  system_i/SVGA_core_0/cycle_count[9]_i_1/O
                         net (fo=11, routed)          1.033    10.331    system_i/SVGA_core_0/n_0_cycle_count[9]_i_1
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.124    10.455 r  system_i/SVGA_core_0/de_i_i_1/O
                         net (fo=2, routed)           0.796    11.251    system_i/SVGA_core_0/n_0_de_i_i_1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.375 r  system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.686    12.061    system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg_ENARDEN_cooolgate_en_sig_1
    RAMB36_X1Y9          RAMB36E1                                     r  system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0                                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          1.622    42.801    system_i/SVGA_core_0/SYS_VGA_CLK
    RAMB36_X1Y9                                                       r  system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.229    43.030    
                         clock uncertainty           -0.601    42.429    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.986    system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         41.986    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                 29.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/SVGA_core_0/U0/line_buf/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.084%)  route 0.226ns (57.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          0.595     0.930    system_i/SVGA_core_0/SYS_VGA_CLK
    SLICE_X22Y45                                                      r  system_i/SVGA_core_0/U0/line_buf/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  system_i/SVGA_core_0/U0/line_buf/read_addr_reg[8]/Q
                         net (fo=3, routed)           0.226     1.320    system_i/SVGA_core_0/U0/line_buf/ADDR_B[7]
    RAMB36_X1Y9          RAMB36E1                                     r  system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          0.906     1.272    system_i/SVGA_core_0/SYS_VGA_CLK
    RAMB36_X1Y9                                                       r  system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.990    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.173    system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 20 }
Period:             40.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     40.000  37.056  RAMB36_X1Y9   system_i/SVGA_core_0/U0/line_buf/line_ram/ram_reg/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X17Y46  system_i/SVGA_core_0/U0/hysnc_unit/scan_done_i_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X22Y46  system_i/SVGA_core_0/U0/line_buf/read_addr_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/SVGA_core_0/U0/line_data_done_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.642ns (10.088%)  route 5.722ns (89.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns = ( 14.049 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          1.757     3.051    system_i/SVGA_core_0/SYS_VGA_CLK
    SLICE_X16Y47                                                      r  system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg[8]/Q
                         net (fo=8, routed)           5.722     9.291    system_i/SVGA_core_0/U0/hysnc_unit/cycle_count_reg__0[8]
    SLICE_X17Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.415 r  system_i/SVGA_core_0/line_data_done_d[0]_i_1/O
                         net (fo=1, routed)           0.000     9.415    system_i/SVGA_core_0/U0/DATA_DONE
    SLICE_X17Y47         FDRE                                         r  system_i/SVGA_core_0/U0/line_data_done_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        1.581    14.049    system_i/SVGA_core_0/M_AXI_ACLK
    SLICE_X17Y47                                                      r  system_i/SVGA_core_0/U0/line_data_done_d_reg[0]/C
                         clock pessimism              0.000    14.049    
                         clock uncertainty           -0.619    13.429    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)        0.029    13.458    system_i/SVGA_core_0/U0/line_data_done_d_reg[0]
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  4.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/SVGA_core_0/U0/vsync_unit/cycle_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/SVGA_core_0/U0/vscan_done_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.254ns (12.003%)  route 1.862ns (87.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          0.595     0.930    system_i/SVGA_core_0/SYS_VGA_CLK
    SLICE_X16Y44                                                      r  system_i/SVGA_core_0/U0/vsync_unit/cycle_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  system_i/SVGA_core_0/U0/vsync_unit/cycle_count_reg[6]/Q
                         net (fo=7, routed)           1.019     2.113    system_i/SVGA_core_0/U0/vsync_unit/cycle_count_reg__0[6]
    SLICE_X17Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.158 f  system_i/SVGA_core_0/vscan_done_d[0]_i_2/O
                         net (fo=2, routed)           0.843     3.002    system_i/SVGA_core_0/n_0_vscan_done_d[0]_i_2
    SLICE_X17Y45         LUT4 (Prop_lut4_I3_O)        0.045     3.047 r  system_i/SVGA_core_0/vscan_done_d[0]_i_1/O
                         net (fo=1, routed)           0.000     3.047    system_i/SVGA_core_0/U0/VSCAN_DONE
    SLICE_X17Y45         FDRE                                         r  system_i/SVGA_core_0/U0/vscan_done_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        0.865     2.238    system_i/SVGA_core_0/M_AXI_ACLK
    SLICE_X17Y45                                                      r  system_i/SVGA_core_0/U0/vscan_done_d_reg[0]/C
                         clock pessimism              0.000     2.238    
                         clock uncertainty            0.619     2.858    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.092     2.950    system_i/SVGA_core_0/U0/vscan_done_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 system_i/SVGA_core_0/U0/sys_rst_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.132ns  (logic 0.456ns (14.561%)  route 2.676ns (85.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    4.638ns = ( 34.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780    32.780    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    32.881 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        1.757    34.638    system_i/SVGA_core_0/M_AXI_ACLK
    SLICE_X15Y45                                                      r  system_i/SVGA_core_0/U0/sys_rst_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456    35.094 r  system_i/SVGA_core_0/U0/sys_rst_delay_reg[5]/Q
                         net (fo=1, routed)           2.676    37.770    system_i/SVGA_core_0/sys_rst_delay[5]
    SLICE_X14Y45         FDRE                                         r  system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0                                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          1.580    42.759    system_i/SVGA_core_0/SYS_VGA_CLK
    SLICE_X14Y45                                                      r  system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]/C
                         clock pessimism              0.000    42.759    
                         clock uncertainty           -0.619    42.140    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)       -0.031    42.109    system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]
  -------------------------------------------------------------------
                         required time                         42.109    
                         arrival time                         -37.770    
  -------------------------------------------------------------------
                         slack                                  4.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 system_i/SVGA_core_0/U0/sys_rst_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.141ns (10.340%)  route 1.223ns (89.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        0.596     1.791    system_i/SVGA_core_0/M_AXI_ACLK
    SLICE_X15Y45                                                      r  system_i/SVGA_core_0/U0/sys_rst_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  system_i/SVGA_core_0/U0/sys_rst_delay_reg[5]/Q
                         net (fo=1, routed)           1.223     3.155    system_i/SVGA_core_0/sys_rst_delay[5]
    SLICE_X14Y45         FDRE                                         r  system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=51, routed)          0.865     1.231    system_i/SVGA_core_0/SYS_VGA_CLK
    SLICE_X14Y45                                                      r  system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]/C
                         clock pessimism              0.000     1.231    
                         clock uncertainty            0.619     1.850    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.059     1.909    system_i/SVGA_core_0/U0/VGA_rst_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  1.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/joystk2_0/U0/genSndRec/clkCount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.456ns (7.271%)  route 5.815ns (92.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 13.962 - 10.000 ) 
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        1.904     4.785    system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X59Y103                                                     r  system_i/proc_sys_reset/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456     5.241 f  system_i/proc_sys_reset/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=122, routed)         5.815    11.057    system_i/joystk2_0/RST
    SLICE_X47Y5          FDCE                                         f  system_i/joystk2_0/U0/genSndRec/clkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        1.494    13.962    system_i/joystk2_0/CLK
    SLICE_X47Y5                                                       r  system_i/joystk2_0/U0/genSndRec/clkCount_reg[0]/C
                         clock pessimism              0.414    14.376    
                         clock uncertainty           -0.154    14.222    
    SLICE_X47Y5          FDCE (Recov_fdce_C_CLR)     -0.405    13.817    system_i/joystk2_0/U0/genSndRec/clkCount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        0.592     1.787    system_i/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X25Y48                                                      r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.928 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.125     2.053    system_i/axi_mem_intercon/s00_couplers/auto_pc/RST
    SLICE_X27Y48         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1880, routed)        0.860     2.233    system_i/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X27Y48                                                      r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.430     1.803    
    SLICE_X27Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.711    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.342    





