Analysis & Synthesis report for DECA
Sun May 31 22:10:28 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 18. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_dual_boot:dual_boot_0
 19. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller
 20. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 23. Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller"
 24. Port Connectivity Checks: "dual_boot:dual_boot|altera_dual_boot:dual_boot_0"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis INI Usage
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 31 22:10:28 2015       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DECA                                        ;
; Top-level Entity Name              ; DECA                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 74                                          ;
;     Total combinational functions  ; 67                                          ;
;     Dedicated logic registers      ; 62                                          ;
; Total registers                    ; 62                                          ;
; Total pins                         ; 133                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; DECA               ; DECA               ;
; Family name                                                                ; MAX 10             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                         ; Library   ;
+------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; dual_boot/synthesis/dual_boot.v                            ; yes             ; User Verilog HDL File            ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/dual_boot/synthesis/dual_boot.v                            ; dual_boot ;
; dual_boot/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File            ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/dual_boot/synthesis/submodules/altera_reset_controller.v   ; dual_boot ;
; dual_boot/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File            ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/dual_boot/synthesis/submodules/altera_reset_synchronizer.v ; dual_boot ;
; dual_boot/synthesis/submodules/altera_dual_boot.v          ; yes             ; User Verilog HDL File            ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/dual_boot/synthesis/submodules/altera_dual_boot.v          ; dual_boot ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v    ; yes             ; Encrypted User Verilog HDL File  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v    ; dual_boot ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot.v         ; yes             ; Encrypted User Verilog HDL File  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v         ; dual_boot ;
; deca.v                                                     ; yes             ; Auto-Found Verilog HDL File      ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/deca.v                                                     ;           ;
; lpm_shiftreg.tdf                                           ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                      ;           ;
; lpm_constant.inc                                           ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                      ;           ;
; dffeea.inc                                                 ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                            ;           ;
; aglobal150.inc                                             ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                        ;           ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                       ;           ;
; lpm_decode.inc                                             ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                       ;           ;
; cmpconst.inc                                               ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                          ;           ;
; lpm_compare.inc                                            ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                       ;           ;
; lpm_counter.inc                                            ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                       ;           ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                     ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                               ;           ;
; db/cntr_d7i.tdf                                            ; yes             ; Auto-Generated Megafunction      ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/db/cntr_d7i.tdf                                            ;           ;
+------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 74                  ;
;                                             ;                     ;
; Total combinational functions               ; 67                  ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 3                   ;
;     -- 3 input functions                    ; 8                   ;
;     -- <=2 input functions                  ; 56                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 27                  ;
;     -- arithmetic mode                      ; 40                  ;
;                                             ;                     ;
; Total registers                             ; 62                  ;
;     -- Dedicated logic registers            ; 62                  ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 133                 ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 52                  ;
; Total fan-out                               ; 508                 ;
; Average fan-out                             ; 1.17                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                           ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DECA                                                 ; 67 (45)           ; 62 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 133  ; 0            ; 0          ; |DECA                                                                                                                         ; work         ;
;    |dual_boot:dual_boot|                              ; 22 (0)            ; 14 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA|dual_boot:dual_boot                                                                                                     ; dual_boot    ;
;       |altera_dual_boot:dual_boot_0|                  ; 22 (0)            ; 11 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0                                                                        ; dual_boot    ;
;          |alt_dual_boot_avmm:alt_dual_boot_avmm_comp| ; 22 (1)            ; 11 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ; dual_boot    ;
;             |alt_dual_boot:alt_dual_boot|             ; 21 (21)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ; dual_boot    ;
;       |altera_reset_controller:rst_controller|        ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA|dual_boot:dual_boot|altera_reset_controller:rst_controller                                                              ; dual_boot    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA|dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                   ; dual_boot    ;
+-------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                      ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                               ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 15.0    ; N/A          ; N/A          ; |DECA|dual_boot:dual_boot                                                                                                     ; dual_boot.qsys  ;
; Altera ; altera_dual_boot        ; 15.0    ; N/A          ; N/A          ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0                                                                        ; dual_boot.qsys  ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ;                 ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ;                 ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |DECA|dual_boot:dual_boot|altera_reset_controller:rst_controller                                                              ; dual_boot.qsys  ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; Name                             ; current_state.STATE_CLR_BUSY ; current_state.STATE_CLR_END ; current_state.STATE_CLR_WR_INREG ; current_state.STATE_CLR_RD_INREG ; current_state.STATE_CLR_RD_APP2 ; current_state.STATE_CLR_RD_APP1 ; current_state.STATE_CLR_RD_WD ; current_state.STATE_CLR ; current_state.STATE_WRITE_UPDATE ; current_state.STATE_WRITE ; current_state.STATE_WRITE_SETUP ; current_state.STATE_READ_UPDATE ; current_state.STATE_READ_EXTRA ; current_state.STATE_READ ; current_state.STATE_READ_CAPTURE ; current_state.STATE_READ_DUMMY ; current_state.STATE_READ_WRITE ; current_state.STATE_READ_SETUP ; current_state.STATE_SAME ; current_state.STATE_INIT ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; current_state.STATE_INIT         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 0                        ;
; current_state.STATE_SAME         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 1                        ; 1                        ;
; current_state.STATE_READ_SETUP   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 1                              ; 0                        ; 1                        ;
; current_state.STATE_READ_WRITE   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 1                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_DUMMY   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 1                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_CAPTURE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 1                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 1                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_EXTRA   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 1                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_UPDATE  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 1                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_SETUP  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 1                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE        ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 1                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_UPDATE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 1                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR          ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 1                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_WD    ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 1                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP1  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 1                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP2  ; 0                            ; 0                           ; 0                                ; 0                                ; 1                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_INREG ; 0                            ; 0                           ; 0                                ; 1                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_WR_INREG ; 0                            ; 0                           ; 1                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_END      ; 0                            ; 1                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_BUSY     ; 1                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[0..37]                                             ; Merged with dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0..4]                                              ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]                                                ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[39]                                                ; Merged with dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~5                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~6                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~7                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~8                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~9                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME                                          ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                     ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP2                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                         ; Merged with dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0..40]                                ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                          ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock                                                                                                                               ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                            ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                           ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                      ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                          ; Lost fanout                                                                                                                                                        ;
; Total Number of Removed Registers = 122                                                                                                                                                   ;                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]        ; Stuck at GND              ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy,                                                           ;
;                                                                                                                                                  ; due to stuck port data_in ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[40],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[39],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[38],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[37],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[36],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[35],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[34],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[33],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[32],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[31],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[30],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[29],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[28],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[27],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[26],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[25],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[24],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[23],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[22],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[21],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[20],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[19],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[18],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[17],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[16],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[15],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[14],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[13],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[12],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[11],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[10],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[9],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[8],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[7],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[6],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[5],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[4],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[3],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[2],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[1],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0]  ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME ; Stuck at GND              ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE,                                 ;
;                                                                                                                                                  ; due to stuck port data_in ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE,                               ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY,                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE,                               ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ,                                       ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA,                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk,                                                         ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE,                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR,                                        ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG,                               ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END,                                    ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY,                                   ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]        ; Stuck at GND              ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                              ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 11      ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                                        ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DECA|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_dual_boot:dual_boot_0 ;
+------------------------+------------------+---------------------------------------------------+
; Parameter Name         ; Value            ; Type                                              ;
+------------------------+------------------+---------------------------------------------------+
; LPM_TYPE               ; ALTERA_DUAL_BOOT ; String                                            ;
; INTENDED_DEVICE_FAMILY ; MAX 10           ; String                                            ;
; A_WIDTH                ; 3                ; Signed Integer                                    ;
; WD_WIDTH               ; 4                ; Signed Integer                                    ;
; RD_WIDTH               ; 17               ; Signed Integer                                    ;
; MAX_DATA_WIDTH         ; 32               ; Signed Integer                                    ;
; CONFIG_CYCLE           ; 29               ; Signed Integer                                    ;
; RESET_TIMER_CYCLE      ; 41               ; Signed Integer                                    ;
+------------------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dual_boot|altera_dual_boot:dual_boot_0" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; avmm_rcv_address   ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_read      ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_writedata ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_write     ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_readdata  ; Output ; Info     ; Explicitly unconnected              ;
+--------------------+--------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 133                         ;
; cycloneiii_ff         ; 62                          ;
;     CLR               ; 32                          ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 10                          ;
; cycloneiii_io_obuf    ; 39                          ;
; cycloneiii_lcell_comb ; 67                          ;
;     arith             ; 40                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 7                           ;
;     normal            ; 27                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
; fiftyfivenm_rublock   ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 1.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis INI Usage                                                                                               ;
+----------------------+-------------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                                 ;
+----------------------+-------------------------------------------------------------------------------------------------------+
; Initialization file: ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/quartus.ini ;
; dev_password0        ; d0070c637d8467d2d0641c29e9a8e6a984b8460f88985ca12233613224222356234175554555754551655555555405        ;
+----------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun May 31 22:09:57 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DECA -c DECA
Info: Using INI file E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/LedBreathe/quartus.ini
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.v
    Info (12023): Found entity 1: dual_boot
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v
    Info (12023): Found entity 1: altera_dual_boot
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v
    Info (12023): Found entity 1: alt_dual_boot_avmm
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v
    Info (12023): Found entity 1: alt_dual_boot
Warning (12125): Using design file deca.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DECA
Info (12127): Elaborating entity "DECA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at deca.v(181): truncated value with size 32 to match size of target (27)
Warning (10034): Output port "HDMI_TX_D" at deca.v(87) has no driver
Warning (10034): Output port "NET_TXD" at deca.v(111) has no driver
Warning (10034): Output port "AUDIO_DIN_MFP1" at deca.v(57) has no driver
Warning (10034): Output port "AUDIO_MCLK" at deca.v(60) has no driver
Warning (10034): Output port "AUDIO_SCL_SS_n" at deca.v(63) has no driver
Warning (10034): Output port "AUDIO_SCLK_MFP3" at deca.v(64) has no driver
Warning (10034): Output port "AUDIO_SDA_MOSI" at deca.v(65) has no driver
Warning (10034): Output port "AUDIO_SPI_SELECT" at deca.v(66) has no driver
Warning (10034): Output port "FLASH_DCLK" at deca.v(71) has no driver
Warning (10034): Output port "FLASH_NCSO" at deca.v(72) has no driver
Warning (10034): Output port "FLASH_RESET_n" at deca.v(73) has no driver
Warning (10034): Output port "GSENSOR_PD" at deca.v(76) has no driver
Warning (10034): Output port "GSENSOR_ST" at deca.v(77) has no driver
Warning (10034): Output port "HDMI_TX_CLK" at deca.v(86) has no driver
Warning (10034): Output port "HDMI_TX_DE" at deca.v(88) has no driver
Warning (10034): Output port "HDMI_TX_HS" at deca.v(89) has no driver
Warning (10034): Output port "HDMI_TX_VS" at deca.v(91) has no driver
Warning (10034): Output port "LIGHT_I2C_SCL" at deca.v(94) has no driver
Warning (10034): Output port "NET_MDC" at deca.v(101) has no driver
Warning (10034): Output port "NET_PCF_EN" at deca.v(103) has no driver
Warning (10034): Output port "NET_RESET_n" at deca.v(104) has no driver
Warning (10034): Output port "NET_TX_EN" at deca.v(110) has no driver
Warning (10034): Output port "PMONITOR_I2C_SCL" at deca.v(115) has no driver
Warning (10034): Output port "RH_TEMP_I2C_SCL" at deca.v(120) has no driver
Warning (10034): Output port "SD_CLK" at deca.v(124) has no driver
Warning (10034): Output port "SD_CMD_DIR" at deca.v(126) has no driver
Warning (10034): Output port "SD_D0_DIR" at deca.v(127) has no driver
Warning (10034): Output port "SD_SEL" at deca.v(131) has no driver
Warning (10034): Output port "TEMP_CS_n" at deca.v(137) has no driver
Warning (10034): Output port "TEMP_SC" at deca.v(138) has no driver
Warning (10034): Output port "USB_CS" at deca.v(143) has no driver
Warning (10034): Output port "USB_RESET_n" at deca.v(148) has no driver
Warning (10034): Output port "USB_STP" at deca.v(150) has no driver
Info (12128): Elaborating entity "dual_boot" for hierarchy "dual_boot:dual_boot"
Info (12128): Elaborating entity "altera_dual_boot" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0"
Info (12128): Elaborating entity "alt_dual_boot_avmm" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp"
Info (12128): Elaborating entity "alt_dual_boot" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg"
Info (12130): Elaborated megafunction instantiation "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg"
Info (12133): Instantiated megafunction "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg"
Info (12130): Elaborated megafunction instantiation "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg"
Info (12133): Instantiated megafunction "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter"
Info (12130): Elaborated megafunction instantiation "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter"
Info (12133): Instantiated megafunction "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf
    Info (12023): Found entity 1: cntr_d7i
Info (12128): Elaborating entity "cntr_d7i" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dual_boot:dual_boot|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CAP_SENSE_I2C_SCL" has no driver
    Warning (13040): bidirectional pin "CAP_SENSE_I2C_SDA" has no driver
    Warning (13040): bidirectional pin "AUDIO_BCLK" has no driver
    Warning (13040): bidirectional pin "AUDIO_GPIO_MFP5" has no driver
    Warning (13040): bidirectional pin "AUDIO_RESET_n" has no driver
    Warning (13040): bidirectional pin "AUDIO_WCLK" has no driver
    Warning (13040): bidirectional pin "FLASH_DATA[0]" has no driver
    Warning (13040): bidirectional pin "FLASH_DATA[1]" has no driver
    Warning (13040): bidirectional pin "FLASH_DATA[2]" has no driver
    Warning (13040): bidirectional pin "FLASH_DATA[3]" has no driver
    Warning (13040): bidirectional pin "HDMI_I2C_SCL" has no driver
    Warning (13040): bidirectional pin "HDMI_I2C_SDA" has no driver
    Warning (13040): bidirectional pin "HDMI_I2S[0]" has no driver
    Warning (13040): bidirectional pin "HDMI_I2S[1]" has no driver
    Warning (13040): bidirectional pin "HDMI_I2S[2]" has no driver
    Warning (13040): bidirectional pin "HDMI_I2S[3]" has no driver
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver
    Warning (13040): bidirectional pin "LIGHT_I2C_SDA" has no driver
    Warning (13040): bidirectional pin "LIGHT_INT" has no driver
    Warning (13040): bidirectional pin "NET_MDIO" has no driver
    Warning (13040): bidirectional pin "PMONITOR_I2C_SDA" has no driver
    Warning (13040): bidirectional pin "RH_TEMP_I2C_SDA" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_D123_DIR" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "TEMP_SIO" has no driver
    Warning (13040): bidirectional pin "USB_DATA[0]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[1]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[2]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[3]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[4]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[5]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[6]" has no driver
    Warning (13040): bidirectional pin "USB_DATA[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUDIO_DIN_MFP1" is stuck at GND
    Warning (13410): Pin "AUDIO_MCLK" is stuck at GND
    Warning (13410): Pin "AUDIO_SCL_SS_n" is stuck at GND
    Warning (13410): Pin "AUDIO_SCLK_MFP3" is stuck at GND
    Warning (13410): Pin "AUDIO_SDA_MOSI" is stuck at GND
    Warning (13410): Pin "AUDIO_SPI_SELECT" is stuck at GND
    Warning (13410): Pin "FLASH_DCLK" is stuck at GND
    Warning (13410): Pin "FLASH_NCSO" is stuck at GND
    Warning (13410): Pin "FLASH_RESET_n" is stuck at GND
    Warning (13410): Pin "GSENSOR_PD" is stuck at GND
    Warning (13410): Pin "GSENSOR_ST" is stuck at GND
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND
    Warning (13410): Pin "HDMI_TX_HS" is stuck at GND
    Warning (13410): Pin "HDMI_TX_VS" is stuck at GND
    Warning (13410): Pin "LIGHT_I2C_SCL" is stuck at GND
    Warning (13410): Pin "NET_MDC" is stuck at GND
    Warning (13410): Pin "NET_PCF_EN" is stuck at GND
    Warning (13410): Pin "NET_RESET_n" is stuck at GND
    Warning (13410): Pin "NET_TX_EN" is stuck at GND
    Warning (13410): Pin "NET_TXD[0]" is stuck at GND
    Warning (13410): Pin "NET_TXD[1]" is stuck at GND
    Warning (13410): Pin "NET_TXD[2]" is stuck at GND
    Warning (13410): Pin "NET_TXD[3]" is stuck at GND
    Warning (13410): Pin "PMONITOR_I2C_SCL" is stuck at GND
    Warning (13410): Pin "RH_TEMP_I2C_SCL" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "SD_CMD_DIR" is stuck at GND
    Warning (13410): Pin "SD_D0_DIR" is stuck at GND
    Warning (13410): Pin "SD_SEL" is stuck at GND
    Warning (13410): Pin "TEMP_CS_n" is stuck at GND
    Warning (13410): Pin "TEMP_SC" is stuck at GND
    Warning (13410): Pin "USB_CS" is stuck at GND
    Warning (13410): Pin "USB_RESET_n" is stuck at GND
    Warning (13410): Pin "USB_STP" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10"
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "AUDIO_DOUT_MFP2"
    Warning (15610): No output dependent on input pin "AUDIO_MISO_MFP4"
    Warning (15610): No output dependent on input pin "HDMI_TX_INT"
    Warning (15610): No output dependent on input pin "NET_COL"
    Warning (15610): No output dependent on input pin "NET_CRS"
    Warning (15610): No output dependent on input pin "NET_RX_CLK"
    Warning (15610): No output dependent on input pin "NET_RX_DV"
    Warning (15610): No output dependent on input pin "NET_RX_ER"
    Warning (15610): No output dependent on input pin "NET_RXD[0]"
    Warning (15610): No output dependent on input pin "NET_RXD[1]"
    Warning (15610): No output dependent on input pin "NET_RXD[2]"
    Warning (15610): No output dependent on input pin "NET_RXD[3]"
    Warning (15610): No output dependent on input pin "NET_TX_CLK"
    Warning (15610): No output dependent on input pin "PMONITOR_ALERT"
    Warning (15610): No output dependent on input pin "RH_TEMP_DRDY_n"
    Warning (15610): No output dependent on input pin "SD_FB_CLK"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "USB_CLKIN"
    Warning (15610): No output dependent on input pin "USB_DIR"
    Warning (15610): No output dependent on input pin "USB_FAULT_n"
    Warning (15610): No output dependent on input pin "USB_NXT"
Info (21057): Implemented 208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 39 bidirectional pins
    Info (21061): Implemented 74 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 161 warnings
    Info: Peak virtual memory: 695 megabytes
    Info: Processing ended: Sun May 31 22:10:28 2015
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:35


