#! /home/dvl/.local/install/ivl/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-75-g306d2fb)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x195a3d0 .scope module, "bitHolder" "bitHolder" 2 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_der"
    .port_info 1 /INPUT 1 "s_izq"
    .port_info 2 /INPUT 1 "d_n"
    .port_info 3 /INPUT 1 "dir"
    .port_info 4 /INPUT 2 "modo"
    .port_info 5 /INPUT 1 "clkenb"
    .port_info 6 /OUTPUT 1 "s_out"
P_0x195c690 .param/l "cantidad_muxes" 0 2 59, +C4<00000000000000000000000000000010>;
P_0x195c6d0 .param/l "notclear" 0 2 74, C4<0>;
P_0x195c710 .param/l "notoe" 0 2 60, C4<0>;
P_0x195c750 .param/l "notpreset" 0 2 73, C4<0>;
o0x7f6764501048 .functor BUFZ 1, C4<z>; HiZ drive
v0x197de40_0 .net "clkenb", 0 0, o0x7f6764501048;  0 drivers
v0x197df00_0 .net "d_in", 0 0, v0x197d5f0_0;  1 drivers
o0x7f6764501648 .functor BUFZ 1, C4<z>; HiZ drive
v0x197dfa0_0 .net "d_n", 0 0, o0x7f6764501648;  0 drivers
o0x7f6764501348 .functor BUFZ 1, C4<z>; HiZ drive
v0x197e0a0_0 .net "dir", 0 0, o0x7f6764501348;  0 drivers
o0x7f6764501798 .functor BUFZ 2, C4<zz>; HiZ drive
v0x197e190_0 .net "modo", 1 0, o0x7f6764501798;  0 drivers
v0x197e280_0 .net "notq", 0 0, v0x197b510_0;  1 drivers
o0x7f67645015e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x197e320_0 .net "s_der", 0 0, o0x7f67645015e8;  0 drivers
o0x7f6764501618 .functor BUFZ 1, C4<z>; HiZ drive
v0x197e3c0_0 .net "s_izq", 0 0, o0x7f6764501618;  0 drivers
v0x197e490_0 .net "s_out", 0 0, v0x197b5d0_0;  1 drivers
L_0x197e8d0 .part o0x7f6764501798, 1, 1;
S_0x1954ee0 .scope module, "bitValue" "ffD" 2 78, 3 31 0, S_0x195a3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "notpreset"
    .port_info 3 /INPUT 1 "notclear"
    .port_info 4 /OUTPUT 1 "q"
    .port_info 5 /OUTPUT 1 "notq"
P_0x1944e10 .param/real "Cl" 0 3 63, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x1944e50 .param/real "Vcc" 0 3 62, Cr<m6999999999999800gfc3>; value=3.30000
P_0x1944e90 .param/real "tphlclkmax" 0 3 60, Cr<m4d99999999999800gfc5>; value=9.70000
P_0x1944ed0 .param/real "tphlclkmin" 0 3 58, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1944f10 .param/real "tphlclktyp" 0 3 59, Cr<m74cccccccccccc00gfc4>; value=7.30000
P_0x1944f50 .param/real "tphlmax" 0 3 52, Cr<m5b33333333333400gfc5>; value=11.4000
P_0x1944f90 .param/real "tphlmin" 0 3 50, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1944fd0 .param/real "tphltyp" 0 3 51, Cr<m6800000000000000gfc4>; value=6.50000
P_0x1945010 .param/real "tplhclkmax" 0 3 57, Cr<m5400000000000000gfc5>; value=10.5000
P_0x1945050 .param/real "tplhclkmin" 0 3 55, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1945090 .param/real "tplhclktyp" 0 3 56, Cr<m7b33333333333400gfc4>; value=7.70000
P_0x19450d0 .param/real "tplhmax" 0 3 49, Cr<m4a66666666666800gfc5>; value=9.30000
P_0x1945110 .param/real "tplhmin" 0 3 47, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1945150 .param/real "tplhtyp" 0 3 48, Cr<m5ccccccccccccc00gfc4>; value=5.80000
v0x1959e40_0 .var/i "c", 31 0;
v0x197b1b0_0 .net "clk", 0 0, o0x7f6764501048;  alias, 0 drivers
v0x197b270_0 .net "d", 0 0, v0x197d5f0_0;  alias, 1 drivers
L_0x7f67644b8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x197b340_0 .net "notclear", 0 0, L_0x7f67644b8060;  1 drivers
L_0x7f67644b8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x197b400_0 .net "notpreset", 0 0, L_0x7f67644b8018;  1 drivers
v0x197b510_0 .var "notq", 0 0;
v0x197b5d0_0 .var "q", 0 0;
E_0x194dcb0 .event edge, v0x197b5d0_0;
E_0x194acc0 .event edge, v0x197b400_0, v0x197b340_0;
E_0x194aec0 .event posedge, v0x197b1b0_0;
S_0x197b790 .scope module, "d_n_prima" "ternarioDoble" 2 64, 4 13 0, S_0x195a3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "s1"
    .port_info 4 /INPUT 1 "s2"
    .port_info 5 /OUTPUT 1 "y"
v0x197d720_0 .net "a", 0 0, o0x7f67645015e8;  alias, 0 drivers
v0x197d800_0 .net "b", 0 0, o0x7f6764501618;  alias, 0 drivers
v0x197d8c0_0 .net "c", 0 0, o0x7f6764501648;  alias, 0 drivers
v0x197d960_0 .net "mux1__mux2", 0 0, v0x197c770_0;  1 drivers
o0x7f6764501318 .functor BUFZ 1, C4<z>; HiZ drive
v0x197da30_0 .net "notoe", 0 0, o0x7f6764501318;  0 drivers
v0x197db70_0 .net "s1", 0 0, o0x7f6764501348;  alias, 0 drivers
v0x197dc10_0 .net "s2", 0 0, L_0x197e8d0;  1 drivers
v0x197dcb0_0 .net "y", 0 0, v0x197d5f0_0;  alias, 1 drivers
L_0x197e630 .concat [ 1 1 0 0], o0x7f6764501618, o0x7f67645015e8;
L_0x197e770 .concat [ 1 1 0 0], o0x7f6764501648, v0x197c770_0;
S_0x197ba20 .scope module, "mux1" "mux" 4 31, 5 33 0, S_0x197b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 2 "a"
    .port_info 2 /INPUT 1 "notoe"
    .port_info 3 /OUTPUT 1 "y"
P_0x197bbf0 .param/real "Cl" 0 5 59, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x197bc30 .param/real "Vcc" 0 5 58, Cr<m6999999999999800gfc3>; value=3.30000
P_0x197bc70 .param/real "tdismax" 0 5 56, Cr<m5800000000000000gfc4>; value=5.50000
P_0x197bcb0 .param/real "tdismin" 0 5 55, Cr<m6666666666666800gfc2>; value=1.60000
P_0x197bcf0 .param/real "tenmax" 0 5 52, Cr<m54cccccccccccc00gfc4>; value=5.30000
P_0x197bd30 .param/l "tenmin" 0 5 51, +C4<00000000000000000000000000000010>;
P_0x197bd70 .param/real "tpdmax" 0 5 48, Cr<m54cccccccccccc00gfc4>; value=5.30000
P_0x197bdb0 .param/real "tpdmin" 0 5 47, Cr<m7333333333333400gfc2>; value=1.80000
P_0x197bdf0 .param/real "tpin" 0 5 44, Cr<m4000000000000000gfc0>; value=0.250000
v0x197c2f0_0 .net "a", 1 0, L_0x197e630;  1 drivers
v0x197c3f0_0 .var "aRet", 0 0;
v0x197c4b0_0 .var/i "c", 31 0;
v0x197c5a0_0 .net "notoe", 0 0, o0x7f6764501318;  alias, 0 drivers
v0x197c660_0 .net "s", 0 0, o0x7f6764501348;  alias, 0 drivers
v0x197c770_0 .var "y", 0 0;
E_0x197c1b0 .event edge, v0x197c770_0;
E_0x197c230 .event edge, v0x197c2f0_0;
E_0x197c290 .event edge, v0x197c5a0_0, v0x197c2f0_0, v0x197c3f0_0;
S_0x197c8b0 .scope module, "mux2" "mux" 4 39, 5 33 0, S_0x197b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 2 "a"
    .port_info 2 /INPUT 1 "notoe"
    .port_info 3 /OUTPUT 1 "y"
P_0x197caa0 .param/real "Cl" 0 5 59, Cr<m6666666666666800gfbd>; value=0.0500000
P_0x197cae0 .param/real "Vcc" 0 5 58, Cr<m6999999999999800gfc3>; value=3.30000
P_0x197cb20 .param/real "tdismax" 0 5 56, Cr<m5800000000000000gfc4>; value=5.50000
P_0x197cb60 .param/real "tdismin" 0 5 55, Cr<m6666666666666800gfc2>; value=1.60000
P_0x197cba0 .param/real "tenmax" 0 5 52, Cr<m54cccccccccccc00gfc4>; value=5.30000
P_0x197cbe0 .param/l "tenmin" 0 5 51, +C4<00000000000000000000000000000010>;
P_0x197cc20 .param/real "tpdmax" 0 5 48, Cr<m54cccccccccccc00gfc4>; value=5.30000
P_0x197cc60 .param/real "tpdmin" 0 5 47, Cr<m7333333333333400gfc2>; value=1.80000
P_0x197cca0 .param/real "tpin" 0 5 44, Cr<m4000000000000000gfc0>; value=0.250000
v0x197d180_0 .net "a", 1 0, L_0x197e770;  1 drivers
v0x197d280_0 .var "aRet", 0 0;
v0x197d340_0 .var/i "c", 31 0;
v0x197d430_0 .net "notoe", 0 0, o0x7f6764501318;  alias, 0 drivers
v0x197d500_0 .net "s", 0 0, L_0x197e8d0;  alias, 1 drivers
v0x197d5f0_0 .var "y", 0 0;
E_0x197d060 .event edge, v0x197b270_0;
E_0x197d0c0 .event edge, v0x197d180_0;
E_0x197d120 .event edge, v0x197c5a0_0, v0x197d180_0, v0x197d280_0;
    .scope S_0x197ba20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x197c4b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x197ba20;
T_1 ;
    %wait E_0x197c290;
    %load/vec4 v0x197c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 5500, 0;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x197c770_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x197c2f0_0;
    %cmpi/e 0, 1, 2;
    %jmp/0xz  T_1.2, 4;
    %delay 5300, 0;
    %load/vec4 v0x197c3f0_0;
    %store/vec4 v0x197c770_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %delay 5300, 0;
    %load/vec4 v0x197c3f0_0;
    %store/vec4 v0x197c770_0, 0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x197ba20;
T_2 ;
    %wait E_0x197c230;
    %delay 250, 0;
    %load/vec4 v0x197c2f0_0;
    %pad/u 1;
    %store/vec4 v0x197c3f0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x197ba20;
T_3 ;
    %wait E_0x197c1b0;
    %load/vec4 v0x197c4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x197c4b0_0, 0, 32;
    %load/vec4 v0x197c4b0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %pushi/real 1717986918, 4061; load=0.0500000
    %pushi/real 1677722, 4039; load=0.0500000
    %add/wr;
    %mul/wr;
    %pushi/real 1771674009, 4067; load=3.30000
    %pushi/real 2516582, 4045; load=3.30000
    %add/wr;
    %mul/wr;
    %vpi_call 5 91 "$display", "    Potencia disipada por el MUX: %f", W<0,r> {0 1 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x197c8b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x197d340_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x197c8b0;
T_5 ;
    %wait E_0x197d120;
    %load/vec4 v0x197d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 5500, 0;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x197d5f0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x197d180_0;
    %cmpi/e 0, 1, 2;
    %jmp/0xz  T_5.2, 4;
    %delay 5300, 0;
    %load/vec4 v0x197d280_0;
    %store/vec4 v0x197d5f0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %delay 5300, 0;
    %load/vec4 v0x197d280_0;
    %store/vec4 v0x197d5f0_0, 0, 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x197c8b0;
T_6 ;
    %wait E_0x197d0c0;
    %delay 250, 0;
    %load/vec4 v0x197d180_0;
    %pad/u 1;
    %store/vec4 v0x197d280_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x197c8b0;
T_7 ;
    %wait E_0x197d060;
    %load/vec4 v0x197d340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x197d340_0, 0, 32;
    %load/vec4 v0x197d340_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %pushi/real 1717986918, 4061; load=0.0500000
    %pushi/real 1677722, 4039; load=0.0500000
    %add/wr;
    %mul/wr;
    %pushi/real 1771674009, 4067; load=3.30000
    %pushi/real 2516582, 4045; load=3.30000
    %add/wr;
    %mul/wr;
    %vpi_call 5 91 "$display", "    Potencia disipada por el MUX: %f", W<0,r> {0 1 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1954ee0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1959e40_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x1954ee0;
T_9 ;
    %wait E_0x194aec0;
    %load/vec4 v0x197b400_0;
    %load/vec4 v0x197b340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x197b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %delay 7700, 0;
    %load/vec4 v0x197b270_0;
    %store/vec4 v0x197b5d0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %delay 7300, 0;
    %load/vec4 v0x197b270_0;
    %store/vec4 v0x197b5d0_0, 0, 1;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1954ee0;
T_10 ;
    %wait E_0x194acc0;
    %load/vec4 v0x197b400_0;
    %inv;
    %load/vec4 v0x197b340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %delay 5800, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x197b5d0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x197b400_0;
    %load/vec4 v0x197b340_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %delay 6500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x197b5d0_0, 0, 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1954ee0;
T_11 ;
    %wait E_0x194dcb0;
    %load/vec4 v0x197b5d0_0;
    %inv;
    %store/vec4 v0x197b510_0, 0, 1;
    %load/vec4 v0x1959e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1959e40_0, 0, 32;
    %load/vec4 v0x1959e40_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %pushi/real 1717986918, 4061; load=0.0500000
    %pushi/real 1677722, 4039; load=0.0500000
    %add/wr;
    %mul/wr;
    %pushi/real 1771674009, 4067; load=3.30000
    %pushi/real 2516582, 4045; load=3.30000
    %add/wr;
    %mul/wr;
    %vpi_call 3 86 "$display", "    Potencia disipada por el Flip Flop: %f", W<0,r> {0 1 0};
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "bitHolder.v";
    "./../../tarea3/modulos/ffD.v";
    "././ternarioDoble.v";
    "./../../tarea3/modulos/mux.v";
