Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 06/24/99 13:43:17

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


BB1_TIMECODE_MAIN


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

bb1_timecode_main
      EPF6010ATC100-1      6        10       0   99          11 %

User Pins:                 6        10       0  



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6010ATC100-1 are preliminary


Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~8,
           state~7,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                s0_check_tc_data = B"00000000", 
               s1_check_tc_start = B"11000000", 
                        s2_tc_00 = B"10100000", 
                        s3_tc_01 = B"10010000", 
                    s4_tc_clk_10 = B"10001000", 
                    s5_tc_clk_11 = B"10000100", 
                   s6_tc_data_10 = B"10000010", 
                   s7_tc_data_11 = B"10000001"
);



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt

** FILE HIERARCHY **



|lpm_add_sub:244|
|lpm_add_sub:244|addcore:adder|
|lpm_add_sub:244|altshift:result_ext_latency_ffs|
|lpm_add_sub:244|altshift:carry_ext_latency_ffs|
|lpm_add_sub:244|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:314|
|lpm_add_sub:314|addcore:adder|
|lpm_add_sub:314|altshift:result_ext_latency_ffs|
|lpm_add_sub:314|altshift:carry_ext_latency_ffs|
|lpm_add_sub:314|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:539|
|lpm_add_sub:539|addcore:adder|
|lpm_add_sub:539|altshift:result_ext_latency_ffs|
|lpm_add_sub:539|altshift:carry_ext_latency_ffs|
|lpm_add_sub:539|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:555|
|lpm_add_sub:555|addcore:adder|
|lpm_add_sub:555|altshift:result_ext_latency_ffs|
|lpm_add_sub:555|altshift:carry_ext_latency_ffs|
|lpm_add_sub:555|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:879|
|lpm_add_sub:879|addcore:adder|
|lpm_add_sub:879|altshift:result_ext_latency_ffs|
|lpm_add_sub:879|altshift:carry_ext_latency_ffs|
|lpm_add_sub:879|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1104|
|lpm_add_sub:1104|addcore:adder|
|lpm_add_sub:1104|altshift:result_ext_latency_ffs|
|lpm_add_sub:1104|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1104|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1120|
|lpm_add_sub:1120|addcore:adder|
|lpm_add_sub:1120|altshift:result_ext_latency_ffs|
|lpm_add_sub:1120|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1120|altshift:oflow_ext_latency_ffs|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

***** Logic for device 'bb1_timecode_main' compiled without errors.




Device: EPF6010ATC100-1

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF

                          b                                                
                          b           b                                    
                        b 1       b   b     b                              
                        b _       b   1     b                              
                        1 s b     1   _     1                              
                        _ t b     _   s     _                              
                        t a 1     p   t     p                              
                        i r _     l   a     l                              
                        m t t     a   r     a                              
                        e _ c     y   t     y                              
                        c t _ R R _ R _ R R _         R R R R R R R R R R  
                        o i d E E t E p E E t         E E E E E E E E E E  
                        d m a S S c S l S S c       ^ S S S S S S S S S S  
                        e e t E E _ E a E E _ ^     D E E E E E E E E E E  
                        _ c a R R a R y R R a D     A R R R R R R R R R R  
                        c o _ V V d V _ V V d C V G T V V V V V V V V V V  
                        l d o E E r E t E E r L C N A E E E E E E E E E E  
                        k e k D D 5 D c D D 2 K C D 0 D D D D D D D D D D  
                      ----------------------------------------------------_ 
                     / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
                    /     99  97  95  93  91  89  87  85  83  81  79  77    | 
          RESERVED |  1                                                    75 | RESERVED 
          RESERVED |  2                                                    74 | RESERVED 
              N.C. |  3                                                    73 | RESERVED 
              ^nCE |  4                                                    72 | ^CONF_DONE 
               GND |  5                                                    71 | VCC 
               VCC |  6                                                    70 | GND 
              N.C. |  7                                                    69 | RESERVED 
          RESERVED |  8                                                    68 | N.C. 
          RESERVED |  9                                                    67 | RESERVED 
          RESERVED | 10                                                    66 | RESERVED 
          RESERVED | 11                                                    65 | RESERVED 
               clk | 12                                                    64 | RESERVED 
   bb1_play_tc_end | 13                  EPF6010ATC100-1                   63 | bb1_bit_tc_end 
  bb1_play_tc_adr3 | 14                                                    62 | bb1_tc_out_90bit 
  bb1_play_tc_adr0 | 15                                                    61 | bb1_play_tc_adr6 
    bb1_tc_down_up | 16                                                    60 | bb1_play_tc_adr4 
  bb1_play_tc_adr1 | 17                                                    59 | RESERVED 
          RESERVED | 18                                                    58 | RESERVED 
              N.C. | 19                                                    57 | RESERVED 
               GND | 20                                                    56 | N.C. 
               VCC | 21                                                    55 | N.C. 
             ^MSEL | 22                                                    54 | VCC 
          RESERVED | 23                                                    53 | GND 
          RESERVED | 24                                                    52 | N.C. 
          RESERVED | 25                                                    51 | RESERVED 
                   |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
                    \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
                     \----------------------------------------------------- 
                        R R R R R R R R R R ^ G V ^ R R R R R R R R R R R  
                        E E E E E E E E E E n N C n E E E E E E E E E E E  
                        S S S S S S S S S S C D C S S S S S S S S S S S S  
                        E E E E E E E E E E O     T E E E E E E E E E E E  
                        R R R R R R R R R R N     A R R R R R R R R R R R  
                        V V V V V V V V V V F     T V V V V V V V V V V V  
                        E E E E E E E E E E I     U E E E E E E E E E E E  
                        D D D D D D D D D D G     S D D D D D D D D D D D  
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A2      10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    7/22( 31%)      0/4
A4       8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
A7       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A8       4/10( 40%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      0/4
A9       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A10      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
A11      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
B1       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    7/22( 31%)      0/4
B3       9/10( 90%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
B5       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B6       6/10( 60%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    2/22(  9%)      0/4
B8       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    0/22(  0%)      0/4
B9       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
B11      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B13      3/10( 30%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C1       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    7/22( 31%)      0/4
C5      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    7/22( 31%)      0/4
C7       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    6/22( 27%)      0/4
C10      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            12/67     ( 17%)
Total logic cells used:                         99/880    ( 11%)
Average fan-in:                                 3.47/4    ( 86%)
Total fan-in:                                 344/3520    (  9%)

Total input pins required:                       6
Total output pins required:                     10
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     99
Total flipflops required:                       25
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        60/ 880   (  6%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0  10   0   8   0   0   1   4   1   8   1   0   0   0   0   0   0   0   0   0   0   0     33
 B:      9   0   9   0   1   6   0   1   7   0   1   0   3   0   0   0   0   0   0   0   0   0     37
 C:      9   0   0   0  10   0   9   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0     29
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:  18  10   9   8  11   6  10   5   8   9   2   0   3   0   0   0   0   0   0   0   0   0     99



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  63      -    -    --      INPUT               0    0    0   22  bb1_bit_tc_end
  13      -    -    --      INPUT               0    0    0   21  bb1_play_tc_end
  99      -    A    --      INPUT               0    0    0    3  bb1_start_timecode
  98      -    -    01      INPUT               0    0    0    5  bb1_tc_data_ok
  62      -    -    --      INPUT               0    0    0   14  bb1_tc_out_90bit
  12      -    -    --      INPUT  G            0    0    0    0  clk


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  15      -    C    --     OUTPUT               0    1    0    0  bb1_play_tc_adr0
  17      -    C    --     OUTPUT               0    1    0    0  bb1_play_tc_adr1
  90      -    -    11     OUTPUT           $   0    1    0    0  bb1_play_tc_adr2
  14      -    C    --     OUTPUT           $   0    1    0    0  bb1_play_tc_adr3
  60      -    C    --     OUTPUT               0    1    0    0  bb1_play_tc_adr4
  95      -    -    05     OUTPUT           $   0    1    0    0  bb1_play_tc_adr5
  61      -    C    --     OUTPUT               0    1    0    0  bb1_play_tc_adr6
  93      -    -    08     OUTPUT           $   0    1    0    0  bb1_start_play_tc
  16      -    C    --     OUTPUT           $   0    1    0    0  bb1_tc_down_up
 100      -    A    --     OUTPUT               0    1    0    0  bb1_timecode_clk


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3    B    09       AND2    s         0    4    0    1  |LPM_ADD_SUB:244|addcore:adder|~121~1
   -      2    B    09        OR2        !     0    2    0    1  |LPM_ADD_SUB:244|addcore:adder|:121
   -      8    B    01       AND2    s         0    3    0    1  |LPM_ADD_SUB:244|addcore:adder|~125~1
   -     10    B    09       AND2              0    3    0    5  |LPM_ADD_SUB:244|addcore:adder|:125
   -      7    B    01       AND2    s         0    3    0    1  |LPM_ADD_SUB:244|addcore:adder|~129~1
   -      2    B    08       AND2              0    2    0    5  |LPM_ADD_SUB:244|addcore:adder|:129
   -      4    B    13       AND2              0    2    0    4  |LPM_ADD_SUB:244|addcore:adder|:133
   -      4    C    05       AND2    s         0    3    0    1  |LPM_ADD_SUB:244|addcore:adder|~137~1
   -      5    B    03       AND2              0    2    0    4  |LPM_ADD_SUB:244|addcore:adder|:137
   -      7    A    04        DFF   +          1    2    0    4  state~1
   -      2    A    02        DFF   +          1    2    0   11  state~2
   -      6    A    02        DFF   +          0    3    0    4  state~3
   -      9    A    02        DFF   +          0    3    0    4  state~4
   -      6    A    09        DFF   +          2    1    0   17  state~5
   -      4    A    11        DFF   +          2    1    0   10  state~6
   -      7    A    08        DFF   +          2    2    0    6  state~7
   -      8    A    10       AND2    s         1    3    0    1  state~8~2
   -      5    C    01       AND2    s         3    0    0    1  state~8~3
   -      6    A    04        DFF   +          2    2    0   16  state~8
   -      1    A    02        DFF   +          0    4    1    1  :7
   -      1    C    01        DFF   +          0    4    1    1  :16
   -      1    A    08        DFF   +          1    3    1    1  :18
   -      3    C    01        DFF   +          0    4    1    1  tc_adr_out6 (:20)
   -      1    A    04        DFF   +          0    4    1    2  tc_adr_out5 (:21)
   -      6    C    01        DFF   +          0    4    1    1  tc_adr_out4 (:22)
   -      2    C    01        DFF   +          0    4    1    1  tc_adr_out3 (:23)
   -      1    A    10        DFF   +          0    4    1    3  tc_adr_out2 (:24)
   -      6    C    07        DFF   +          0    4    1    3  tc_adr_out1 (:25)
   -      3    C    07        DFF   +          0    4    1    3  tc_adr_out0 (:26)
   -      8    C    05        DFF   +          0    4    0    4  tc_adr_reg6 (:45)
   -      8    B    03        DFF   +          0    4    0    4  tc_adr_reg5 (:46)
   -      6    B    01        DFF   +          0    4    0    5  tc_adr_reg4 (:47)
   -      2    B    01        DFF   +          0    4    0    5  tc_adr_reg3 (:48)
   -      8    B    09        DFF   +          0    4    0    4  tc_adr_reg2 (:49)
   -      7    B    03       AND2    s         0    3    0    1  tc_adr_reg1~1 (~50~1)
   -      3    B    03        DFF   +          0    4    0    7  tc_adr_reg1 (:50)
   -      9    B    06        DFF   +          0    4    0    9  tc_adr_reg0 (:51)
   -      9    C    05       AND2              1    1    0    1  :410
   -      5    C    05        OR2              1    2    0    1  :440
   -      1    B    03        OR2    s         1    3    0    2  ~449~1
   -      1    B    13        OR2              1    2    0    1  :458
   -      9    B    01        OR2              1    2    0    1  :467
   -      6    B    09        OR2              1    3    0    2  :476
   -      9    B    03        OR2              1    2    0    2  :485
   -      9    A    10       AND2              1    1    0    1  :665
   -     10    A    02       AND2              2    0    0    2  :1290
   -      6    C    05       AND2    s   !     1    1    0    6  ~1442~1
   -     10    C    05        OR2    s         2    2    0    1  ~1442~2
   -     10    C    01        OR2    s         1    3    0    1  ~1442~3
   -      8    C    01        OR2    s         2    2    0    3  ~1442~4
   -      3    A    02       AND2    s   !     0    3    0   14  ~1466~1
   -      4    A    04        OR2    s         0    3    0    1  ~1466~2
   -      9    A    04        OR2    s         2    1    0    1  ~1466~3
   -      8    A    04        OR2    s         1    3    0    1  ~1466~4
   -      2    B    13        OR2    s         2    2    0    1  ~1490~1
   -      7    C    01        OR2    s         1    3    0    1  ~1490~2
   -      3    B    11        OR2    s         2    2    0    1  ~1514~1
   -      4    C    01        OR2    s         1    3    0    1  ~1514~2
   -      3    A    08        OR2    s   !     0    2    0    6  ~1537~1
   -      4    A    10        OR2    s         2    2    0    1  ~1538~1
   -      7    A    10        OR2    s         0    4    0    1  ~1538~2
   -      3    A    10        OR2    s         3    1    0    1  ~1538~3
   -      6    A    10        OR2    s         0    4    0    1  ~1538~4
   -      2    A    10        OR2    s         0    4    0    1  ~1538~5
   -      2    A    07       AND2    s   !     0    2    0   14  ~1562~1
   -      9    C    07        OR2    s         2    2    0    1  ~1562~2
   -      2    C    07        OR2    s         1    3    0    1  ~1562~3
   -      8    C    07        OR2    s         0    4    0    1  ~1562~4
   -      1    C    07        OR2    s         3    1    0    1  ~1562~5
   -      4    C    07        OR2    s         0    3    0    2  ~1562~6
   -      7    C    07       AND2    s         1    3    0    2  ~1562~7
   -      2    C    05        OR2    s         2    2    0    1  ~1586~1
   -      3    C    05        OR2    s         1    3    0    1  ~1586~2
   -     10    C    07        OR2    s         0    4    0    1  ~1586~3
   -      8    A    02        OR2    s         2    2    0    1  ~1610~1
   -      7    A    02        OR2    s         0    4    0    1  ~1610~2
   -      6    A    08        OR2    s         0    4    0    1  ~1634~1
   -      1    B    05       AND2              1    1    0    6  :1639
   -      3    A    04       AND2    s         0    2    0    1  ~1660~1
   -      5    A    02        OR2    s         2    2    0    1  ~1664~1
   -      2    A    04        OR2    s         2    2    0    1  ~1666~1
   -      7    C    05        OR2    s         0    4    0    1  ~1688~1
   -      1    C    05        OR2    s         0    4    0    1  ~1688~2
   -      7    B    06        OR2    s         0    4    0    1  ~1712~1
   -      2    B    06        OR2    s         1    2    0    1  ~1712~2
   -      4    B    03        OR2    s         0    4    0    1  ~1712~3
   -      5    B    01        OR2    s         0    4    0    1  ~1736~1
   -      4    B    01        OR2    s         0    4    0    1  ~1736~2
   -      3    B    01        OR2    s         0    4    0    1  ~1760~1
   -      1    B    01        OR2    s         0    4    0    1  ~1760~2
   -      7    B    09        OR2    s         0    4    0    1  ~1784~1
   -      1    B    09        OR2    s         0    4    0    1  ~1784~2
   -      4    A    02        OR2    s         2    2    0    2  ~1808~1
   -      1    B    06       AND2    s         0    2    0    3  ~1808~2
   -      6    B    03        OR2    s         0    4    0    1  ~1808~3
   -      2    C    10       AND2    s         0    2    0    8  ~1808~4
   -      2    B    03        OR2    s         0    4    0    1  ~1808~5
   -      6    B    06        OR2    s         0    2    0    6  ~1832~1
   -      3    B    06        OR2    s         0    3    0    1  ~1832~2


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)    17/ 48( 35%)     0/ 48(  0%)    1/20(  5%)      1/20(  5%)     0/20(  0%)
B:       4/ 96(  4%)    16/ 48( 33%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
C:       3/ 96(  3%)    20/ 48( 41%)     0/ 48(  0%)    0/20(  0%)      6/20( 30%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/20( 10%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/20(  5%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      2/20( 10%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       25         clk


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt
bb1_timecode_main

** EQUATIONS **

bb1_bit_tc_end : INPUT;
bb1_play_tc_end : INPUT;
bb1_start_timecode : INPUT;
bb1_tc_data_ok : INPUT;
bb1_tc_out_90bit : INPUT;
clk      : INPUT;

-- Node name is 'bb1_play_tc_adr0' 
-- Equation name is 'bb1_play_tc_adr0', type is output 
bb1_play_tc_adr0 =  tc_adr_out0;

-- Node name is 'bb1_play_tc_adr1' 
-- Equation name is 'bb1_play_tc_adr1', type is output 
bb1_play_tc_adr1 =  tc_adr_out1;

-- Node name is 'bb1_play_tc_adr2' 
-- Equation name is 'bb1_play_tc_adr2', type is output 
bb1_play_tc_adr2 =  tc_adr_out2;

-- Node name is 'bb1_play_tc_adr3' 
-- Equation name is 'bb1_play_tc_adr3', type is output 
bb1_play_tc_adr3 =  tc_adr_out3;

-- Node name is 'bb1_play_tc_adr4' 
-- Equation name is 'bb1_play_tc_adr4', type is output 
bb1_play_tc_adr4 =  tc_adr_out4;

-- Node name is 'bb1_play_tc_adr5' 
-- Equation name is 'bb1_play_tc_adr5', type is output 
bb1_play_tc_adr5 =  tc_adr_out5;

-- Node name is 'bb1_play_tc_adr6' 
-- Equation name is 'bb1_play_tc_adr6', type is output 
bb1_play_tc_adr6 =  tc_adr_out6;

-- Node name is 'bb1_start_play_tc' 
-- Equation name is 'bb1_start_play_tc', type is output 
bb1_start_play_tc =  _LC1_A8;

-- Node name is 'bb1_tc_down_up' 
-- Equation name is 'bb1_tc_down_up', type is output 
bb1_tc_down_up =  _LC1_C1;

-- Node name is 'bb1_timecode_clk' 
-- Equation name is 'bb1_timecode_clk', type is output 
bb1_timecode_clk =  _LC1_A2;

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC7_A4, type is buried.
state~1  = DFF( _EQ001, GLOBAL( clk),  VCC,  VCC);
  _EQ001 =  state~3
         # !bb1_bit_tc_end &  _LC2_A4;

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC2_A2, type is buried.
state~2  = DFF( _EQ002, GLOBAL( clk),  VCC,  VCC);
  _EQ002 =  state~4
         # !bb1_bit_tc_end &  _LC5_A2;

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC6_A2, type is buried.
state~3  = DFF( _EQ003, GLOBAL( clk),  VCC,  VCC);
  _EQ003 =  state~5
         #  _LC10_A2 &  state~1;

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC9_A2, type is buried.
state~4  = DFF( _EQ004, GLOBAL( clk),  VCC,  VCC);
  _EQ004 =  state~6
         #  _LC10_A2 &  state~2;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC6_A9, type is buried.
state~5  = DFF( _EQ005, GLOBAL( clk),  VCC,  VCC);
  _EQ005 =  bb1_start_timecode &  bb1_tc_out_90bit &  state~7;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC4_A11, type is buried.
state~6  = DFF( _EQ006, GLOBAL( clk),  VCC,  VCC);
  _EQ006 =  bb1_start_timecode & !bb1_tc_out_90bit &  state~7;

-- Node name is 'state~7' 
-- Equation name is 'state~7', location is LC7_A8, type is buried.
state~7  = DFF( _EQ007, GLOBAL( clk),  VCC,  VCC);
  _EQ007 = !bb1_start_timecode &  state~7
         #  bb1_tc_data_ok & !state~8;

-- Node name is 'state~8~2' 
-- Equation name is 'state~8~2', location is LC8_A10, type is buried.
-- synthesized logic cell 
_LC8_A10 = LCELL( _EQ008);
  _EQ008 =  bb1_bit_tc_end & !_LC3_A2 & !state~2 &  state~8;

-- Node name is 'state~8~3' 
-- Equation name is 'state~8~3', location is LC5_C1, type is buried.
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ009);
  _EQ009 =  bb1_bit_tc_end & !bb1_play_tc_end &  bb1_tc_out_90bit;

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC6_A4, type is buried.
state~8  = DFF( _EQ010, GLOBAL( clk),  VCC,  VCC);
  _EQ010 =  _LC3_A4 &  state~8
         # !bb1_play_tc_end &  state~8
         #  bb1_tc_data_ok &  _LC3_A4
         # !bb1_play_tc_end &  bb1_tc_data_ok;

-- Node name is ':26' = 'tc_adr_out0' 
-- Equation name is 'tc_adr_out0', location is LC3_C7, type is buried.
tc_adr_out0 = DFF( _EQ011, GLOBAL( clk),  VCC,  VCC);
  _EQ011 =  _LC10_C7
         #  _LC4_C7 &  tc_adr_out0
         #  _LC4_C7 &  _LC7_C7;

-- Node name is ':25' = 'tc_adr_out1' 
-- Equation name is 'tc_adr_out1', location is LC6_C7, type is buried.
tc_adr_out1 = DFF( _EQ012, GLOBAL( clk),  VCC,  VCC);
  _EQ012 =  _LC8_C7
         #  _LC4_C7 &  tc_adr_out1
         #  _LC4_C7 &  _LC7_C7;

-- Node name is ':24' = 'tc_adr_out2' 
-- Equation name is 'tc_adr_out2', location is LC1_A10, type is buried.
tc_adr_out2 = DFF( _EQ013, GLOBAL( clk),  VCC,  VCC);
  _EQ013 = !_LC3_A2 &  _LC7_A10 &  state~8
         #  _LC2_A10;

-- Node name is ':23' = 'tc_adr_out3' 
-- Equation name is 'tc_adr_out3', location is LC2_C1, type is buried.
tc_adr_out3 = DFF( _EQ014, GLOBAL( clk),  VCC,  VCC);
  _EQ014 = !_LC2_A7 &  _LC4_C1
         #  _LC8_C1 &  tc_adr_out3;

-- Node name is ':22' = 'tc_adr_out4' 
-- Equation name is 'tc_adr_out4', location is LC6_C1, type is buried.
tc_adr_out4 = DFF( _EQ015, GLOBAL( clk),  VCC,  VCC);
  _EQ015 = !_LC2_A7 &  _LC7_C1
         #  _LC8_C1 &  tc_adr_out4;

-- Node name is ':21' = 'tc_adr_out5' 
-- Equation name is 'tc_adr_out5', location is LC1_A4, type is buried.
tc_adr_out5 = DFF( _EQ016, GLOBAL( clk),  VCC,  VCC);
  _EQ016 =  _LC4_A4 &  tc_adr_out5
         #  _LC3_A8 &  _LC8_A4;

-- Node name is ':20' = 'tc_adr_out6' 
-- Equation name is 'tc_adr_out6', location is LC3_C1, type is buried.
tc_adr_out6 = DFF( _EQ017, GLOBAL( clk),  VCC,  VCC);
  _EQ017 = !_LC2_A7 &  _LC10_C1
         #  _LC8_C1 &  tc_adr_out6;

-- Node name is ':51' = 'tc_adr_reg0' 
-- Equation name is 'tc_adr_reg0', location is LC9_B6, type is buried.
tc_adr_reg0 = DFF( _EQ018, GLOBAL( clk),  VCC,  VCC);
  _EQ018 = !_LC1_B6 &  _LC2_C10 & !tc_adr_reg0
         #  _LC3_B6 &  tc_adr_reg0;

-- Node name is '~50~1' = 'tc_adr_reg1~1' 
-- Equation name is '~50~1', location is LC7_B3, type is buried.
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ019);
  _EQ019 =  state~5 &  tc_adr_reg0 & !tc_adr_reg1;

-- Node name is ':50' = 'tc_adr_reg1' 
-- Equation name is 'tc_adr_reg1', location is LC3_B3, type is buried.
tc_adr_reg1 = DFF( _EQ020, GLOBAL( clk),  VCC,  VCC);
  _EQ020 =  _LC1_B5 &  tc_adr_reg1
         #  _LC6_B3 &  tc_adr_reg1
         #  _LC2_B3;

-- Node name is ':49' = 'tc_adr_reg2' 
-- Equation name is 'tc_adr_reg2', location is LC8_B9, type is buried.
tc_adr_reg2 = DFF( _EQ021, GLOBAL( clk),  VCC,  VCC);
  _EQ021 =  _LC7_B9 &  tc_adr_reg2
         #  _LC1_B5 &  tc_adr_reg2
         #  _LC1_B9;

-- Node name is ':48' = 'tc_adr_reg3' 
-- Equation name is 'tc_adr_reg3', location is LC2_B1, type is buried.
tc_adr_reg3 = DFF( _EQ022, GLOBAL( clk),  VCC,  VCC);
  _EQ022 =  _LC3_B1 &  tc_adr_reg3
         #  _LC1_B5 &  tc_adr_reg3
         #  _LC1_B1;

-- Node name is ':47' = 'tc_adr_reg4' 
-- Equation name is 'tc_adr_reg4', location is LC6_B1, type is buried.
tc_adr_reg4 = DFF( _EQ023, GLOBAL( clk),  VCC,  VCC);
  _EQ023 =  _LC5_B1 &  tc_adr_reg4
         #  _LC1_B5 &  tc_adr_reg4
         #  _LC4_B1;

-- Node name is ':46' = 'tc_adr_reg5' 
-- Equation name is 'tc_adr_reg5', location is LC8_B3, type is buried.
tc_adr_reg5 = DFF( _EQ024, GLOBAL( clk),  VCC,  VCC);
  _EQ024 =  _LC2_B6 &  tc_adr_reg5
         #  _LC2_C10 &  _LC4_B3;

-- Node name is ':45' = 'tc_adr_reg6' 
-- Equation name is 'tc_adr_reg6', location is LC8_C5, type is buried.
tc_adr_reg6 = DFF( _EQ025, GLOBAL( clk),  VCC,  VCC);
  _EQ025 =  _LC7_C5 &  tc_adr_reg6
         #  _LC1_B5 &  tc_adr_reg6
         #  _LC1_C5;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|~121~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B9', type is buried 
-- synthesized logic cell 
_LC3_B9  = LCELL( _EQ026);
  _EQ026 =  state~5 &  tc_adr_reg0 &  tc_adr_reg1 & !tc_adr_reg2;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B9', type is buried 
!_LC2_B9 = _LC2_B9~NOT;
_LC2_B9~NOT = LCELL( _EQ027);
  _EQ027 = !tc_adr_reg0
         # !tc_adr_reg1;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|~125~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B1', type is buried 
-- synthesized logic cell 
_LC8_B1  = LCELL( _EQ028);
  _EQ028 =  _LC10_B9 &  state~5 & !tc_adr_reg3;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_B9', type is buried 
_LC10_B9 = LCELL( _EQ029);
  _EQ029 =  tc_adr_reg0 &  tc_adr_reg1 &  tc_adr_reg2;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|~129~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ030);
  _EQ030 =  _LC2_B8 &  state~5 & !tc_adr_reg4;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ031);
  _EQ031 =  _LC10_B9 &  tc_adr_reg3;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = LCELL( _EQ032);
  _EQ032 =  _LC2_B8 &  tc_adr_reg4;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|~137~1' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ033);
  _EQ033 =  _LC5_B3 &  state~5 & !tc_adr_reg6;

-- Node name is '|LPM_ADD_SUB:244|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = LCELL( _EQ034);
  _EQ034 =  _LC4_B13 &  tc_adr_reg5;

-- Node name is ':7' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = DFF( _EQ035, GLOBAL( clk),  VCC,  VCC);
  _EQ035 =  _LC7_A2
         # !_LC2_A7 &  state~5
         # !_LC2_A7 &  state~6;

-- Node name is ':16' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFF( _EQ036, GLOBAL( clk),  VCC,  VCC);
  _EQ036 =  _LC1_C1
         #  _LC2_C10 & !_LC3_A2 &  _LC5_C1;

-- Node name is ':18' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = DFF( _EQ037, GLOBAL( clk),  VCC,  VCC);
  _EQ037 =  bb1_tc_data_ok &  _LC1_A8
         #  _LC1_A8 &  state~8
         #  _LC6_A8;

-- Node name is ':410' 
-- Equation name is '_LC9_C5', type is buried 
_LC9_C5  = LCELL( _EQ038);
  _EQ038 =  bb1_play_tc_end &  tc_adr_out0;

-- Node name is ':440' 
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = LCELL( _EQ039);
  _EQ039 =  bb1_bit_tc_end & !_LC5_B3 &  tc_adr_reg6
         #  bb1_bit_tc_end &  _LC5_B3 & !tc_adr_reg6;

-- Node name is '~449~1' 
-- Equation name is '~449~1', location is LC1_B3, type is buried.
-- synthesized logic cell 
_LC1_B3  = LCELL( _EQ040);
  _EQ040 =  bb1_bit_tc_end & !_LC4_B13 & !_LC6_C5 &  tc_adr_reg5
         #  bb1_bit_tc_end &  _LC4_B13 & !_LC6_C5 & !tc_adr_reg5;

-- Node name is ':458' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = LCELL( _EQ041);
  _EQ041 =  bb1_bit_tc_end & !_LC2_B8 &  tc_adr_reg4
         #  bb1_bit_tc_end &  _LC2_B8 & !tc_adr_reg4;

-- Node name is ':467' 
-- Equation name is '_LC9_B1', type is buried 
_LC9_B1  = LCELL( _EQ042);
  _EQ042 =  bb1_bit_tc_end & !_LC10_B9 &  tc_adr_reg3
         #  bb1_bit_tc_end &  _LC10_B9 & !tc_adr_reg3;

-- Node name is ':476' 
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = LCELL( _EQ043);
  _EQ043 =  bb1_bit_tc_end & !tc_adr_reg0 &  tc_adr_reg2
         #  bb1_bit_tc_end & !tc_adr_reg1 &  tc_adr_reg2
         #  bb1_bit_tc_end &  tc_adr_reg0 &  tc_adr_reg1 & !tc_adr_reg2;

-- Node name is ':485' 
-- Equation name is '_LC9_B3', type is buried 
_LC9_B3  = LCELL( _EQ044);
  _EQ044 =  bb1_bit_tc_end &  tc_adr_reg0 & !tc_adr_reg1
         #  bb1_bit_tc_end & !tc_adr_reg0 &  tc_adr_reg1;

-- Node name is ':665' 
-- Equation name is '_LC9_A10', type is buried 
_LC9_A10 = LCELL( _EQ045);
  _EQ045 =  bb1_play_tc_end &  tc_adr_out2;

-- Node name is ':1290' 
-- Equation name is '_LC10_A2', type is buried 
_LC10_A2 = LCELL( _EQ046);
  _EQ046 =  bb1_bit_tc_end & !bb1_play_tc_end;

-- Node name is '~1442~1' 
-- Equation name is '~1442~1', location is LC6_C5, type is buried.
-- synthesized logic cell 
!_LC6_C5 = _LC6_C5~NOT;
_LC6_C5~NOT = LCELL( _EQ047);
  _EQ047 = !bb1_play_tc_end & !_LC3_A2;

-- Node name is '~1442~2' 
-- Equation name is '~1442~2', location is LC10_C5, type is buried.
-- synthesized logic cell 
_LC10_C5 = LCELL( _EQ048);
  _EQ048 =  bb1_bit_tc_end & !bb1_tc_out_90bit
         #  bb1_bit_tc_end & !_LC5_B3 &  tc_adr_reg6
         #  bb1_bit_tc_end &  _LC5_B3 & !tc_adr_reg6;

-- Node name is '~1442~3' 
-- Equation name is '~1442~3', location is LC10_C1, type is buried.
-- synthesized logic cell 
_LC10_C1 = LCELL( _EQ049);
  _EQ049 = !bb1_play_tc_end & !_LC3_A2 &  _LC10_C5
         #  state~6;

-- Node name is '~1442~4' 
-- Equation name is '~1442~4', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ050);
  _EQ050 = !bb1_bit_tc_end
         #  _LC2_A7
         #  bb1_play_tc_end
         #  _LC3_A2;

-- Node name is '~1466~1' 
-- Equation name is '~1466~1', location is LC3_A2, type is buried.
-- synthesized logic cell 
!_LC3_A2 = _LC3_A2~NOT;
_LC3_A2~NOT = LCELL( _EQ051);
  _EQ051 = !state~3 & !state~4 & !state~5;

-- Node name is '~1466~2' 
-- Equation name is '~1466~2', location is LC4_A4, type is buried.
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ052);
  _EQ052 =  _LC3_A2 &  _LC3_A8
         #  _LC2_A7;

-- Node name is '~1466~3' 
-- Equation name is '~1466~3', location is LC9_A4, type is buried.
-- synthesized logic cell 
_LC9_A4  = LCELL( _EQ053);
  _EQ053 = !bb1_bit_tc_end &  tc_adr_out5
         #  bb1_play_tc_end &  tc_adr_out5;

-- Node name is '~1466~4' 
-- Equation name is '~1466~4', location is LC8_A4, type is buried.
-- synthesized logic cell 
_LC8_A4  = LCELL( _EQ054);
  _EQ054 =  _LC9_A4
         #  bb1_tc_out_90bit &  _LC1_B3 &  state~8;

-- Node name is '~1490~1' 
-- Equation name is '~1490~1', location is LC2_B13, type is buried.
-- synthesized logic cell 
_LC2_B13 = LCELL( _EQ055);
  _EQ055 =  bb1_bit_tc_end & !_LC2_B8 &  tc_adr_reg4
         #  bb1_bit_tc_end &  _LC2_B8 & !tc_adr_reg4
         #  bb1_bit_tc_end & !bb1_tc_out_90bit;

-- Node name is '~1490~2' 
-- Equation name is '~1490~2', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ056);
  _EQ056 = !bb1_play_tc_end &  _LC2_B13 & !_LC3_A2
         #  state~6;

-- Node name is '~1514~1' 
-- Equation name is '~1514~1', location is LC3_B11, type is buried.
-- synthesized logic cell 
_LC3_B11 = LCELL( _EQ057);
  _EQ057 =  bb1_bit_tc_end & !_LC10_B9 &  tc_adr_reg3
         #  bb1_bit_tc_end &  _LC10_B9 & !tc_adr_reg3
         #  bb1_bit_tc_end & !bb1_tc_out_90bit;

-- Node name is '~1514~2' 
-- Equation name is '~1514~2', location is LC4_C1, type is buried.
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ058);
  _EQ058 = !bb1_play_tc_end & !_LC3_A2 &  _LC3_B11
         #  state~6;

-- Node name is '~1537~1' 
-- Equation name is '~1537~1', location is LC3_A8, type is buried.
-- synthesized logic cell 
!_LC3_A8 = _LC3_A8~NOT;
_LC3_A8~NOT = LCELL( _EQ059);
  _EQ059 =  state~7
         #  state~6;

-- Node name is '~1538~1' 
-- Equation name is '~1538~1', location is LC4_A10, type is buried.
-- synthesized logic cell 
_LC4_A10 = LCELL( _EQ060);
  _EQ060 =  bb1_play_tc_end &  bb1_tc_out_90bit &  tc_adr_out2
         # !bb1_play_tc_end &  bb1_tc_out_90bit &  _LC6_B9;

-- Node name is '~1538~2' 
-- Equation name is '~1538~2', location is LC7_A10, type is buried.
-- synthesized logic cell 
_LC7_A10 = LCELL( _EQ061);
  _EQ061 =  _LC3_A8 &  _LC9_A10 & !state~2
         #  _LC3_A8 &  _LC4_A10;

-- Node name is '~1538~3' 
-- Equation name is '~1538~3', location is LC3_A10, type is buried.
-- synthesized logic cell 
_LC3_A10 = LCELL( _EQ062);
  _EQ062 = !bb1_bit_tc_end & !bb1_tc_out_90bit &  state~2
         #  bb1_play_tc_end & !bb1_tc_out_90bit &  state~2
         # !bb1_play_tc_end & !bb1_tc_out_90bit & !state~2
         # !bb1_bit_tc_end & !bb1_play_tc_end &  bb1_tc_out_90bit;

-- Node name is '~1538~4' 
-- Equation name is '~1538~4', location is LC6_A10, type is buried.
-- synthesized logic cell 
_LC6_A10 = LCELL( _EQ063);
  _EQ063 =  _LC3_A8 &  _LC3_A10
         #  _LC3_A2 &  _LC3_A8
         # !state~8;

-- Node name is '~1538~5' 
-- Equation name is '~1538~5', location is LC2_A10, type is buried.
-- synthesized logic cell 
_LC2_A10 = LCELL( _EQ064);
  _EQ064 =  state~7 &  tc_adr_out2
         #  _LC6_A10 &  tc_adr_out2
         #  _LC6_A10 &  _LC8_A10;

-- Node name is '~1562~1' 
-- Equation name is '~1562~1', location is LC2_A7, type is buried.
-- synthesized logic cell 
!_LC2_A7 = _LC2_A7~NOT;
_LC2_A7~NOT = LCELL( _EQ065);
  _EQ065 = !state~7 &  state~8;

-- Node name is '~1562~2' 
-- Equation name is '~1562~2', location is LC9_C7, type is buried.
-- synthesized logic cell 
_LC9_C7  = LCELL( _EQ066);
  _EQ066 =  bb1_play_tc_end &  bb1_tc_out_90bit &  tc_adr_out1
         # !bb1_play_tc_end &  bb1_tc_out_90bit &  _LC9_B3;

-- Node name is '~1562~3' 
-- Equation name is '~1562~3', location is LC2_C7, type is buried.
-- synthesized logic cell 
_LC2_C7  = LCELL( _EQ067);
  _EQ067 =  bb1_play_tc_end &  state~2 &  tc_adr_out1
         #  _LC9_C7;

-- Node name is '~1562~4' 
-- Equation name is '~1562~4', location is LC8_C7, type is buried.
-- synthesized logic cell 
_LC8_C7  = LCELL( _EQ068);
  _EQ068 = !_LC2_A7 &  _LC2_C7 & !_LC3_A2
         # !_LC2_A7 &  state~6;

-- Node name is '~1562~5' 
-- Equation name is '~1562~5', location is LC1_C7, type is buried.
-- synthesized logic cell 
_LC1_C7  = LCELL( _EQ069);
  _EQ069 = !bb1_bit_tc_end & !bb1_tc_out_90bit & !state~2
         #  bb1_play_tc_end & !bb1_tc_out_90bit & !state~2
         # !bb1_play_tc_end & !bb1_tc_out_90bit &  state~2
         # !bb1_bit_tc_end & !bb1_play_tc_end &  bb1_tc_out_90bit;

-- Node name is '~1562~6' 
-- Equation name is '~1562~6', location is LC4_C7, type is buried.
-- synthesized logic cell 
_LC4_C7  = LCELL( _EQ070);
  _EQ070 =  _LC1_C7
         #  _LC3_A2
         #  _LC2_A7;

-- Node name is '~1562~7' 
-- Equation name is '~1562~7', location is LC7_C7, type is buried.
-- synthesized logic cell 
_LC7_C7  = LCELL( _EQ071);
  _EQ071 =  bb1_bit_tc_end & !_LC2_A7 & !_LC3_A2 &  state~2;

-- Node name is '~1586~1' 
-- Equation name is '~1586~1', location is LC2_C5, type is buried.
-- synthesized logic cell 
_LC2_C5  = LCELL( _EQ072);
  _EQ072 =  bb1_bit_tc_end & !bb1_play_tc_end & !tc_adr_reg0
         #  bb1_play_tc_end &  tc_adr_out0;

-- Node name is '~1586~2' 
-- Equation name is '~1586~2', location is LC3_C5, type is buried.
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ073);
  _EQ073 =  bb1_tc_out_90bit &  _LC2_C5
         #  _LC9_C5 &  state~2;

-- Node name is '~1586~3' 
-- Equation name is '~1586~3', location is LC10_C7, type is buried.
-- synthesized logic cell 
_LC10_C7 = LCELL( _EQ074);
  _EQ074 = !_LC2_A7 & !_LC3_A2 &  _LC3_C5
         # !_LC2_A7 &  state~6;

-- Node name is '~1610~1' 
-- Equation name is '~1610~1', location is LC8_A2, type is buried.
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ075);
  _EQ075 =  _LC1_A2
         #  bb1_bit_tc_end & !bb1_play_tc_end & !_LC2_A7;

-- Node name is '~1610~2' 
-- Equation name is '~1610~2', location is LC7_A2, type is buried.
-- synthesized logic cell 
_LC7_A2  = LCELL( _EQ076);
  _EQ076 =  _LC8_A2 & !state~3 & !state~4
         #  _LC2_A7 &  _LC8_A2;

-- Node name is '~1634~1' 
-- Equation name is '~1634~1', location is LC6_A8, type is buried.
-- synthesized logic cell 
_LC6_A8  = LCELL( _EQ077);
  _EQ077 = !_LC2_A7 &  state~5
         # !_LC2_A7 &  state~6
         # !_LC2_A7 & !_LC4_A2;

-- Node name is ':1639' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ078);
  _EQ078 =  bb1_tc_data_ok & !state~8;

-- Node name is '~1660~1' 
-- Equation name is '~1660~1', location is LC3_A4, type is buried.
-- synthesized logic cell 
_LC3_A4  = LCELL( _EQ079);
  _EQ079 = !state~1 & !state~2;

-- Node name is '~1664~1' 
-- Equation name is '~1664~1', location is LC5_A2, type is buried.
-- synthesized logic cell 
_LC5_A2  = LCELL( _EQ080);
  _EQ080 = !bb1_play_tc_end &  bb1_tc_out_90bit &  state~1
         # !bb1_play_tc_end & !bb1_tc_out_90bit &  state~2;

-- Node name is '~1666~1' 
-- Equation name is '~1666~1', location is LC2_A4, type is buried.
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ081);
  _EQ081 = !bb1_play_tc_end & !bb1_tc_out_90bit &  state~1
         # !bb1_play_tc_end &  bb1_tc_out_90bit &  state~2;

-- Node name is '~1688~1' 
-- Equation name is '~1688~1', location is LC7_C5, type is buried.
-- synthesized logic cell 
_LC7_C5  = LCELL( _EQ082);
  _EQ082 = !_LC5_B3 &  state~5 &  state~8
         #  _LC6_B6 &  state~8;

-- Node name is '~1688~2' 
-- Equation name is '~1688~2', location is LC1_C5, type is buried.
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ083);
  _EQ083 =  _LC2_C10 &  _LC4_C5
         #  _LC2_C10 &  _LC5_C5 & !_LC6_C5;

-- Node name is '~1712~1' 
-- Equation name is '~1712~1', location is LC7_B6, type is buried.
-- synthesized logic cell 
_LC7_B6  = LCELL( _EQ084);
  _EQ084 = !_LC4_B13 &  state~5
         # !_LC3_A8
         #  _LC1_B6;

-- Node name is '~1712~2' 
-- Equation name is '~1712~2', location is LC2_B6, type is buried.
-- synthesized logic cell 
_LC2_B6  = LCELL( _EQ085);
  _EQ085 =  _LC7_B6 &  state~8
         #  bb1_tc_data_ok & !state~8;

-- Node name is '~1712~3' 
-- Equation name is '~1712~3', location is LC4_B3, type is buried.
-- synthesized logic cell 
_LC4_B3  = LCELL( _EQ086);
  _EQ086 =  _LC4_B13 &  state~5 & !tc_adr_reg5
         #  _LC1_B3;

-- Node name is '~1736~1' 
-- Equation name is '~1736~1', location is LC5_B1, type is buried.
-- synthesized logic cell 
_LC5_B1  = LCELL( _EQ087);
  _EQ087 = !_LC2_B8 &  state~5 &  state~8
         #  _LC6_B6 &  state~8;

-- Node name is '~1736~2' 
-- Equation name is '~1736~2', location is LC4_B1, type is buried.
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ088);
  _EQ088 =  _LC2_C10 &  _LC7_B1
         #  _LC1_B13 &  _LC2_C10 & !_LC6_C5;

-- Node name is '~1760~1' 
-- Equation name is '~1760~1', location is LC3_B1, type is buried.
-- synthesized logic cell 
_LC3_B1  = LCELL( _EQ089);
  _EQ089 = !_LC10_B9 &  state~5 &  state~8
         #  _LC6_B6 &  state~8;

-- Node name is '~1760~2' 
-- Equation name is '~1760~2', location is LC1_B1, type is buried.
-- synthesized logic cell 
_LC1_B1  = LCELL( _EQ090);
  _EQ090 =  _LC2_C10 &  _LC8_B1
         #  _LC2_C10 & !_LC6_C5 &  _LC9_B1;

-- Node name is '~1784~1' 
-- Equation name is '~1784~1', location is LC7_B9, type is buried.
-- synthesized logic cell 
_LC7_B9  = LCELL( _EQ091);
  _EQ091 = !_LC2_B9 &  state~5 &  state~8
         #  _LC6_B6 &  state~8;

-- Node name is '~1784~2' 
-- Equation name is '~1784~2', location is LC1_B9, type is buried.
-- synthesized logic cell 
_LC1_B9  = LCELL( _EQ092);
  _EQ092 =  _LC2_C10 &  _LC3_B9
         #  _LC2_C10 &  _LC6_B9 & !_LC6_C5;

-- Node name is '~1808~1' 
-- Equation name is '~1808~1', location is LC4_A2, type is buried.
-- synthesized logic cell 
_LC4_A2  = LCELL( _EQ093);
  _EQ093 = !bb1_bit_tc_end
         #  bb1_play_tc_end
         #  state~4
         #  state~3;

-- Node name is '~1808~2' 
-- Equation name is '~1808~2', location is LC1_B6, type is buried.
-- synthesized logic cell 
_LC1_B6  = LCELL( _EQ094);
  _EQ094 =  _LC4_A2 & !state~5;

-- Node name is '~1808~3' 
-- Equation name is '~1808~3', location is LC6_B3, type is buried.
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ095);
  _EQ095 =  state~5 &  state~8 & !tc_adr_reg0
         #  _LC6_B6 &  state~8;

-- Node name is '~1808~4' 
-- Equation name is '~1808~4', location is LC2_C10, type is buried.
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ096);
  _EQ096 = !_LC2_A7 & !state~6;

-- Node name is '~1808~5' 
-- Equation name is '~1808~5', location is LC2_B3, type is buried.
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ097);
  _EQ097 =  _LC2_C10 &  _LC7_B3
         #  _LC2_C10 & !_LC6_C5 &  _LC9_B3;

-- Node name is '~1832~1' 
-- Equation name is '~1832~1', location is LC6_B6, type is buried.
-- synthesized logic cell 
_LC6_B6  = LCELL( _EQ098);
  _EQ098 = !_LC3_A8
         #  _LC1_B6;

-- Node name is '~1832~2' 
-- Equation name is '~1832~2', location is LC3_B6, type is buried.
-- synthesized logic cell 
_LC3_B6  = LCELL( _EQ099);
  _EQ099 =  _LC6_B6 &  state~8
         #  _LC1_B5;



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\bb1_timecode_main.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:03
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:04
   Fitter                                 00:00:20
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:39


Memory Allocated
-----------------

Peak memory allocated during compilation  = 11,983K
