```verilog
assign ringer = !vibrate_mode && ring;
assign motor = vibrate_mode || ring;
endmodule
```