<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
<title>Zeke Wang's Homepage</title>
<meta http-equiv="content-type" content="text/html;charset=utf-8" />
<link rel="stylesheet" type="text/css" href="style.css" media="screen" />
</head>
<body>
<div id="wrap">
  <div id="top">
    <h2>Zeke Wang (王则可)</a></h2>

  </div>

  <div id="content">
    <div id="left">

	<a href="#showresearch" class="showres" id="showresearch"/>
	<a href="#showteaching" class="showteach" id="showteaching"/> 

	<div class="research">
            <a id="research"></a>

      <h1>Research Profile</h1>
<!--       <p>Since 2020, I will become an Assistant Professor at Zhejiang University, Hangzhou, China.</p>
-->
      <p>My current research topic is to accelerate Machine Learning training in any computing platforms, with a focus on the FPGA-enhanced computation and communication.</p>

      <b>Computation:</b> I propose a one-size-fits-all framework (MLWeaving) that allows any-precision linear model training on FPGAs, as well as any-precision K-Means. </p> <!-- , submitted to VLDB’19 (in revision)-->


      <b>Communication:</b> on-going. I believe FPGA is a nice alternative platform for the communication of Machine Learning training. Keep updated...  <!-- I believe FPGA is a perfect alternative platform for parameter server (now building the system).  In the next few years, I would like to integrate the FPGA-enhanced computation and communication into the mainstream framework, e.g., Tensorflow.  -->

      <p>Previously I have been working on programming FPGAs with high-level languages, with a focus on OpenCL.
	      
<h1>Recent Updates</h1>
<li> </p> Two papers are accepted by FPGA'20. </p>

<li> </p> One paper is accepted by TKDE. </p>	    
</ul>

<!-- 
      <p>
      <iframe width="400" height="200" src="https://www.youtube.com/embed/videoseries?list=PLIacQiJh2IzHXZwKViQOcfGs3TeIttoT4" frameborder="0" allowfullscreen></iframe>
      </p>
-->
            <a id="publications"></a>
      <h1>Publications</h1>
      <p>2020</p>
</p> <b>Understanding and Optimizing ConjunctivePredicates under Memory-efficient Storage Layouts</b>, <i>Zeke Wang, Xue Liu, Kai Zhang, Haihang Zhou, Bingsheng He</i>, IEEE Transactions on Knowledge and Data Engineering.<a> [coming soon]</a></p>

</p> <b>BiS-KM: Enabling Any-Precision K-Means on FPGAs</b>, <i>Zhenhao He, Zeke Wang, Gustavo Alonso</i>,ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2020.<a> [coming soon]</a></p>

</p> <b>Boyi: A Systematic Framework for Automatically Deciding the Best Execution Model for OpenCL Applications on FPGAs</b>, <i>Jiantong Jiang, Xue Liu, Juan Gómez-Luna, Nan Guan, Qingxu Deng, Wei Zhang, Onur Mutlu, Zeke Wang</i>, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2020.<a> [coming soon]</a></p>


</p> <b>Tackling Hardware/Software Co-design from a Database Perspective</b>, <i>Gustavo Alonso, Timothy Roscoe, David Cock, Mohsen Ewaida, Kaan Kara, Dario Korolija, David Sidler, Zeke Wang</i>, Conference on Innovative Data Systems Research (CIDR), 2020.<a> [coming soon]</a></p>


      <p>2019</p>
</p> <b>doppioDB 2.0: Hardware Techniques for Improved Integration of Machine Learning into Databases
</b>, <i>Kaan Kara, Zeke Wang, Ce Zhang, Gustavo Alonso</i>, International Conference on Very Large Data Bases (VLDB) Demo, 2019.<a href="doc/p979-kara.pdf">[pdf]</a></p>

</p> <b>Accelerating Generalized Linear Models with MLWeaving: A One-Size-Fits-All System for Any-Precision Learning</b>, <i>Zeke Wang, Kaan Kara, Hantian Zhang, Gustavo Alonso, Onur Mutlu, Ce Zhang</i>, International Conference on Very Large Data Bases (VLDB), 2019.<a href="doc/p574-wang-vldb19.pdf">[pdf]</a> <a href="doc/mlweaving-tr.pdf">[TR]</a> <a href="https://github.com/fpgasystems/MLWeaving">[code]</a></p>


</p> <b>DPI: The Data Processing Interface for Modern Networks</b>, <i>Gustavo Alonso, Carsten Binnig, Ippokratis Pandis, Kenneth Salem, Jan Skrzypczak, Ryan Stutsman, Lasse Thostrup, Tianzheng Wang, Zeke Wang, and Tobias Ziegler</i>, Conference on Innovative Data Systems Research (CIDR), 2019.<a href="doc/p11-alonso-cidr19.pdf">[pdf]</a> </p>

      <p>2018</p>
<p> <b>Hebe: An Order-obliviousness and High-performance Execution Scheme for Conjunctive Predicates</b>, <i>Zeke Wang, Kai Zhang, Haihang Zhou, Xue Liu, Bingsheng He</i>, IEEE International Conference on Data Engineering (ICDE), 2018. <a href="doc/hebe-icde-18.pdf">[pdf]</a>   </p>

<p> <b>G-NET: Effective GPU Sharing in NFV Systems</b>, <i>Kai Zhang, Bingsheng He, Jiayu Hu, Zeke Wang, Bei Hua, Jiayi Meng, Lishan Yang</i>, USENIX Symposium on Networked Systems Design and Implementation (NSDI), April, 2018.<a href="doc/gnet-nsdi-18.pdf">[pdf]</a> </p>

<p>2017</p>

<p> <b>Multi-kernel Data Partitioning with Channel on OpenCL-based FPGAs</b>, <i> Zeke Wang, Johns Paul, Bingsheng He, Wei Zhang</i>, IEEE Trans. Very Large Scale Integr.(VLSI) System, 2017. <a href="doc/multikernelpartitioning-tvlsi-17.pdf">[pdf]</a> </p>



<p>2016</p>

<p> <b>Relational Query Processing on OpenCL-based FPGAs</b>, <i> Zeke Wang, Johns Paul, HuiYan Cheah, Bingheng He, Wei Zhang </i>, International Conference on Field Programmable Logic and Applications (FPL), Sep. 2016. <a href="doc/query-fpl-16.pdf">[pdf]</a> </p>

<p> <b>A Performance Analysis Framework for Optimizing OpenCL Applications on FPGAs</b>, <i> Zeke Wang, Bingheng He, Wei Zhang, Shunning Jiang </i>, 22nd IEEE Symposium on High Performance Computer Architecture (HPCA), Mar. 2016. <a href="doc/model-hpca-16.pdf">[pdf]</a> </p>

<p> <b>Melia: A MapReduce Framework on OpenCL-based FPGAs</b>, <i> Zeke Wang, Shuhao Zhang, Bingsheng He, Wei Zhang </i>,  IEEE Trans. Parallel and Distributed System, 2016. <a href="doc/melia-tpds-16.pdf">[pdf]</a> </p>

<p> <b>Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application</b>, <i> Xue Liu, Zeke Wang, QingXu Deng</i>, IEEE Trans. Very Large Scale Integr.(VLSI) System, Jan. 2016. <a href="doc/channelization-tvlsi-16.pdf">[pdf]</a> </p>




<p>2015 </p>


<p> <b>A study of data partitioning on OpenCL-based FPGAs </b>, <i> Zeke Wang, Bingheng He, Wei Zhang </i>, 25th International Conference on Field Programmable Logic and Applications (FPL), Sep. 2015. <a href="doc/partitioning-fpl-15.pdf">[pdf]</a></p>


<p> <b>A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT</b>, <i> Zeke Wang, Xue Liu, Bingsheng He, Feng Yu </i>,  IEEE Trans. Very Large Scale Integr.(VLSI) System, 23(5), pp.973-977, Apr. 2015. <a href="doc/fft-tvlsi-15.pdf">[pdf]</a> </p>



<p>2014 and before</p>



Xue Liu, Q-X Deng, Zeke Wang, “Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers,” IEEE Transactions on Nuclear Science, 61(1), pp.561-567, Feb.2014. </p>

Xue Liu, Qingxu Deng, Boning Hou, Zeke Wang, “High-speed, fixed-latency serial links with Xilinx FPGAs,” Journal of Zhejiang University SCIENCE C, 15(2), pp. 153-160, Feb.2014. </p>


Zeke Wang, Feng Yu, Xue Liu, “Block Processor: A resource-distributed architecture,” IEEE High Performance Extreme Computing Conference (HPEC), Sep.2013. </p>


Feng Yu, Ruifeng Ge, Zeke Wang, “Efficient Utilization of Vector Registers to Improve FFT Performance on SIMD Microprocessors,” IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E96-A, No.7, pp. 1637-1641, Jul. 2013. </p>

Xue Liu, Feng Yu, Zeke Wang, “A pipelined architecture for normal I/O order FFT,” J Zhejiang Univ-Sci C (Comput & Electron), 12(1), pp.76-82, 2011. 
Zhengguo Ma, Feng Yu, Ruifeng Ge, Zeke Wang, “An efficient radix-2 fast Fourier transform processor with ganged butterfly engines on field programmable gate arrays,” J Zhejiang Univ-Sci C (Comput & Electron), 12(4), pp.323-329 ,2011. </p>

Feng Yu, Zeke Wang, Ruifeng Ge, “Novel algorithm for complex bit reversal: employing vector permutation and branch reduction methods,” J Zhejiang Univ-Sci A, 10(10), pp. 1492-1499, 2009.</p>


Zeke Wang, HuiYan Cheah, Johns Paul, Bingheng He, Wei Zhang, “Accelerating Database Query Processing on OpenCL-based FPGAs,” 24th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), Feb. 2016. (poster)</p>

Zeke Wang, Bingheng He, Wei Zhang, “Improving Data Partitioning Performance on OpenCL-Based FPGAs,” IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), May. 2015. (poster)</p>



<!-- 
      <p> <b>StreamChain: Do Blockchains Need Blocks? <i>(Technical Report)</i></b>
      &nbsp 
      Zs. István, A. Sorniotti, M. Vukolić. arXiv:1808.08406. <a href="https://arxiv.org/abs/1808.08406">[pdf]</a>
      </p>

      <p><b>Providing Multi-tenant Services with FPGAs: Case Study on a Key-Value Store.</b>&nbsp
	  Zs. István, G. Alonso. A. Singla. <i>28th International Conference on Field Programmable Logic and Applications (FPL'18), Dublin, Ireland, August 2018.</i>&nbsp<a href="doc/multes-fpl18.pdf">[pdf]</a>&nbsp<a href="doc/multes-fpl18-slides.pdf">[slides]</a><br/>Code on Github: <a href="https://github.com/fpgasystems/caribou/tree/multes">[code]</a></p>

      <p><b>A Flexible K-Means Operator for Hybrid Databases.</b>&nbsp
	  Z. He, D. Sidler, Zs. István, G. Alonso. <i>28th International Conference on Field Programmable Logic and Applications (FPL'18), Dublin, Ireland, August 2018</i>.&nbsp<a href="doc/kmeans-fpl18.pdf">[pdf]</a></p>

      
      <p><b>Active Pages 20 Years Later: Active Storage for the Cloud.</b>&nbsp
	  Zs. István, D. Sidler, G. Alonso. <i>In IEEE Internet Computing July/Aug 2018</i>.&nbsp<a href="https://ieeexplore.ieee.org/document/8424116/">[pdf]</a> </p>


      <p>2017</p>

      <p>
      <b>Caribou: Intelligent Distributed Storage</b>.&nbspZs. Istvan, D. Sidler, G. Alonso.&nbsp<i>To appear in VLDB 2017, Munich, Germany.</i>&nbsp<a href="doc/p1286-istvan.pdf">[pdf]</a>&nbsp<a href="doc/vldb17-caribou-slides.pdf">[slides]</a>
      </br>Resources for the larger project: <a href="https://github.com/fpgasystems/caribou">[Code on Github]</a>&nbsp;<a href="https://www.youtube.com/watch?v=07zuIZD0oY4&feature=youtu.be">[Short Video]</a>
      </p>
      
      <p>
      <b>Accelerating Pattern Matching Queries in Hybrid CPU-FPGA Architectures</b>.&nbspD. Sidler, Zs. Istvan, M. Ewaida, G. Alonso.&nbsp<i>2017 ACM SIGMOD/PODS Conference (SIGMOD'17), Chicago, US. </i><a href="http://www.davidsidler.ch/files/sigmod17-patternmatching.pdf">[pdf]</a>
      </p>

      <p>2016</p>

      <p>
	<b>Low-Latency TCP/IP Stack for Data Center Applications</b>.&nbspD. Sidler, Zs. Istvan, G. Alonso.&nbsp<i>26th International Conference on Field Programmable Logic and Applications (FPL'16), Lausanne, Switzerland, September 2016.</i>&nbsp<a href="http://davidsidler.ch/files/fpl16-lowlatencytcpip.pdf">[pdf]</a>&nbsp
	</p>

      <p>
	<b>Runtime Parameterizable Regular Expression Operators for Databases</b>.&nbspZs. Istvan*, D. Sidler*, G. Alonso. (*=equal contribution). &nbsp<i>The 24th IEEE International Symposium on
Field-Programmable Custom Computing Machines (FCCM'16), May 2016.</i>&nbsp<a href="doc/regex-fccm2016.pdf">[pdf]</a>&nbsp
	</p>
	

      <p>
      <b>Consensus in a Box: Inexpensive Coordination in Hardware</b>.&nbspZs. Istvan, D. Sidler, G. Alonso, M. Vukolic.&nbsp<i>13th USENIX Symposium on Networked Systems Design and Implementation (NSDI '16), March 2016.</i>&nbsp<a href="doc/nsdi16-istvan-rev1.pdf">[pdf]</a>&nbsp<a href="https://youtu.be/TVChWma65_4?list=PLtP6cREytnDiZfdwnnZ_YXleO0JWKtAHS">[slides+audio]</a>&nbsp<a href="https://www.usenix.org/conference/nsdi16/technical-sessions/presentation/istvan">[slides]</a></p>      


      <p>2015</p>

      <p>
      <b>A Hash Table for Line Rate Data Processing</b>.&nbspZs. Istvan, G. Alonso, M. Blott, K. Vissers.&nbsp<i>ACM Transactions on Reconfigurable Technology and Systems (TRETS) - Special FPL'13 Issue, March 2015.</i>&nbsp<a href="doc/trets15-istvan.pdf">[pdf]</a></p>      
      
      <p>2014</p>

      <p>
      <b>Ibex -- An Intelligent Storage Engine with Support for Advanced SQL Off-loading</b>.&nbspL. Woods, Zs. Istvan, G. Alonso.&nbsp<i>VLDB 2014, Hangzhou, China, September 2014.</i>&nbsp<a href="http://www.vldb.org/pvldb/vol7/p963-woods.pdf">[pdf]</a></p>

      <p>
      <b>Histograms as a Side Effect of Data Movement for Big Data</b>.&nbspZs. Istvan, L. Woods, G. Alonso.&nbsp<i>2014 ACM SIGMOD/PODS Conference (SIGMOD'14), Snowbird, Utah, US.</i>&nbsp<a href="doc/sigmod14-istvan.pdf">[pdf]</a></p>
 
      <p>2013</p>

      <p>
      <b>A Flexible Hash Table Design For 10Gbps Key-value Stores on FPGAs</b>.&nbspZs. Istvan, G. Alonso, M. Blott, K. Vissers.&nbsp<i>23rd International Conference on Field Programmable Logic and Applications (FPL'13), Porto, Portugal, 2-4 September 2013.</i>&nbsp<a href="doc/paperM3C_3.pdf">[pdf]</a></p>

      <p>
      <b>Achieving 10Gbps Line-rate Key-value Stores with FPGAs</b>.&nbspM. Blott, K. Karras, L. Liu, K. Vissers, Zs. Istvan, J. Bar.&nbsp<i>5th
      USENIX Workshop on Hot Topics in Cloud Computing (HotCloud'13),
      San Jose, CA, 25-26 June 2013.</i> <a href="http://0b4af6cdc2f0c5998459-c0245c5c937c5dedcca3f1764ecc9b2f.r43.cf2.rackcdn.com/11566-hotcloud13-blott.pdf">[pdf]</a>&nbsp<a href="https://www.usenix.org/sites/default/files/conference/protected-files/blott_hotcloud13_slides.pdf">[slides]</a></p>

      <p>
	<b>Multi-threaded Active
	Objects</b>.&nbspL. Henrio, F. Huet, Zs. Istvan.&nbsp<i>15th International Conference on Coordination
	models and Languages (COORDINATION 2013), Firenze, Italy, 3-5
	June 2013.</i> <a href="http://link.springer.com/chapter/10.1007%2F978-3-642-38493-6_7">[pdf]</a></p>

      <p>2011</p>
      <p>
	<b>Adapting Active Objects to Multicore	Architectures</b>.&nbspL. Henrio, F. Huet, Zs. Istvan, G. Sebestyen.&nbsp<i>International Symposium on Parallel and
	Distributed Computing (ISPDC 2011).</i> <a href="http://hal.inria.fr/docs/00/64/41/69/PDF/Macro2011.pdf">[pdf]</a>
      </p>

      <h1>Patents</h1>
      
      <p><b>Systems and Methods for Providing Distributed Tree Traversal Using Hardware-Based Processing
(US 20160147779 A1)</b>.&nbspKenneth H. Eguro, Zsolt Istvan, Arvind Arasu, Ravishankar Ramamurthy, Kaushik Shriraghav.&nbspPatent application filed 11/26/14.</p>

    
      <h1>Demos and Posters</h1>

      <p><b>Enzian: a Research Computer for Datacenter and Rackscale Computing.</b> <br/>
      Poster for <i>European Conference on Computer Systems (EuroSys'18), Porto, Portugal.</i></p>


      <p><b>Caribou: A Platform for Building Smart Storage</b> <br/><a href="doc/eurosys17-caribou-poster.pdf">[Poster]</a> for <i>European Conference on Computer Systems (EuroSys'17), Belgrade, Serbia, 24-26 April 2017.</i></p>

      <p><b>doppioDB: A Hardware Accelerated Database</b><br/><a href="doc/doppiodb-sigmod17-demo.pdf">[Demo]</a><a href="doc/doppiodb-sigmod17-demoposter.pdf">[Poster]</a> for <i>SIGMOD 2017, Chicago IL, 2017</i>


      <p> <b>Specialized Microservers for the Data Center</b><br/> <a href="http://eurosys2015.labri.fr/posters/p26.pdf">[Poster]</a> for <i>European Conference on Computer Systems (EuroSys'15), Bordeaux, France, 21-24 March 2015.</i>
<br/>
<a href="doc/fpl2015-demo-poster.pdf">[Demo]</a> for <i>25th International Conference on Field Programmable Logic and Applications (FPL'15), London, UK, September 2015.</i>

      </p>

      <p>
	<b>Hybrid FPGA-accelerated SQL Query Processing</b> <br/><a href="doc/fpl13-ibex-demo.pdf">[Demo]</a> for <i>23rd International Conference on Field Programmable Logic and Applications (FPL'13), Porto, Portugal, 2-4 September 2013.</i> 
      </p>

<br/>
-->

</div>

	<div class="teaching">
      <a id="teaching"></a>
      <h1>Teaching</h1>
 At UPM, Master Universitario en Software y Sistemas:
 
<p>
  <b>Performance Analysis and Modeling of Software Systems, Fall 2018</b> <a href="teaching/pams18.html">[website]</a>&nbsp;<a href="http://muss.fi.upm.es/seminarios.php">[seminars@UPM]</a>
      </p>
      
 </br> In the past, at ETH Zurich:
 <p>
  <b>Advanced Systems Lab, Fall 2017</b> <a href="http://www.systems.ethz.ch/courses/fall2017/asl">[website]</a>
      </p>
 <p>
      <b>Data Modelling and Databases, Spring 2017</b> <a href="http://www.systems.ethz.ch/courses/spring2017/data_mod_db">[website]</a>
</p>
      <p>
	<b>Advanced Systems Lab, Fall 2016 (Head Teaching Assistant)</b> <a href="http://www.systems.ethz.ch/courses/fall2016/asl">[website]</a>
      </p>
      <p>
      <b>Data Modelling and Databases, Spring 2016</b> <a href="http://www.systems.ethz.ch/courses/spring2016/data_mod_db">[website]</a>
</p>
      <p>
	<b>Advanced Systems Lab, Fall 2015</b> <a href="http://www.systems.ethz.ch/courses/fall2015/asl">[website]</a>
      </p>     
      <p>
      <b>Programmieren und Problemlösen, Spring 2015</b> <a href="http://www.vvz.ethz.ch/Vorlesungsverzeichnis/dozentPre.do?dozide=10037129&semkez=2015S&lang=de&ansicht=2">[website]</a>
      </p>
      <p>
	<b>Advanced Systems Lab, Fall 2014</b> <a href="http://www.systems.ethz.ch/courses/fall2014/asl">[website]</a>
      </p>     
      <p>
      <b>Programmieren und Problemlösen, Spring 2014</b> <a href="http://www.vvz.ethz.ch/Vorlesungsverzeichnis/dozentPre.do?dozide=10037129&semkez=2014S&lang=de&ansicht=2">[website]</a>
      </p>
      <p>
	<b>Advanced Systems Lab, Fall 2013</b> <a href="http://www.systems.ethz.ch/courses/fall2013/asl">[website]</a>
	 </p>
      <p>
      <b>Data Modeling and Databases, Spring 2012</b> <a href="http://archive.systems.ethz.ch/www.systems.ethz.ch/education/spring-2012/data-mod-db.html">[website]</a>
      </p>
      
      </div>
      

    </div>
    <div id="right">
      <div class="box">
	<img src="zeke_sw.jpg" alt="" width="280"> 
	  <a id="about"></a> 
        <h2>About Me</h2>	
        <p> 

        I am a post-doc researcher at the <a href="https://www.systems.ethz.ch/">Systems Group, ETH, Zurich</a> in Switzerland. I am advised by <a href="http://www.inf.ethz.ch/personal/alonso/">Prof. Dr. Gustavo Alonso</a>. 
        <br/>
        
	<!-- <h2>Curriculum Vitae</h2>

	<a  href="doc/istvan-cv-sep-2018.pdf"><img src="cv-cover.png" alt="cv-cover-image" width="40%" height="40%"></a> -->

	 <p>&nbsp</p>
        
        <h2>Coordinates</h2>
	<p>
	Email: <b>zeke.wang [ at ] inf.ethz.ch</b> <br>
	<p>
	Linkedin: <a href="https://www.linkedin.com/in/zeke-wang-a5b44275/">Zeke's profile on LinkedIn</a>
	<p>
	Google Scholar: <a href="https://scholar.google.com/citations?user=O_QbGCgAAAAJ&hl=en">Zeke's profile on Scholar</a>
    </a>

      </div>
    </div>
    <div id="clear"></div>
  </div>
  <div id="footer">
    <p>Last updated: <i>Oct 2018</i>.</p>
    <p>A mirror of this site is on <a href="https://github.com/wangzeke">Github</a></p>
  </div>
</div>

<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-128357693-1"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'UA-128357693-1');
</script>

<!-- Start of StatCounter Code for Default Guide 
<script type="text/javascript">
var sc_project=8927025; 
var sc_invisible=1; 
var sc_security="b32d79ec"; 
var scJsHost = (("https:" == document.location.protocol) ?
"https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" +
scJsHost+
"statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="web analytics"
href="http://statcounter.com/" target="_blank"><img
class="statcounter"
src="http://c.statcounter.com/8927025/0/b32d79ec/1/"
alt="web analytics"></a></div></noscript> 
-->
<!-- End of StatCounter Code for Default Guide -->
</body>
</html>
