# [WIP] RISC-V CPU 

Implementation of a RISC-V CPU in VHDL.
This project is highly work-in-progress, the current goal is to implement
the RV32-I ISA.

## License

Licensed under the [BSD 3-Clause License](./LICENSE).
