Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 08:19:00 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                    Path #1                                                                                                   |         WorstPath from Dst        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                        6.250 |                             6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                                       19.102 |                             2.243 |
| Logic Delay               | 0.099(11%)           | 5.064(27%)                                                                                                                                                                                                   | 0.244(11%)                        |
| Net Delay                 | 0.855(89%)           | 14.038(73%)                                                                                                                                                                                                  | 1.999(89%)                        |
| Clock Skew                |               -0.178 |                                                                                                                                                                                                        0.240 |                            -0.497 |
| Slack                     |                5.109 |                                                                                                                                                                                                      -12.620 |                             3.426 |
| Timing Exception          |                      |                                                                                                                                                                                                              |                                   |
| Bounding Box Size         | 12% x 1%             | 16% x 5%                                                                                                                                                                                                     | 3% x 5%                           |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                       | (0, 0)                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                          252 |                                 2 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                 | Safely Timed                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                           39 |                                 1 |
| Routes                    |                    1 |                                                                                                                                                                                                           39 |                                 2 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 SRL16E                  |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                     | clk_user                          |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                     | clk_user                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                         | None                              |
| BRAM                      | None                 | None                                                                                                                                                                                                         | None                              |
| IO Crossings              |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                           39 |                                 1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                            0 |                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                       | FDRE/C                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                       | SRL16E/D                          |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                         | sector_ret_17999/C                |
| End Point Pin             | muon_cand_14.pt[0]/D | sector_ret_17999/D                                                                                                                                                                                           | sr_7_7.sector_0_sr_7_7.sector_1/D |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #2                                                                                                 |       WorstPath from Dst       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                          6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                                  18.909 |                          1.920 |
| Logic Delay               | 0.099(11%)           | 4.807(26%)                                                                                                                                                                                              | 0.283(15%)                     |
| Net Delay                 | 0.855(89%)           | 14.102(74%)                                                                                                                                                                                             | 1.637(85%)                     |
| Clock Skew                |               -0.178 |                                                                                                                                                                                                   0.050 |                         -0.298 |
| Slack                     |                5.109 |                                                                                                                                                                                                 -12.617 |                          3.948 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                |
| Bounding Box Size         | 12% x 1%             | 16% x 6%                                                                                                                                                                                                | 5% x 4%                        |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                                                                  | (1, 0)                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     250 |                              3 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                              2 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                              3 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 SRL16E          |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                | clk_user                       |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                | clk_user                       |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                           |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      39 |                              1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | SRL16E/D                       |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                    | roi_ret_9924/C                 |
| End Point Pin             | muon_cand_14.pt[0]/D | roi_ret_9924/D                                                                                                                                                                                          | sr_7_7.roi_2_sr_7_7.sector_1/D |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                    Path #3                                                                                                   |       WorstPath from Dst      |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                        6.250 |                         6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                                       18.939 |                         3.034 |
| Logic Delay               | 0.099(11%)           | 4.481(24%)                                                                                                                                                                                                   | 0.245(9%)                     |
| Net Delay                 | 0.855(89%)           | 14.458(76%)                                                                                                                                                                                                  | 2.789(91%)                    |
| Clock Skew                |               -0.178 |                                                                                                                                                                                                        0.081 |                        -0.341 |
| Slack                     |                5.109 |                                                                                                                                                                                                      -12.616 |                         2.792 |
| Timing Exception          |                      |                                                                                                                                                                                                              |                               |
| Bounding Box Size         | 12% x 1%             | 18% x 5%                                                                                                                                                                                                     | 2% x 5%                       |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                       | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                          266 |                             2 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                            0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                            0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                            0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                            0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                 | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                           39 |                             1 |
| Routes                    |                    1 |                                                                                                                                                                                                           39 |                             2 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 SRL16E              |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                     | clk_user                      |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                     | clk_user                      |
| DSP Block                 | None                 | None                                                                                                                                                                                                         | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                         | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                            0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                            0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                            0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                           39 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                            0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                            0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                       | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                       | SRL16E/D                      |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                         | pt_ret_1417/C                 |
| End Point Pin             | muon_cand_14.pt[0]/D | pt_ret_1417/D                                                                                                                                                                                                | sr_7_7.pt_0_sr_7_7.sector_1/D |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #4                                                                                                 |                                                                             WorstPath from Dst                                                                            |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                     6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                                  18.973 |                                                                                                                                                                    16.650 |
| Logic Delay               | 0.099(11%)           | 4.598(25%)                                                                                                                                                                                              | 3.811(23%)                                                                                                                                                                |
| Net Delay                 | 0.855(89%)           | 14.375(75%)                                                                                                                                                                                             | 12.839(77%)                                                                                                                                                               |
| Clock Skew                |               -0.178 |                                                                                                                                                                                                   0.116 |                                                                                                                                                                    -0.259 |
| Slack                     |                5.109 |                                                                                                                                                                                                 -12.616 |                                                                                                                                                                   -10.667 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                           |
| Bounding Box Size         | 12% x 1%             | 18% x 4%                                                                                                                                                                                                | 19% x 4%                                                                                                                                                                  |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                                                  | (1, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     245 |                                                                                                                                                                       230 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                              |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                        32 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                  |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                  |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                      |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                      |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      39 |                                                                                                                                                                        56 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                    | sector_ret_18734_3/C                                                                                                                                                      |
| End Point Pin             | muon_cand_14.pt[0]/D | sector_ret_18734_3/D                                                                                                                                                                                    | pt_ret_1753/D                                                                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #5                                                                                              |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                             18.928 |                                                                                                                                                                              16.872 |
| Logic Delay               | 0.099(11%)           | 4.463(24%)                                                                                                                                                                                         | 4.222(26%)                                                                                                                                                                          |
| Net Delay                 | 0.855(89%)           | 14.465(76%)                                                                                                                                                                                        | 12.650(74%)                                                                                                                                                                         |
| Clock Skew                |               -0.178 |                                                                                                                                                                                              0.072 |                                                                                                                                                                              -0.216 |
| Slack                     |                5.109 |                                                                                                                                                                                            -12.614 |                                                                                                                                                                             -10.846 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                                                                                     |
| Bounding Box Size         | 12% x 1%             | 18% x 4%                                                                                                                                                                                           | 16% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                244 |                                                                                                                                                                                 183 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 39 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                               | roi_ret_8650/C                                                                                                                                                                      |
| End Point Pin             | muon_cand_14.pt[0]/D | roi_ret_8650/D                                                                                                                                                                                     | pt_ret_1753/D                                                                                                                                                                       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #6                                                                                              |       WorstPath from Dst       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                          6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                             18.839 |                          1.246 |
| Logic Delay               | 0.099(11%)           | 4.158(23%)                                                                                                                                                                                         | 0.245(20%)                     |
| Net Delay                 | 0.855(89%)           | 14.681(77%)                                                                                                                                                                                        | 1.001(80%)                     |
| Clock Skew                |               -0.178 |                                                                                                                                                                                             -0.015 |                         -0.225 |
| Slack                     |                5.109 |                                                                                                                                                                                            -12.612 |                          4.696 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                |
| Bounding Box Size         | 12% x 1%             | 18% x 4%                                                                                                                                                                                           | 0% x 5%                        |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                             | (0, 0)                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                244 |                              2 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                              1 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                              2 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 SRL16E               |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                       |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                       |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                           |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 39 |                              1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | SRL16E/D                       |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                               | roi_ret_8882/C                 |
| End Point Pin             | muon_cand_14.pt[0]/D | roi_ret_8882/D                                                                                                                                                                                     | sr_7_7.roi_5_sr_7_7.sector_1/D |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                      Path #7                                                                                                      |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                             6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                                            18.758 |                                                                                                                                                                         17.863 |
| Logic Delay               | 0.099(11%)           | 4.511(25%)                                                                                                                                                                                                        | 4.000(23%)                                                                                                                                                                     |
| Net Delay                 | 0.855(89%)           | 14.247(75%)                                                                                                                                                                                                       | 13.863(77%)                                                                                                                                                                    |
| Clock Skew                |               -0.178 |                                                                                                                                                                                                            -0.094 |                                                                                                                                                                         -0.022 |
| Slack                     |                5.109 |                                                                                                                                                                                                           -12.611 |                                                                                                                                                                        -11.643 |
| Timing Exception          |                      |                                                                                                                                                                                                                   |                                                                                                                                                                                |
| Bounding Box Size         | 12% x 1%             | 18% x 5%                                                                                                                                                                                                          | 22% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)               | (0, 0)                                                                                                                                                                                                            | (1, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                               251 |                                                                                                                                                                            196 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                                40 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                          | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                          | clk_user                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                39 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                              | sector_ret_17491/C                                                                                                                                                             |
| End Point Pin             | muon_cand_14.pt[0]/D | sector_ret_17491/D                                                                                                                                                                                                | pt_ret_1753/D                                                                                                                                                                  |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #8                                                                                              |         WorstPath from Dst        |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                             6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                             18.833 |                             1.730 |
| Logic Delay               | 0.099(11%)           | 4.161(23%)                                                                                                                                                                                         | 0.135(8%)                         |
| Net Delay                 | 0.855(89%)           | 14.672(77%)                                                                                                                                                                                        | 1.595(92%)                        |
| Clock Skew                |               -0.178 |                                                                                                                                                                                             -0.015 |                            -0.221 |
| Slack                     |                5.109 |                                                                                                                                                                                            -12.606 |                             4.216 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                   |
| Bounding Box Size         | 12% x 1%             | 18% x 4%                                                                                                                                                                                           | 1% x 6%                           |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                             | (0, 0)                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                244 |                                 2 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                 1 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                 2 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 SRL16E                  |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                          |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                          |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                              |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                              |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 39 |                                 1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | SRL16E/D                          |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                               | sector_ret_18000/C                |
| End Point Pin             | muon_cand_14.pt[0]/D | sector_ret_18000/D                                                                                                                                                                                 | sr_7_7.sector_0_sr_7_7.sector_1/D |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #9                                                                                                 |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                                  18.742 |                                                                                                                                                                         16.654 |
| Logic Delay               | 0.099(11%)           | 4.479(24%)                                                                                                                                                                                              | 3.973(24%)                                                                                                                                                                     |
| Net Delay                 | 0.855(89%)           | 14.263(76%)                                                                                                                                                                                             | 12.681(76%)                                                                                                                                                                    |
| Clock Skew                |               -0.178 |                                                                                                                                                                                                  -0.098 |                                                                                                                                                                         -0.010 |
| Slack                     |                5.109 |                                                                                                                                                                                                 -12.598 |                                                                                                                                                                        -10.422 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                                |
| Bounding Box Size         | 12% x 1%             | 18% x 4%                                                                                                                                                                                                | 17% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     256 |                                                                                                                                                                            182 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      39 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                    | roi_ret_8608/C                                                                                                                                                                 |
| End Point Pin             | muon_cand_14.pt[0]/D | roi_ret_8608/D                                                                                                                                                                                          | pt_ret_1753/D                                                                                                                                                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                              Path #10                                                                                              |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                0.954 |                                                                                                                                                                                             18.740 |                                                                                                                                                                              17.752 |
| Logic Delay               | 0.099(11%)           | 4.501(25%)                                                                                                                                                                                         | 4.334(25%)                                                                                                                                                                          |
| Net Delay                 | 0.855(89%)           | 14.239(75%)                                                                                                                                                                                        | 13.418(75%)                                                                                                                                                                         |
| Clock Skew                |               -0.178 |                                                                                                                                                                                             -0.099 |                                                                                                                                                                              -0.008 |
| Slack                     |                5.109 |                                                                                                                                                                                            -12.597 |                                                                                                                                                                             -11.518 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                                                                                     |
| Bounding Box Size         | 12% x 1%             | 18% x 4%                                                                                                                                                                                           | 19% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                244 |                                                                                                                                                                                 199 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 39 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                               | pt_ret_1042/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_14.pt[0]/D | pt_ret_1042/D                                                                                                                                                                                      | pt_ret_1753/D                                                                                                                                                                       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 | 32 | 33 | 34 | 35 |  36 |  37 |  38 | 39 | 40 | 41 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
| clk_user        | 6.250ns     |  2 |  6 |  7 | 61 | 58 | 83 | 88 | 193 | 275 | 181 | 42 |  3 |  1 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


