INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/captura_de_datos_downsampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module captura_de_datos_downsampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Downloads/clk_100MHZ_to_25M_24M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHZ_to_25M_24M
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [C:/Users/FABIa/Downloads/clk_100MHZ_to_25M_24M.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/FABIa/Downloads/clk_100MHZ_to_25M_24M.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/FABIa/Downloads/clk_100MHZ_to_25M_24M.v:135]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/FABIa/Downloads/clk_100MHZ_to_25M_24M.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/wp2-simulacion-captura-grupo-04/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
