{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 09:33:05 2014 " "Info: Processing started: Tue Apr 22 09:33:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prob1_top -c Prob1_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Prob1_top -c Prob1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Prob1_top.v(45) " "Warning (10273): Verilog HDL warning at Prob1_top.v(45): extended using \"x\" or \"z\"" {  } { { "Prob1_top.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob1_top.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file prob1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prob1_top " "Info: Found entity 1: Prob1_top" {  } { { "Prob1_top.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Decoder2to4 " "Info: Found entity 2: Decoder2to4" {  } { { "Prob1_top.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ActiveLowConv " "Info: Found entity 3: ActiveLowConv" {  } { { "Prob1_top.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 TriStateOut " "Info: Found entity 4: TriStateOut" {  } { { "Prob1_top.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prob1_top " "Info: Elaborating entity \"Prob1_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Decoder2to4:d1 " "Info: Elaborating entity \"Decoder2to4\" for hierarchy \"Decoder2to4:d1\"" {  } { { "Prob1_top.v" "d1" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ActiveLowConv ActiveLowConv:a1 " "Info: Elaborating entity \"ActiveLowConv\" for hierarchy \"ActiveLowConv:a1\"" {  } { { "Prob1_top.v" "a1" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriStateOut TriStateOut:t1 " "Info: Elaborating entity \"TriStateOut\" for hierarchy \"TriStateOut:t1\"" {  } { { "Prob1_top.v" "t1" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_OE" "ena " "Info: Promoted output enable signal driven by pin \"ena\" to global output enable signal" {  } {  } 0 0 "Promoted output enable signal driven by pin \"%1!s!\" to global output enable signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Info: Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "4 " "Info: Implemented 4 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.map.smsg " "Info: Generated suppressed messages file S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB3/Prob1/Prob1_top.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 09:33:07 2014 " "Info: Processing ended: Tue Apr 22 09:33:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
