Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 06:53:57 2025
| Host         : LAPTOP-LC1F7D02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   270 |
|    Minimum number of control sets                        |   270 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1039 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   270 |
| >= 0 to < 4        |   101 |
| >= 4 to < 6        |    30 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |    10 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             555 |          214 |
| No           | No                    | Yes                    |             177 |           66 |
| No           | Yes                   | No                     |             717 |          271 |
| Yes          | No                    | No                     |             539 |          177 |
| Yes          | No                    | Yes                    |               7 |            5 |
| Yes          | Yes                   | No                     |            1734 |          572 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                  Clock Signal                                                  |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                           Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                                                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                                                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/w_Game_Active                                                                                                                                            |                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/tck_BUFG                                                                                  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Use_Async_Reset.sync_reset_reg                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                |                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/tck_BUFG                                                                                  |                                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                                                                                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
| ~design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/gen_single_rank.data_reg[106]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[3]_i_1_n_0                                                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_reg[0]                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1076]_i_1__0_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[4]_i_1__0_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[4]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                            |                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_105_in                                                                                                                                                         |                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                         | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_1[0]                                                                                           | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0]                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P1_inst/sel                                                                                                                                  |                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/r_Paddle_Y[4]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                            |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X                                                                                                                             | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/p_0_in_0                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y                                                                                                                             | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/p_0_in_0                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                         | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p_0_in__0[31]                                                                                                                                                                                | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                     |                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                               |                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                         | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/tck_BUFG                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/tck_BUFG                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_reg_0[0]                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/gen_single_rank.data_reg[47][0]                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/pwm_audio_axi_stream_0/U0/duty_reg[7]_i_1_n_0                                                                                                                                                                                                        | design_1_i/pwm_audio_axi_stream_0/U0/sample_en_i_1_n_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                         | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                          | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                          | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p_0_in__0[23]                                                                                                                                                                                | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                         | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                         | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p_0_in__0[7]                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/p_0_in__0[15]                                                                                                                                                                                | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                         | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/pwm_audio_axi_stream_0/U0/sample_en_i_1_n_0                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/E[0]                                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[8]_0[0]                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/E[0]                                                                                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[8]_1[0]                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count                                                                                                                                    |                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_0                                                                                                          | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/SR[0]                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count[9]_i_1__0_n_0                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/E[0]                                                                                                                                                                     | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_reg[0]                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/SR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/mdm_1/U0/tck_BUFG                                                                                  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/pwm_audio_axi_stream_0/U0/divider_cnt[0]_i_1_n_0                                                                                                                                                                          |                4 |             14 |         3.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_Prev                                                                                                                        | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/p_0_in_0                                                                                                  |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1076]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                4 |             15 |         3.75 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                                |                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |               10 |             17 |         1.70 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_3/U0/p_0_in                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_4/U0/p_0_in                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_1/U0/p_0_in                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                          |                                                                                                                                                                                                                                      |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                      |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                                                                                             |                7 |             20 |         2.86 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/w_Game_Active                                                                                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Count[20]_i_1_n_0                                                                                  |                5 |             20 |         4.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |               11 |             20 |         1.82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                5 |             21 |         4.20 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/r_State_reg_1[0]                                                                                               |                8 |             21 |         2.62 |
|  design_1_i/mdm_1/U0/tck_BUFG                                                                                  |                                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                |                4 |             21 |         5.25 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/SR[0]                                                                                                          |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                          |                                                                                                                                                                                                                                      |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1076]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                      |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[15]_i_1_n_0                                                                                                                |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                       |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                     |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                       |               13 |             30 |         2.31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                                                                                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/E[0]                                                                                                                                                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                                                                                                                 |                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                                                                                                    |                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg0                                                    |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                             | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                             |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                   |                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                  |                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            |                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstreth]_2[1]                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstreth]_2[0]                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_0[0]                                                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native[0]                                                                                                                                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                         |                                                                                                                                                                                                                                      |               18 |             34 |         1.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                            |                7 |             34 |         4.86 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                           |                                                                                                                                                                                                                                      |               15 |             41 |         2.73 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]                                                                                                                    |               18 |             42 |         2.33 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                                                                                                               |                                                                                                                                                                                                                                      |               14 |             43 |         3.07 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                                                                                                        |                                                                                                                                                                                                                                      |                6 |             46 |         7.67 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |               19 |             59 |         3.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                                                                                                                              |                                                                                                                                                                                                                                      |                8 |             63 |         7.88 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |               32 |             81 |         2.53 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               44 |            120 |         2.73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                                                                                                                         |                                                                                                                                                                                                                                      |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               55 |            149 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                             |               71 |            175 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                      |              146 |            385 |         2.64 |
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


