INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chan_par_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par_sensor_word_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'xvs' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'xhs' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pattern_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan0_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan0_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan1_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan1_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan2_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan2_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan3_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan3_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan4_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan4_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan5_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan5_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:63]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan6_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan6_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan7_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_chan7_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_clk_p' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lvds_clk_n' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'inclk_out' is not allowed [H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_split_fifo2oserdes
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/git_respo/10_4fps_1ch_148_5ddr/FPGA_TEST_PATTERN_10_4fps_4ch_freq1/FPGA_TEST_PATTERN.srcs/sources_1/new/tb_test_pattern_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_pattern_gen
