\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Background}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Aim}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Previous Work}{section.1}% 4
\BOOKMARK [2][-]{subsection.1.4}{Overview}{section.1}% 5
\BOOKMARK [1][-]{section.2}{Requirements, Constraints and Specifications}{}% 6
\BOOKMARK [2][-]{subsection.2.1}{Requirements}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.2}{Constraints}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Specifications}{section.2}% 9
\BOOKMARK [1][-]{section.3}{Design}{}% 10
\BOOKMARK [2][-]{subsection.3.1}{Architecture}{section.3}% 11
\BOOKMARK [3][-]{subsubsection.3.1.1}{Signal Source}{subsection.3.1}% 12
\BOOKMARK [3][-]{subsubsection.3.1.2}{Signal Separation}{subsection.3.1}% 13
\BOOKMARK [3][-]{subsubsection.3.1.3}{Receiver / Detector}{subsection.3.1}% 14
\BOOKMARK [3][-]{subsubsection.3.1.4}{Processor / Display}{subsection.3.1}% 15
\BOOKMARK [3][-]{subsubsection.3.1.5}{Chosen Architecture}{subsection.3.1}% 16
\BOOKMARK [2][-]{subsection.3.2}{Detailed Design}{section.3}% 17
\BOOKMARK [3][-]{subsubsection.3.2.1}{LO Generation}{subsection.3.2}% 18
\BOOKMARK [3][-]{subsubsection.3.2.2}{LO Filtering}{subsection.3.2}% 19
\BOOKMARK [3][-]{subsubsection.3.2.3}{LO Levelling}{subsection.3.2}% 20
\BOOKMARK [3][-]{subsubsection.3.2.4}{Directional Couplers}{subsection.3.2}% 21
\BOOKMARK [3][-]{subsubsection.3.2.5}{Gain and Phase Detection}{subsection.3.2}% 22
\BOOKMARK [3][-]{subsubsection.3.2.6}{Processor}{subsection.3.2}% 23
\BOOKMARK [2][-]{subsection.3.3}{Firmware and Software}{section.3}% 24
\BOOKMARK [1][-]{section.4}{Implementation and Assembly}{}% 25
\BOOKMARK [2][-]{subsection.4.1}{Schematic Capture}{section.4}% 26
\BOOKMARK [2][-]{subsection.4.2}{Layout Planning}{section.4}% 27
\BOOKMARK [2][-]{subsection.4.3}{PCB Layout}{section.4}% 28
\BOOKMARK [2][-]{subsection.4.4}{Mechanical Design}{section.4}% 29
\BOOKMARK [2][-]{subsection.4.5}{Assembly + Bill of Materials}{section.4}% 30
\BOOKMARK [2][-]{subsection.4.6}{Board Errata}{section.4}% 31
\BOOKMARK [2][-]{subsection.4.7}{ECal Design}{section.4}% 32
\BOOKMARK [2][-]{subsection.4.8}{Firmware Development}{section.4}% 33
\BOOKMARK [2][-]{subsection.4.9}{Software Development}{section.4}% 34
\BOOKMARK [1][-]{section.5}{Calibration and Testing}{}% 35
\BOOKMARK [1][-]{appendix.A}{VNA Design Files}{}% 36
