Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 12:08:47 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Hybrid_LHT_timing_summary_routed.rpt -pb Hybrid_LHT_timing_summary_routed.pb -rpx Hybrid_LHT_timing_summary_routed.rpx -warn_on_violation
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                10875        0.046        0.000                      0                10875        3.625        0.000                       0                  5967  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.838        0.000                      0                10875        0.046        0.000                      0                10875        3.625        0.000                       0                  5967  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.170ns (16.227%)  route 6.040ns (83.773%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.589     0.697    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X100Y77        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.801 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2659/O
                         net (fo=24, routed)          0.733     1.534    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[67]_461[0]
    SLICE_X97Y76         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     1.633 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10197/O
                         net (fo=4, routed)           0.009     1.642    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10197_n_0
    SLICE_X97Y76         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     1.698 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10630/O
                         net (fo=1, routed)           0.000     1.698    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10630_n_0
    SLICE_X97Y76         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     1.724 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7019/O
                         net (fo=1, routed)           0.240     1.964    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7019_n_0
    SLICE_X96Y78         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.087 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4287/O
                         net (fo=1, routed)           0.021     2.108    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4287_n_0
    SLICE_X96Y78         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     2.176 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2880/O
                         net (fo=1, routed)           0.268     2.444    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_895_0
    SLICE_X91Y75         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.480 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1817__0/O
                         net (fo=1, routed)           0.465     2.945    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1817__0_n_0
    SLICE_X85Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     3.039 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_895/O[1]
                         net (fo=45, routed)          1.210     4.249    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[28][1]
    SLICE_X65Y50         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.372 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_330__21/O
                         net (fo=1, routed)           0.010     4.382    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_330__21_n_0
    SLICE_X65Y50         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     4.446 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_235__21/O
                         net (fo=1, routed)           0.717     5.163    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_235__21_n_0
    SLICE_X79Y47         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.252 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_147__21/O
                         net (fo=1, routed)           0.302     5.554    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_147__21_n_0
    SLICE_X73Y47         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.652 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_53__22/O
                         net (fo=2, routed)           1.013     6.665    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_133__25_0[0]
    SLICE_X54Y69         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     6.776 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_8__22/O
                         net (fo=2, routed)           0.463     7.239    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[1]
    RAMB18_X1Y32         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y32         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y32         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.260     8.077    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.481ns (19.853%)  route 5.979ns (80.147%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.589     0.697    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X100Y77        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.801 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2659/O
                         net (fo=24, routed)          0.704     1.505    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[67]_461[0]
    SLICE_X94Y77         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     1.556 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9173/O
                         net (fo=9, routed)           0.409     1.965    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9173_n_0
    SLICE_X93Y81         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     2.016 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7594/O
                         net (fo=1, routed)           0.021     2.037    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7594_n_0
    SLICE_X93Y81         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     2.105 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4826/O
                         net (fo=1, routed)           0.269     2.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4826_n_0
    SLICE_X89Y81         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.497 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3125/O
                         net (fo=1, routed)           0.310     2.807    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_904__0_1
    SLICE_X87Y77         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.857 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1970__0/O
                         net (fo=1, routed)           0.287     3.144    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1970__0_n_0
    SLICE_X86Y77         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     3.384 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_904__0/O[5]
                         net (fo=4, routed)           0.197     3.581    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[11][5]
    SLICE_X86Y79         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     3.716 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_624__0/O
                         net (fo=45, routed)          0.728     4.444    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[11]_9[2]
    SLICE_X80Y53         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.568 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_293__6/O
                         net (fo=1, routed)           0.009     4.577    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_293__6_n_0
    SLICE_X80Y53         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     4.640 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_202__5/O
                         net (fo=1, routed)           0.556     5.196    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_202__5_n_0
    SLICE_X68Y50         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.293 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_137__5/O
                         net (fo=1, routed)           0.528     5.821    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_137__5_n_0
    SLICE_X64Y42         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.860 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_48__5/O
                         net (fo=1, routed)           0.456     6.316    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[38][6]
    SLICE_X57Y35         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     6.483 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_3__38/O
                         net (fo=3, routed)           0.450     6.933    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/u_Block_RAM_n_2
    SLICE_X53Y25         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.986 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_i_3__37/O
                         net (fo=1, routed)           0.394     7.380    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_i_3__37_n_0
    SLICE_X63Y27         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.417 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_i_1__37/O
                         net (fo=1, routed)           0.072     7.489    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/AND_out1
    SLICE_X63Y27         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/clk
    SLICE_X63Y27         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X63Y27         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.538ns (21.580%)  route 5.589ns (78.420%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.284     0.392    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X98Y80         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     0.553 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2636/O
                         net (fo=24, routed)          0.626     1.179    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[76]_470[0]
    SLICE_X100Y72        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     1.303 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870/O
                         net (fo=3, routed)           0.276     1.579    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870_n_0
    SLICE_X101Y76        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.725 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743/O
                         net (fo=1, routed)           0.009     1.734    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743_n_0
    SLICE_X101Y76        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     1.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894/O
                         net (fo=1, routed)           0.614     2.411    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894_n_0
    SLICE_X95Y78         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.535 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3152/O
                         net (fo=1, routed)           0.254     2.789    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0_0
    SLICE_X92Y77         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.825 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0/O
                         net (fo=1, routed)           0.372     3.197    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0_n_0
    SLICE_X90Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.435 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0/O[5]
                         net (fo=4, routed)           0.229     3.664    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[10][5]
    SLICE_X87Y75         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     3.797 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_625__0/O
                         net (fo=45, routed)          0.727     4.524    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[10]_10[2]
    SLICE_X78Y53         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.622 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_282__2/O
                         net (fo=1, routed)           0.023     4.645    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_282__2_n_0
    SLICE_X78Y53         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     4.713 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_198__2/O
                         net (fo=1, routed)           0.340     5.053    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_198__2_n_0
    SLICE_X75Y50         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     5.142 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_138__2/O
                         net (fo=1, routed)           0.375     5.517    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_138__2_n_0
    SLICE_X74Y39         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     5.606 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_48__2/O
                         net (fo=1, routed)           0.407     6.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[41][6]
    SLICE_X68Y36         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.103 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_3__41/O
                         net (fo=3, routed)           1.053     7.156    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[6]
    RAMB18_X1Y6          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y6          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y6          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.263     8.074    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 1.534ns (21.768%)  route 5.513ns (78.232%))
  Logic Levels:           13  (CARRY8=1 LUT2=2 LUT3=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.284     0.392    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X98Y80         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     0.553 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2636/O
                         net (fo=24, routed)          0.626     1.179    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[76]_470[0]
    SLICE_X100Y72        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     1.303 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870/O
                         net (fo=3, routed)           0.276     1.579    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870_n_0
    SLICE_X101Y76        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.725 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743/O
                         net (fo=1, routed)           0.009     1.734    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743_n_0
    SLICE_X101Y76        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     1.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894/O
                         net (fo=1, routed)           0.614     2.411    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894_n_0
    SLICE_X95Y78         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.535 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3152/O
                         net (fo=1, routed)           0.254     2.789    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0_0
    SLICE_X92Y77         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.825 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0/O
                         net (fo=1, routed)           0.372     3.197    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0_n_0
    SLICE_X90Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     3.401 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0/O[4]
                         net (fo=5, routed)           0.352     3.753    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[10][4]
    SLICE_X87Y74         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.857 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_689__0/O
                         net (fo=45, routed)          0.596     4.453    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[10]_10[0]
    SLICE_X83Y46         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.578 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_310__35/O
                         net (fo=1, routed)           0.017     4.595    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_310__35_n_0
    SLICE_X83Y46         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     4.662 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_216__31/O
                         net (fo=1, routed)           0.229     4.891    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_216__31_n_0
    SLICE_X78Y46         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.016 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_141__35/O
                         net (fo=1, routed)           0.232     5.248    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_141__35_n_0
    SLICE_X74Y46         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     5.373 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_50__35/O
                         net (fo=1, routed)           0.424     5.797    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[8][4]
    SLICE_X72Y53         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.848 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_5__8/O
                         net (fo=3, routed)           1.228     7.076    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4]
    RAMB18_X1Y44         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y44         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y44         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.265     8.072    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.379ns (18.906%)  route 5.915ns (81.094%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.028     0.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X100Y110       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0/Q
                         net (fo=101, routed)         0.623     0.732    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0_n_0
    SLICE_X99Y113        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     0.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_1277__0/O
                         net (fo=24, routed)          0.536     1.333    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[16]_410[5]
    SLICE_X100Y110       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.432 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9293/O
                         net (fo=3, routed)           0.017     1.449    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9293_n_0
    SLICE_X100Y110       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     1.506 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2093/O
                         net (fo=1, routed)           0.000     1.506    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2093_n_0
    SLICE_X100Y110       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     1.532 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_1711__0/O
                         net (fo=1, routed)           0.676     2.208    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_1711__0_n_0
    SLICE_X95Y95         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.307 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_1127/O
                         net (fo=1, routed)           0.010     2.317    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_1127_n_0
    SLICE_X95Y95         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.381 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_729/O
                         net (fo=1, routed)           0.599     2.980    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_359_10
    SLICE_X82Y70         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.128 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_519/O
                         net (fo=1, routed)           0.011     3.139    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_519_n_0
    SLICE_X82Y70         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     3.266 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_359/O[6]
                         net (fo=3, routed)           0.285     3.551    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[34][6]
    SLICE_X79Y69         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.135     3.686 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_311/O
                         net (fo=45, routed)          0.643     4.329    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[34]_34[2]
    SLICE_X69Y70         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.477 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_195__3/O
                         net (fo=1, routed)           0.429     4.906    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_195__3_n_0
    SLICE_X67Y73         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     4.943 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_137__3/O
                         net (fo=1, routed)           0.509     5.452    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_137__3_n_0
    SLICE_X65Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.542 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_48__3/O
                         net (fo=1, routed)           0.605     6.147    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[40][6]
    SLICE_X59Y119        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.246 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_3__40/O
                         net (fo=3, routed)           0.698     6.944    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM_n_2
    SLICE_X54Y174        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.997 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_i_3__39/O
                         net (fo=1, routed)           0.202     7.199    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_i_3__39_n_0
    SLICE_X54Y167        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.250 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_i_1__39/O
                         net (fo=1, routed)           0.072     7.322    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/AND_out1
    SLICE_X54Y167        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/clk
    SLICE_X54Y167        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X54Y167        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.439ns (19.756%)  route 5.845ns (80.244%))
  Logic Levels:           15  (CARRY8=2 LUT2=1 LUT3=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.028     0.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X100Y110       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0/Q
                         net (fo=101, routed)         0.623     0.732    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__0_n_0
    SLICE_X99Y113        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     0.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_1277__0/O
                         net (fo=24, routed)          0.536     1.333    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[16]_410[5]
    SLICE_X100Y110       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.432 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9293/O
                         net (fo=3, routed)           0.449     1.881    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9293_n_0
    SLICE_X99Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     1.977 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_5872/O
                         net (fo=1, routed)           0.010     1.987    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_5872_n_0
    SLICE_X99Y110        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     2.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3595/O
                         net (fo=1, routed)           0.278     2.329    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3595_n_0
    SLICE_X98Y109        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     2.478 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2262/O
                         net (fo=1, routed)           0.782     3.260    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_490__0_10
    SLICE_X82Y66         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.357 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_948__0/O
                         net (fo=1, routed)           0.011     3.368    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_948__0_n_0
    SLICE_X82Y66         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.523 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_490__0/CO[7]
                         net (fo=1, routed)           0.026     3.549    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_490__0_n_0
    SLICE_X82Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.605 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_572/O[0]
                         net (fo=1, routed)           0.345     3.950    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[42][8]
    SLICE_X80Y66         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     4.039 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_327__0/O
                         net (fo=45, routed)          0.485     4.524    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[42]_42[4]
    SLICE_X71Y65         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.561 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_179__11/O
                         net (fo=1, routed)           0.223     4.784    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_179__11_n_0
    SLICE_X70Y65         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     4.884 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_130__6/O
                         net (fo=1, routed)           0.304     5.188    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_130__6_n_0
    SLICE_X67Y77         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.336 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_46__12/O
                         net (fo=1, routed)           0.895     6.231    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[32][8]
    SLICE_X57Y109        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.282 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_1__32/O
                         net (fo=3, routed)           0.666     6.948    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM_n_0
    SLICE_X53Y152        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     7.001 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_i_3__31/O
                         net (fo=1, routed)           0.140     7.141    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_i_3__31_n_0
    SLICE_X53Y152        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     7.240 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_i_1__31/O
                         net (fo=1, routed)           0.072     7.312    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/AND_out1
    SLICE_X53Y152        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/clk
    SLICE_X53Y152        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X53Y152        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.310ns (18.800%)  route 5.658ns (81.200%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 8.374 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.589     0.697    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X100Y77        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.801 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2659/O
                         net (fo=24, routed)          0.652     1.453    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[67]_461[0]
    SLICE_X94Y83         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.506 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9685/O
                         net (fo=10, routed)          0.396     1.902    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_9685_n_0
    SLICE_X90Y85         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     1.937 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_8871/O
                         net (fo=1, routed)           0.008     1.945    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_8871_n_0
    SLICE_X90Y85         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     2.008 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_5598/O
                         net (fo=1, routed)           0.269     2.277    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_5598_n_0
    SLICE_X87Y85         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     2.312 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3474/O
                         net (fo=1, routed)           0.285     2.597    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_918__0_0
    SLICE_X86Y82         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.697 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_2208/O
                         net (fo=1, routed)           0.292     2.989    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_2208_n_0
    SLICE_X85Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     3.193 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_918__0/O[4]
                         net (fo=5, routed)           0.355     3.548    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[5][4]
    SLICE_X84Y75         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.673 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_670__0/O
                         net (fo=45, routed)          0.717     4.390    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[5]_5[1]
    SLICE_X77Y51         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     4.514 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_290__0/O
                         net (fo=1, routed)           0.009     4.523    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_290__0_n_0
    SLICE_X77Y51         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.064     4.587 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_203/O
                         net (fo=1, routed)           0.251     4.838    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_203_n_0
    SLICE_X77Y51         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.986 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_140/O
                         net (fo=1, routed)           0.371     5.357    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_140_n_0
    SLICE_X74Y42         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.445 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_49__0/O
                         net (fo=1, routed)           0.480     5.925    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[44][5]
    SLICE_X66Y32         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.013 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_4/O
                         net (fo=3, routed)           0.984     6.997    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[5]
    RAMB18_X1Y9          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.041     8.374    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y9          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.374    
                         clock uncertainty           -0.035     8.339    
    RAMB18_X1Y9          RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.294     8.045    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.655ns (23.930%)  route 5.261ns (76.070%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.076     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y49         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y49         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[6])
                                                      0.841     0.917 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/DOUTBDOUT[6]
                         net (fo=2, routed)           1.546     2.463    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[22]
    SLICE_X16Y244        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.596 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_166__39/O
                         net (fo=3, routed)           0.523     3.119    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Multiport_Switch1_out1[22]
    SLICE_X24Y243        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.243 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_107/O
                         net (fo=3, routed)           0.285     3.528    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_107_n_0
    SLICE_X30Y242        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.677 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[4]_INST_0_i_61/O
                         net (fo=2, routed)           0.158     3.835    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[4]_INST_0_i_61_n_0
    SLICE_X31Y242        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.872 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[3]_INST_0_i_23/O
                         net (fo=6, routed)           0.321     4.193    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Delay4_out1_reg[0]_2
    SLICE_X41Y242        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.283 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_158__39/O
                         net (fo=3, routed)           0.112     4.395    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_158__39_n_0
    SLICE_X39Y242        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     4.538 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_69__39/O
                         net (fo=4, routed)           0.289     4.827    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_69__39_n_0
    SLICE_X31Y243        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.928 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_55__39/O
                         net (fo=4, routed)           0.405     5.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_55__39_n_0
    SLICE_X17Y244        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     5.370 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_10__39/O
                         net (fo=2, routed)           1.622     6.992    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Delay4_out1_reg[5][15]
    RAMB18_X1Y49         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y49         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB18_X1Y49         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINADIN[15])
                                                     -0.288     8.050    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.439ns (20.652%)  route 5.529ns (79.348%))
  Logic Levels:           13  (CARRY8=1 LUT2=2 LUT3=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 8.374 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.284     0.392    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X98Y80         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     0.553 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2636/O
                         net (fo=24, routed)          0.626     1.179    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[76]_470[0]
    SLICE_X100Y72        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     1.303 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870/O
                         net (fo=3, routed)           0.276     1.579    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870_n_0
    SLICE_X101Y76        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.725 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743/O
                         net (fo=1, routed)           0.009     1.734    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743_n_0
    SLICE_X101Y76        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     1.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894/O
                         net (fo=1, routed)           0.614     2.411    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894_n_0
    SLICE_X95Y78         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.535 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3152/O
                         net (fo=1, routed)           0.254     2.789    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0_0
    SLICE_X92Y77         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.825 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0/O
                         net (fo=1, routed)           0.372     3.197    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0_n_0
    SLICE_X90Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     3.401 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0/O[4]
                         net (fo=5, routed)           0.352     3.753    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[10][4]
    SLICE_X87Y74         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.857 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_689__0/O
                         net (fo=45, routed)          0.710     4.567    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[10]_10[0]
    SLICE_X81Y44         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     4.604 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_295__0/O
                         net (fo=1, routed)           0.025     4.629    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_295__0_n_0
    SLICE_X81Y44         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.698 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_209/O
                         net (fo=1, routed)           0.411     5.109    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_209_n_0
    SLICE_X74Y43         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.209 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_142/O
                         net (fo=1, routed)           0.161     5.370    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_142_n_0
    SLICE_X73Y41         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.494 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_50/O
                         net (fo=1, routed)           0.453     5.947    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[44][4]
    SLICE_X66Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.015 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_5/O
                         net (fo=3, routed)           0.982     6.997    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4]
    RAMB18_X1Y9          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.041     8.374    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB18_X1Y9          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.374    
                         clock uncertainty           -0.035     8.339    
    RAMB18_X1Y9          RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.276     8.063    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 1.686ns (23.342%)  route 5.537ns (76.658%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X99Y77         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=101, routed)         0.284     0.392    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X98Y80         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     0.553 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_2636/O
                         net (fo=24, routed)          0.626     1.179    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[76]_470[0]
    SLICE_X100Y72        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     1.303 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870/O
                         net (fo=3, routed)           0.276     1.579    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_10870_n_0
    SLICE_X101Y76        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.725 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743/O
                         net (fo=1, routed)           0.009     1.734    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_7743_n_0
    SLICE_X101Y76        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     1.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894/O
                         net (fo=1, routed)           0.614     2.411    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_4894_n_0
    SLICE_X95Y78         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.535 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_i_3152/O
                         net (fo=1, routed)           0.254     2.789    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0_0
    SLICE_X92Y77         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.825 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0/O
                         net (fo=1, routed)           0.372     3.197    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_1987__0_n_0
    SLICE_X90Y77         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     3.401 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_i_905__0/O[4]
                         net (fo=5, routed)           0.352     3.753    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[10][4]
    SLICE_X87Y74         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.857 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_689__0/O
                         net (fo=45, routed)          0.596     4.453    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Gradient_Kernel_System_out2[10]_10[0]
    SLICE_X83Y46         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.578 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_310__35/O
                         net (fo=1, routed)           0.017     4.595    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_310__35_n_0
    SLICE_X83Y46         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     4.662 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_216__31/O
                         net (fo=1, routed)           0.229     4.891    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_216__31_n_0
    SLICE_X78Y46         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.016 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_141__35/O
                         net (fo=1, routed)           0.232     5.248    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_141__35_n_0
    SLICE_X74Y46         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     5.373 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_50__35/O
                         net (fo=1, routed)           0.424     5.797    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[8][4]
    SLICE_X72Y53         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.848 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_5__8/O
                         net (fo=3, routed)           1.102     6.950    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/u_Block_RAM_n_4
    SLICE_X54Y102        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     7.049 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_i_2__7/O
                         net (fo=1, routed)           0.092     7.141    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_i_2__7_n_0
    SLICE_X54Y102        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     7.194 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_i_1__7/O
                         net (fo=1, routed)           0.058     7.252    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/AND_out1
    SLICE_X54Y102        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/clk
    SLICE_X54Y102        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X54Y102        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  1.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance25/Unit_Delay_Enabled_Synchronous_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[24][2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance25/clk
    SLICE_X92Y103        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance25/Unit_Delay_Enabled_Synchronous_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance25/Unit_Delay_Enabled_Synchronous_out1_reg[2]/Q
                         net (fo=1, routed)           0.060     0.111    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance25_n_5
    SLICE_X90Y103        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X90Y103        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[24][2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X90Y103        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[24][2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X55Y141        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[0][9]/Q
                         net (fo=1, routed)           0.059     0.112    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[0]_2[9]
    SLICE_X55Y141        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X55Y141        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[1][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X55Y141        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch92_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance49/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[48][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.041ns (41.000%)  route 0.059ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance49/clk
    SLICE_X101Y97        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance49/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance49/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.059     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance49_n_4
    SLICE_X101Y95        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X101Y95        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[48][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X101Y95        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[48][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/clk
    SLICE_X81Y117        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1_reg[1]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14_n_6
    SLICE_X81Y117        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X81Y117        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X81Y117        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance40/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[39][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance40/clk
    SLICE_X102Y99        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance40/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance40/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance40_n_4
    SLICE_X100Y99        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X100Y99        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[39][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X100Y99        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[39][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance50/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[49][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.594%)  route 0.060ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance50/clk
    SLICE_X101Y100       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance50/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance50/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.060     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance50_n_4
    SLICE_X101Y98        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[49][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X101Y98        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[49][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X101Y98        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[49][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance62/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[61][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance62/clk
    SLICE_X101Y99        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance62/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance62/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance62_n_4
    SLICE_X101Y98        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[61][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X101Y98        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[61][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X101Y98        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[61][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance85/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[84][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance85/clk
    SLICE_X102Y96        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance85/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y96        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance85/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance85_n_4
    SLICE_X100Y96        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[84][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X100Y96        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[84][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X100Y96        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[84][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance29/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[28][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance29/clk
    SLICE_X92Y124        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance29/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y124        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance29/Unit_Delay_Enabled_Synchronous_out1_reg[6]/Q
                         net (fo=1, routed)           0.061     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance29_n_1
    SLICE_X92Y124        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[28][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X92Y124        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[28][6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X92Y124        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[28][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance35/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[34][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance35/clk
    SLICE_X80Y125        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance35/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance35/Unit_Delay_Enabled_Synchronous_out1_reg[7]/Q
                         net (fo=1, routed)           0.061     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance35_n_0
    SLICE_X80Y125        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[34][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X80Y125        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[34][7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X80Y125        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[34][7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X1Y24  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X1Y24  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X2Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X1Y48  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X1Y48  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X1Y24  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X1Y24  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y39  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X2Y23  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X1Y24  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X1Y24  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK



