{"vcs1":{"timestamp_begin":1730358749.052939779, "rt":1.52, "ut":0.41, "st":0.35}}
{"vcselab":{"timestamp_begin":1730358750.677494366, "rt":1.30, "ut":0.34, "st":0.23}}
{"link":{"timestamp_begin":1730358752.074451100, "rt":0.40, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730358748.172244209}
{"VCS_COMP_START_TIME": 1730358748.172244209}
{"VCS_COMP_END_TIME": 1730358753.810307023}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331068}}
{"stitch_vcselab": {"peak_mem": 231564}}
