
led.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0	; 0x0
   8:	e5801000 	str	r1, [r0]
   c:	e59f0050 	ldr	r0, [pc, #80]	; 64 <.text+0x64>
  10:	e3a01005 	mov	r1, #5	; 0x5
  14:	e5801000 	str	r1, [r0]
  18:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  1c:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  20:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  24:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
  28:	e59f1038 	ldr	r1, [pc, #56]	; 68 <.text+0x68>
  2c:	e5801000 	str	r1, [r0]
  30:	e59f0034 	ldr	r0, [pc, #52]	; 6c <.text+0x6c>
  34:	e59f1034 	ldr	r1, [pc, #52]	; 70 <.text+0x70>
  38:	e5801000 	str	r1, [r0]
  3c:	e3a00000 	mov	r0, #0	; 0x0
  40:	e5901000 	ldr	r1, [r0]
  44:	e5800000 	str	r0, [r0]
  48:	e5902000 	ldr	r2, [r0]
  4c:	e1500002 	cmp	r0, r2
  50:	e59fd01c 	ldr	sp, [pc, #28]	; 74 <.text+0x74>
  54:	03a0da01 	moveq	sp, #4096	; 0x1000
  58:	05801000 	streq	r1, [r0]
  5c:	eb000012 	bl	ac <main>

00000060 <halt>:
  60:	eafffffe 	b	60 <halt>
  64:	4c000014 	stcmi	0, cr0, [r0], {20}
  68:	ffff0200 	swinv	0x00ff0200
  6c:	4c000004 	stcmi	0, cr0, [r0], {4}
  70:	0005c011 	andeq	ip, r5, r1, lsl r0
  74:	40001000 	andmi	r1, r0, r0

00000078 <delay>:
  78:	e1a0c00d 	mov	ip, sp
  7c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  80:	e24cb004 	sub	fp, ip, #4	; 0x4
  84:	e24dd004 	sub	sp, sp, #4	; 0x4
  88:	e50b0010 	str	r0, [fp, #-16]
  8c:	e51b3010 	ldr	r3, [fp, #-16]
  90:	e2433001 	sub	r3, r3, #1	; 0x1
  94:	e50b3010 	str	r3, [fp, #-16]
  98:	e51b3010 	ldr	r3, [fp, #-16]
  9c:	e3730001 	cmn	r3, #1	; 0x1
  a0:	0a000000 	beq	a8 <delay+0x30>
  a4:	eafffff8 	b	8c <delay+0x14>
  a8:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

000000ac <main>:
  ac:	e1a0c00d 	mov	ip, sp
  b0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  b4:	e24cb004 	sub	fp, ip, #4	; 0x4
  b8:	e24dd008 	sub	sp, sp, #8	; 0x8
  bc:	e3a03000 	mov	r3, #0	; 0x0
  c0:	e50b3010 	str	r3, [fp, #-16]
  c4:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  c8:	e2822050 	add	r2, r2, #80	; 0x50
  cc:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  d0:	e2833050 	add	r3, r3, #80	; 0x50
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
  dc:	e5823000 	str	r3, [r2]
  e0:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  e4:	e2822050 	add	r2, r2, #80	; 0x50
  e8:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  ec:	e2833050 	add	r3, r3, #80	; 0x50
  f0:	e5933000 	ldr	r3, [r3]
  f4:	e3833c15 	orr	r3, r3, #5376	; 0x1500
  f8:	e5823000 	str	r3, [r2]
  fc:	e51b3010 	ldr	r3, [fp, #-16]
 100:	e1e03003 	mvn	r3, r3
 104:	e50b3014 	str	r3, [fp, #-20]
 108:	e51b3014 	ldr	r3, [fp, #-20]
 10c:	e2033007 	and	r3, r3, #7	; 0x7
 110:	e50b3014 	str	r3, [fp, #-20]
 114:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 118:	e2822054 	add	r2, r2, #84	; 0x54
 11c:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 120:	e2833054 	add	r3, r3, #84	; 0x54
 124:	e5933000 	ldr	r3, [r3]
 128:	e3c33070 	bic	r3, r3, #112	; 0x70
 12c:	e5823000 	str	r3, [r2]
 130:	e3a01456 	mov	r1, #1442840576	; 0x56000000
 134:	e2811054 	add	r1, r1, #84	; 0x54
 138:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 13c:	e2833054 	add	r3, r3, #84	; 0x54
 140:	e51b2014 	ldr	r2, [fp, #-20]
 144:	e1a02202 	mov	r2, r2, lsl #4
 148:	e5933000 	ldr	r3, [r3]
 14c:	e1833002 	orr	r3, r3, r2
 150:	e5813000 	str	r3, [r1]
 154:	e3a00b61 	mov	r0, #99328	; 0x18400
 158:	e2800e2a 	add	r0, r0, #672	; 0x2a0
 15c:	ebffffc5 	bl	78 <delay>
 160:	e51b3010 	ldr	r3, [fp, #-16]
 164:	e2833001 	add	r3, r3, #1	; 0x1
 168:	e50b3010 	str	r3, [fp, #-16]
 16c:	e51b3010 	ldr	r3, [fp, #-16]
 170:	e3530008 	cmp	r3, #8	; 0x8
 174:	1affffe0 	bne	fc <main+0x50>
 178:	e3a03000 	mov	r3, #0	; 0x0
 17c:	e50b3010 	str	r3, [fp, #-16]
 180:	eaffffdd 	b	fc <main+0x50>
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	Address 0x10 is out of bounds.

