
AS7421.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000510c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  080052b0  080052b0  000152b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800567c  0800567c  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  0800567c  0800567c  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800567c  0800567c  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800567c  0800567c  0001567c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005680  08005680  00015680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08005684  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001d0  08005854  000201d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08005854  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002b23  00000000  00000000  00020243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000b66  00000000  00000000  00022d66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000560  00000000  00000000  000238d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003fa  00000000  00000000  00023e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001012e  00000000  00000000  0002422a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000042ac  00000000  00000000  00034358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000564d5  00000000  00000000  00038604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000023a8  00000000  00000000  0008eadc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00090e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d0 	.word	0x200001d0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005294 	.word	0x08005294

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	08005294 	.word	0x08005294

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <AS7421_readRegister>:
static void AS7421_writeRegisters(uint8_t startAddr, uint8_t bufferSize, uint8_t *val);
static uint16_t byteSwap16(uint16_t value);

//Reads from a given location from the AS7421
static uint8_t AS7421_readRegister(uint8_t addr)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
	char data = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73fb      	strb	r3, [r7, #15]
	I2C1_byteRead(AS7421_ADDR, addr, &data);
 8000bc6:	f107 020f 	add.w	r2, r7, #15
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	2064      	movs	r0, #100	; 0x64
 8000bd0:	f001 fa98 	bl	8002104 <I2C1_byteRead>
	return data;
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <AS7421_readRegisters>:

//Reads from consecutive register locations on the AS7421
static void AS7421_readRegisters(uint8_t addr, uint8_t bufferSize, uint8_t *data)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b082      	sub	sp, #8
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	4603      	mov	r3, r0
 8000be6:	603a      	str	r2, [r7, #0]
 8000be8:	71fb      	strb	r3, [r7, #7]
 8000bea:	460b      	mov	r3, r1
 8000bec:	71bb      	strb	r3, [r7, #6]
	I2C1_burstRead(AS7421_ADDR, addr, bufferSize, (char *)data);
 8000bee:	79ba      	ldrb	r2, [r7, #6]
 8000bf0:	79f9      	ldrb	r1, [r7, #7]
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f001 faff 	bl	80021f8 <I2C1_burstRead>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <AS7421_writeRegister>:

//Write a value to a given location on the AS7421
static void AS7421_writeRegister(uint8_t addr, uint8_t val)
{
 8000c02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c06:	b087      	sub	sp, #28
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	460a      	mov	r2, r1
 8000c0e:	71fb      	strb	r3, [r7, #7]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71bb      	strb	r3, [r7, #6]
 8000c14:	466b      	mov	r3, sp
 8000c16:	461e      	mov	r6, r3
	uint8_t bufferSize = 1;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	75fb      	strb	r3, [r7, #23]
	char data[bufferSize];
 8000c1c:	7df9      	ldrb	r1, [r7, #23]
 8000c1e:	460b      	mov	r3, r1
 8000c20:	3b01      	subs	r3, #1
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	b2cb      	uxtb	r3, r1
 8000c26:	2200      	movs	r2, #0
 8000c28:	4698      	mov	r8, r3
 8000c2a:	4691      	mov	r9, r2
 8000c2c:	f04f 0200 	mov.w	r2, #0
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c40:	b2cb      	uxtb	r3, r1
 8000c42:	2200      	movs	r2, #0
 8000c44:	461c      	mov	r4, r3
 8000c46:	4615      	mov	r5, r2
 8000c48:	f04f 0200 	mov.w	r2, #0
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	00eb      	lsls	r3, r5, #3
 8000c52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c56:	00e2      	lsls	r2, r4, #3
 8000c58:	460b      	mov	r3, r1
 8000c5a:	3307      	adds	r3, #7
 8000c5c:	08db      	lsrs	r3, r3, #3
 8000c5e:	00db      	lsls	r3, r3, #3
 8000c60:	ebad 0d03 	sub.w	sp, sp, r3
 8000c64:	466b      	mov	r3, sp
 8000c66:	3300      	adds	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]

	data[0] = val;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	79ba      	ldrb	r2, [r7, #6]
 8000c6e:	701a      	strb	r2, [r3, #0]
	I2C1_burstWrite(AS7421_ADDR, addr, bufferSize, data);
 8000c70:	7dfa      	ldrb	r2, [r7, #23]
 8000c72:	79f9      	ldrb	r1, [r7, #7]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	2064      	movs	r0, #100	; 0x64
 8000c78:	f001 fb5a 	bl	8002330 <I2C1_burstWrite>
 8000c7c:	46b5      	mov	sp, r6
}
 8000c7e:	bf00      	nop
 8000c80:	371c      	adds	r7, #28
 8000c82:	46bd      	mov	sp, r7
 8000c84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c88 <AS7421_writeRegisters>:

//Write values to consecutive register locations on the AS7421
static void AS7421_writeRegisters(uint8_t startAddr, uint8_t bufferSize, uint8_t *val)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	603a      	str	r2, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
 8000c94:	460b      	mov	r3, r1
 8000c96:	71bb      	strb	r3, [r7, #6]
//
//	for (int i = 0; i < bufferSize; i++)
//	{
//		data[i] = val[i];
//	}
	I2C1_burstWrite(AS7421_ADDR, startAddr, bufferSize, (char *)val);
 8000c98:	79ba      	ldrb	r2, [r7, #6]
 8000c9a:	79f9      	ldrb	r1, [r7, #7]
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	2064      	movs	r0, #100	; 0x64
 8000ca0:	f001 fb46 	bl	8002330 <I2C1_burstWrite>
}
 8000ca4:	bf00      	nop
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}

08000cac <byteSwap16>:

static uint16_t byteSwap16(uint16_t value) {
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	80fb      	strh	r3, [r7, #6]
    return (value >> 8) | (value << 8);
 8000cb6:	88fb      	ldrh	r3, [r7, #6]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	b21a      	sxth	r2, r3
 8000cbe:	88fb      	ldrh	r3, [r7, #6]
 8000cc0:	021b      	lsls	r3, r3, #8
 8000cc2:	b21b      	sxth	r3, r3
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	b21b      	sxth	r3, r3
 8000cc8:	b29b      	uxth	r3, r3
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
	...

08000cd8 <fpu_enable>:

// Enable FPU
void fpu_enable()
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
	/*Enable Floating Point Unit: Enable CP10 and CP11 full access*/
	SCB->CPACR |= (1U<<20);
 8000cdc:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <fpu_enable+0x50>)
 8000cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ce2:	4a11      	ldr	r2, [pc, #68]	; (8000d28 <fpu_enable+0x50>)
 8000ce4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000ce8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<21);
 8000cec:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <fpu_enable+0x50>)
 8000cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf2:	4a0d      	ldr	r2, [pc, #52]	; (8000d28 <fpu_enable+0x50>)
 8000cf4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<22);
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <fpu_enable+0x50>)
 8000cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d02:	4a09      	ldr	r2, [pc, #36]	; (8000d28 <fpu_enable+0x50>)
 8000d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<23);
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <fpu_enable+0x50>)
 8000d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d12:	4a05      	ldr	r2, [pc, #20]	; (8000d28 <fpu_enable+0x50>)
 8000d14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <isConnected>:

//Returns TRUE if the device sends an ACK indicating it is connected
bool isConnected()
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
	uint32_t timeout = 1000; //Timeout to connect set to 1000ms
 8000d32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d36:	60fb      	str	r3, [r7, #12]
	unsigned long startTime = getMillis();
 8000d38:	f001 fcd4 	bl	80026e4 <getMillis>
 8000d3c:	60b8      	str	r0, [r7, #8]

	while ((getMillis() - startTime) < timeout)
 8000d3e:	e035      	b.n	8000dac <isConnected+0x80>
	{
		volatile int tmp;

		/* Wait until bus not busy */
		while (I2C1->SR2 & (SR2_BUSY)){}
 8000d40:	bf00      	nop
 8000d42:	4b21      	ldr	r3, [pc, #132]	; (8000dc8 <isConnected+0x9c>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d1f9      	bne.n	8000d42 <isConnected+0x16>

		/* Generate start condition */
		I2C1->CR1 |= CR1_START;
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <isConnected+0x9c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a1d      	ldr	r2, [pc, #116]	; (8000dc8 <isConnected+0x9c>)
 8000d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d58:	6013      	str	r3, [r2, #0]

		/* Wait until start condition flag is set */
		while (!(I2C1->SR1 & (SR1_SB))){}
 8000d5a:	bf00      	nop
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <isConnected+0x9c>)
 8000d5e:	695b      	ldr	r3, [r3, #20]
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d0f9      	beq.n	8000d5c <isConnected+0x30>

		/* Transmit slave address + Write (0) */
		I2C1->DR = AS7421_WRITE_ADDR;
 8000d68:	4b17      	ldr	r3, [pc, #92]	; (8000dc8 <isConnected+0x9c>)
 8000d6a:	22c8      	movs	r2, #200	; 0xc8
 8000d6c:	611a      	str	r2, [r3, #16]

		/* Wait until address flag is set */
		while (!(I2C1->SR1 & (SR1_ADDR))){}
 8000d6e:	bf00      	nop
 8000d70:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <isConnected+0x9c>)
 8000d72:	695b      	ldr	r3, [r3, #20]
 8000d74:	f003 0302 	and.w	r3, r3, #2
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d0f9      	beq.n	8000d70 <isConnected+0x44>

		/* Clear address flag by reading SR2 register */
		tmp = I2C1->SR2;
 8000d7c:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <isConnected+0x9c>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	607b      	str	r3, [r7, #4]

		if (I2C1->SR1 & SR1_AF)
 8000d82:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <isConnected+0x9c>)
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d006      	beq.n	8000d9c <isConnected+0x70>
		{
			//No ACK received, address not acknowledged
			I2C1->CR1 |= CR1_STOP;  // Send STOP condition
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <isConnected+0x9c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a0d      	ldr	r2, [pc, #52]	; (8000dc8 <isConnected+0x9c>)
 8000d94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d98:	6013      	str	r3, [r2, #0]
			continue;
 8000d9a:	e007      	b.n	8000dac <isConnected+0x80>
		}

		//Address acknowledged, device is connected
		I2C1->CR1 |= CR1_STOP; // Send STOP condition
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <isConnected+0x9c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a09      	ldr	r2, [pc, #36]	; (8000dc8 <isConnected+0x9c>)
 8000da2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da6:	6013      	str	r3, [r2, #0]
		return true;
 8000da8:	2301      	movs	r3, #1
 8000daa:	e008      	b.n	8000dbe <isConnected+0x92>
	while ((getMillis() - startTime) < timeout)
 8000dac:	f001 fc9a 	bl	80026e4 <getMillis>
 8000db0:	4602      	mov	r2, r0
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	68fa      	ldr	r2, [r7, #12]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d8c1      	bhi.n	8000d40 <isConnected+0x14>
	}
	//Timeout to connect has expired, hence device is not connected
	return false;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40005400 	.word	0x40005400

08000dcc <initialize>:

//Initializes the sensor with basic settings
//Returns false if sensor is not detected
bool initialize()
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	SysTick_Init();
 8000dd0:	f001 fc56 	bl	8002680 <SysTick_Init>
	uart2_rxtx_init();
 8000dd4:	f001 fcb4 	bl	8002740 <uart2_rxtx_init>
	I2C1_Init();
 8000dd8:	f001 f8f0 	bl	8001fbc <I2C1_Init>
	fpu_enable();
 8000ddc:	f7ff ff7c 	bl	8000cd8 <fpu_enable>

	if (isConnected() == false)
 8000de0:	f7ff ffa4 	bl	8000d2c <isConnected>
 8000de4:	4603      	mov	r3, r0
 8000de6:	f083 0301 	eor.w	r3, r3, #1
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <initialize+0x28>
	{
		return false; //Check for sensor presence
 8000df0:	2300      	movs	r3, #0
 8000df2:	e022      	b.n	8000e3a <initialize+0x6e>
	}

	//Add initialization functions
	configueLEDWait(false); //False is to enable LED wait time between cycles
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 f86a 	bl	8000ece <configueLEDWait>
	configureWaitCycle(true);
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f000 f894 	bl	8000f28 <configureWaitCycle>
	setInterLED(2);
 8000e00:	2002      	movs	r0, #2
 8000e02:	f000 f883 	bl	8000f0c <setInterLED>
	setLTF_CCOUNT(1023);
 8000e06:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8000e0a:	f000 f8dd 	bl	8000fc8 <setLTF_CCOUNT>

	configureLEDAuto(false);
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f000 f8fa 	bl	8001008 <configureLEDAuto>
	setWaitTime(10);
 8000e14:	200a      	movs	r0, #10
 8000e16:	f000 f8a7 	bl	8000f68 <setWaitTime>
	setIntegrationTime(20);
 8000e1a:	2014      	movs	r0, #20
 8000e1c:	f000 f91c 	bl	8001058 <setIntegrationTime>
	numMeasurements(CONTINUOUS);
 8000e20:	20ff      	movs	r0, #255	; 0xff
 8000e22:	f000 f949 	bl	80010b8 <numMeasurements>
	setIntegrationMode(INTEGRATIONCYLE_ABCD);
 8000e26:	2003      	movs	r0, #3
 8000e28:	f000 f954 	bl	80010d4 <setIntegrationMode>
	configureAutozero(true, AZ_WTIME_128US, 0, 1);
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2102      	movs	r1, #2
 8000e32:	2001      	movs	r0, #1
 8000e34:	f000 f972 	bl	800111c <configureAutozero>
//	configueLEDWait(false);

	return true;
 8000e38:	2301      	movs	r3, #1
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <startup>:

void startup()
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
	bool works = initialize();
 8000e46:	f7ff ffc1 	bl	8000dcc <initialize>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
	if (works)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d014      	beq.n	8000e7e <startup+0x3e>
	{
		setIntegrationTime(65.5);
 8000e54:	2041      	movs	r0, #65	; 0x41
 8000e56:	f000 f8ff 	bl	8001058 <setIntegrationTime>
		setWaitTime(5);
 8000e5a:	2005      	movs	r0, #5
 8000e5c:	f000 f884 	bl	8000f68 <setWaitTime>

		sleep();
 8000e60:	f000 f9d4 	bl	800120c <sleep>
		powerup();
 8000e64:	f000 f9b1 	bl	80011ca <powerup>
		configureSMUX();
 8000e68:	f000 fb50 	bl	800150c <configureSMUX>
		configureGain(6); //Sets gain for all ADCs
 8000e6c:	2006      	movs	r0, #6
 8000e6e:	f000 fb61 	bl	8001534 <configureGain>
		configureLEDs(true, ALL_LEDS, LED_CURRENT_LIMIT_50MA);
 8000e72:	2200      	movs	r2, #0
 8000e74:	211f      	movs	r1, #31
 8000e76:	2001      	movs	r0, #1
 8000e78:	f000 fba9 	bl	80015ce <configureLEDs>
 8000e7c:	e003      	b.n	8000e86 <startup+0x46>
	}
	else
	{
		printf("Sensor failed to respond \n\r");
 8000e7e:	4803      	ldr	r0, [pc, #12]	; (8000e8c <startup+0x4c>)
 8000e80:	f002 fa5e 	bl	8003340 <iprintf>
		return;
 8000e84:	bf00      	nop
	}
}
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	080052b0 	.word	0x080052b0

08000e90 <performMeasurements>:

// Perform Measurements
void performMeasurements(uint16_t arrSpectra[CHANNELSIZE], uint16_t arrTemp[TEMPSIZE])
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
	unsigned long startTime = getMillis();
 8000e9a:	f001 fc23 	bl	80026e4 <getMillis>
 8000e9e:	60f8      	str	r0, [r7, #12]
	while (getMeasurementStatus(ADATA) == 0){} //End of measurement, new measurement data can be read if true
 8000ea0:	bf00      	nop
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	f000 fc2e 	bl	8001704 <getMeasurementStatus>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f083 0301 	eor.w	r3, r3, #1
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1f6      	bne.n	8000ea2 <performMeasurements+0x12>

	unsigned long endTime = getMillis();
 8000eb4:	f001 fc16 	bl	80026e4 <getMillis>
 8000eb8:	60b8      	str	r0, [r7, #8]
//	printf("\nTIme to get data: %ld \n\r", endTime - startTime);

	getAllSpectralData(arrSpectra); //Reading spectral data channels and passing organized values into arrSpectra
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f000 fe60 	bl	8001b80 <getAllSpectralData>
	getAllTemperatureData(arrTemp); //Reading temperatures of integration cycles A to D
 8000ec0:	6838      	ldr	r0, [r7, #0]
 8000ec2:	f001 f85b 	bl	8001f7c <getAllTemperatureData>
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <configueLEDWait>:

//Configure LED_WAIT_OFF or Disable LED_WAIT_OFF to modify waiting time between integration cycle A to D
void configueLEDWait(bool setting)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b084      	sub	sp, #16
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(CFG_MISC); //Read existing state
 8000ed8:	2038      	movs	r0, #56	; 0x38
 8000eda:	f7ff fe6d 	bl	8000bb8 <AS7421_readRegister>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	73fb      	strb	r3, [r7, #15]
	if (setting)
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d004      	beq.n	8000ef2 <configueLEDWait+0x24>
	{
		value |= (1U << 2); //Set LED_WAIT_OFF bit (bit 2)
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	f043 0304 	orr.w	r3, r3, #4
 8000eee:	73fb      	strb	r3, [r7, #15]
 8000ef0:	e003      	b.n	8000efa <configueLEDWait+0x2c>
	}
	else
	{
		value &= ~(1U << 2); //Reset LED_WAIT_OFF bit (bit 2)
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	f023 0304 	bic.w	r3, r3, #4
 8000ef8:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(CFG_MISC, value); //Write value to CFG_MISC register to configure the LED_WAIT_OFF bit
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
 8000efc:	4619      	mov	r1, r3
 8000efe:	2038      	movs	r0, #56	; 0x38
 8000f00:	f7ff fe7f 	bl	8000c02 <AS7421_writeRegister>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <setInterLED>:

// Set Wait time (LED_WAIT) between switching on the LED and begin of integration/modulation. Wait time = 1024us * waitTime
void setInterLED(uint8_t waitTime)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
	if (waitTime > 255)
	{
        waitTime = 255; // Set to maximum value if out of range
	}

	AS7421_writeRegister(LED_WAIT, waitTime);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	203d      	movs	r0, #61	; 0x3d
 8000f1c:	f7ff fe71 	bl	8000c02 <AS7421_writeRegister>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <configureWaitCycle>:

//Configure the waiting time between integration cycle A to D (programmable with LTF_WTIME)
void configureWaitCycle(bool setting)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(CFG_MISC); //Read existing state
 8000f32:	2038      	movs	r0, #56	; 0x38
 8000f34:	f7ff fe40 	bl	8000bb8 <AS7421_readRegister>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	73fb      	strb	r3, [r7, #15]
	if (setting)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d004      	beq.n	8000f4c <configureWaitCycle+0x24>
	{
		value |= (1U << 1); //Set WAIT_CYCLE_ON bit (bit 1)
 8000f42:	7bfb      	ldrb	r3, [r7, #15]
 8000f44:	f043 0302 	orr.w	r3, r3, #2
 8000f48:	73fb      	strb	r3, [r7, #15]
 8000f4a:	e003      	b.n	8000f54 <configureWaitCycle+0x2c>
	}
	else
	{
		value &= ~(1U << 1); //Reset WAIT_CYCLE_ON bit (bit 1)
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f023 0302 	bic.w	r3, r3, #2
 8000f52:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(CFG_MISC, value); //Write value to CFG_MISC register to configure the WAIT_CYCLE_ON bit
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	4619      	mov	r1, r3
 8000f58:	2038      	movs	r0, #56	; 0x38
 8000f5a:	f7ff fe52 	bl	8000c02 <AS7421_writeRegister>
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <setWaitTime>:

//Programs the wait time (WTIME) in ms between two consecutive spectral measurements
void setWaitTime(uint32_t waitTime)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	uint32_t waitCounts = ((waitTime * F_CLKMOD) / 1000) - 1;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a12      	ldr	r2, [pc, #72]	; (8000fbc <setWaitTime+0x54>)
 8000f74:	fb02 f303 	mul.w	r3, r2, r3
 8000f78:	4a11      	ldr	r2, [pc, #68]	; (8000fc0 <setWaitTime+0x58>)
 8000f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7e:	099b      	lsrs	r3, r3, #6
 8000f80:	3b01      	subs	r3, #1
 8000f82:	60fb      	str	r3, [r7, #12]

	uint8_t data[3] = {0};
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <setWaitTime+0x5c>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	813b      	strh	r3, [r7, #8]
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	72bb      	strb	r3, [r7, #10]
	data[0] = waitCounts & 0xFF; //low byte
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	723b      	strb	r3, [r7, #8]
	data[1] = (waitCounts >> 8) & 0xFF; //mid byte
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	727b      	strb	r3, [r7, #9]
	data[2] = (waitCounts >> 16) & 0xFF; //high byte
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	0c1b      	lsrs	r3, r3, #16
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	72bb      	strb	r3, [r7, #10]

	AS7421_writeRegisters(LTF_WTIME, 3, data);
 8000fa4:	f107 0308 	add.w	r3, r7, #8
 8000fa8:	461a      	mov	r2, r3
 8000faa:	2103      	movs	r1, #3
 8000fac:	2064      	movs	r0, #100	; 0x64
 8000fae:	f7ff fe6b 	bl	8000c88 <AS7421_writeRegisters>
}
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	000f4240 	.word	0x000f4240
 8000fc0:	10624dd3 	.word	0x10624dd3
 8000fc4:	080052cc 	.word	0x080052cc

08000fc8 <setLTF_CCOUNT>:

void setLTF_CCOUNT(uint16_t ccount_value)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80fb      	strh	r3, [r7, #6]
    // Validate the input value
    if (ccount_value > 0xFFFF) {
        ccount_value = 0xFFFF;  // Cap to maximum 16-bit value
    }
	uint8_t data[2] = {0};
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	81bb      	strh	r3, [r7, #12]
	ccount_value = byteSwap16(ccount_value);
 8000fd6:	88fb      	ldrh	r3, [r7, #6]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fe67 	bl	8000cac <byteSwap16>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	80fb      	strh	r3, [r7, #6]

	data[0] = ccount_value & 0xFF; //low byte
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	733b      	strb	r3, [r7, #12]
	data[1] = (ccount_value >> 8) & 0xFF; //high byte
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	0a1b      	lsrs	r3, r3, #8
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	737b      	strb	r3, [r7, #13]

    // Write the value to the LTF_CCOUNT register
    AS7421_writeRegisters(LTF_CCOUNT, 2, data);
 8000ff2:	f107 030c 	add.w	r3, r7, #12
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	2102      	movs	r1, #2
 8000ffa:	203a      	movs	r0, #58	; 0x3a
 8000ffc:	f7ff fe44 	bl	8000c88 <AS7421_writeRegisters>
}
 8001000:	bf00      	nop
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <configureLEDAuto>:

//Controls NIR light source during spectral measurement
void configureLEDAuto(bool mode)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8001012:	2060      	movs	r0, #96	; 0x60
 8001014:	f7ff fdd0 	bl	8000bb8 <AS7421_readRegister>
 8001018:	4603      	mov	r3, r0
 800101a:	73fb      	strb	r3, [r7, #15]
	if (mode)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d008      	beq.n	8001034 <configureLEDAuto+0x2c>
	{
		value |= (1U << 4); //Set LED_AUTO bit (bit 4 and 5)
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	f043 0310 	orr.w	r3, r3, #16
 8001028:	73fb      	strb	r3, [r7, #15]
		value |= (1U << 5);
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	f043 0320 	orr.w	r3, r3, #32
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e007      	b.n	8001044 <configureLEDAuto+0x3c>
	}
	else
	{
		value &= ~(1U << 4); //Reset LED_AUTO bit (bit 4 and 5)
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	f023 0310 	bic.w	r3, r3, #16
 800103a:	73fb      	strb	r3, [r7, #15]
		value &= ~(1U << 5);
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	f023 0320 	bic.w	r3, r3, #32
 8001042:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(ENABLE, value);
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	4619      	mov	r1, r3
 8001048:	2060      	movs	r0, #96	; 0x60
 800104a:	f7ff fdda 	bl	8000c02 <AS7421_writeRegister>
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <setIntegrationTime>:

//Programs the integration time (ITIME) in ms of the LTF converter
void setIntegrationTime(uint32_t intTime)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
//	if (intTime > 256)
//	{
//		intTime = 256;
//	}
	uint32_t intCounts = ((intTime * F_CLKMOD) / 1000) - 1;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a12      	ldr	r2, [pc, #72]	; (80010ac <setIntegrationTime+0x54>)
 8001064:	fb02 f303 	mul.w	r3, r2, r3
 8001068:	4a11      	ldr	r2, [pc, #68]	; (80010b0 <setIntegrationTime+0x58>)
 800106a:	fba2 2303 	umull	r2, r3, r2, r3
 800106e:	099b      	lsrs	r3, r3, #6
 8001070:	3b01      	subs	r3, #1
 8001072:	60fb      	str	r3, [r7, #12]

	uint8_t data[3] = {0};
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <setIntegrationTime+0x5c>)
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	813b      	strh	r3, [r7, #8]
 800107a:	2300      	movs	r3, #0
 800107c:	72bb      	strb	r3, [r7, #10]
	data[0] = intCounts & 0xFF;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	723b      	strb	r3, [r7, #8]
	data[1] = (intCounts >> 8) & 0xFF;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	0a1b      	lsrs	r3, r3, #8
 8001088:	b2db      	uxtb	r3, r3
 800108a:	727b      	strb	r3, [r7, #9]
	data[2] = (intCounts >> 16) & 0xFF;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	0c1b      	lsrs	r3, r3, #16
 8001090:	b2db      	uxtb	r3, r3
 8001092:	72bb      	strb	r3, [r7, #10]

	AS7421_writeRegisters(LTF_ITIME, 3, data);
 8001094:	f107 0308 	add.w	r3, r7, #8
 8001098:	461a      	mov	r2, r3
 800109a:	2103      	movs	r1, #3
 800109c:	2061      	movs	r0, #97	; 0x61
 800109e:	f7ff fdf3 	bl	8000c88 <AS7421_writeRegisters>
}
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	000f4240 	.word	0x000f4240
 80010b0:	10624dd3 	.word	0x10624dd3
 80010b4:	080052cc 	.word	0x080052cc

080010b8 <numMeasurements>:

void numMeasurements(uint8_t counts) //specifying number of measurements
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	if (counts > 255)
	{
		counts = 255; // Set to maximum value if out of range
	}

	AS7421_writeRegister(LTF_ICOUNT, counts);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	4619      	mov	r1, r3
 80010c6:	2069      	movs	r0, #105	; 0x69
 80010c8:	f7ff fd9b 	bl	8000c02 <AS7421_writeRegister>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <setIntegrationMode>:

//16 channels (A), 32 channels (AB), 48 channels (ABC), 64 channels (ABCD)
void setIntegrationMode(uint8_t mode)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
	if (mode > INTEGRATIONCYLE_ABCD)
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d901      	bls.n	80010e8 <setIntegrationMode+0x14>
	{
		mode = INTEGRATIONCYLE_ABCD; //Limit mode to 2 bits
 80010e4:	2303      	movs	r3, #3
 80010e6:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t value = AS7421_readRegister(CFG_LTF); //Read existing state
 80010e8:	2067      	movs	r0, #103	; 0x67
 80010ea:	f7ff fd65 	bl	8000bb8 <AS7421_readRegister>
 80010ee:	4603      	mov	r3, r0
 80010f0:	73fb      	strb	r3, [r7, #15]
	value &= 0b11100111; //Clear LTF_CYCLE bits
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	f023 0318 	bic.w	r3, r3, #24
 80010f8:	73fb      	strb	r3, [r7, #15]
	value |= (mode << 3); //Set LTF_CYCLE bits with user's choice
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	00db      	lsls	r3, r3, #3
 80010fe:	b25a      	sxtb	r2, r3
 8001100:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001104:	4313      	orrs	r3, r2
 8001106:	b25b      	sxtb	r3, r3
 8001108:	73fb      	strb	r3, [r7, #15]

	AS7421_writeRegister(CFG_LTF, value);
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	4619      	mov	r1, r3
 800110e:	2067      	movs	r0, #103	; 0x67
 8001110:	f7ff fd77 	bl	8000c02 <AS7421_writeRegister>
}
 8001114:	bf00      	nop
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <configureAutozero>:


void configureAutozero(bool enable, uint8_t az_waitTime, uint8_t iteration, uint8_t cycle)
{
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	4604      	mov	r4, r0
 8001124:	4608      	mov	r0, r1
 8001126:	4611      	mov	r1, r2
 8001128:	461a      	mov	r2, r3
 800112a:	4623      	mov	r3, r4
 800112c:	71fb      	strb	r3, [r7, #7]
 800112e:	4603      	mov	r3, r0
 8001130:	71bb      	strb	r3, [r7, #6]
 8001132:	460b      	mov	r3, r1
 8001134:	717b      	strb	r3, [r7, #5]
 8001136:	4613      	mov	r3, r2
 8001138:	713b      	strb	r3, [r7, #4]
	uint8_t value = AS7421_readRegister(CFG_AZ);
 800113a:	206d      	movs	r0, #109	; 0x6d
 800113c:	f7ff fd3c 	bl	8000bb8 <AS7421_readRegister>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	value |= (1U << 7); //Enable AZ_ON (bit 7)
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800114a:	73fb      	strb	r3, [r7, #15]
	if (az_waitTime > 0b11)
 800114c:	79bb      	ldrb	r3, [r7, #6]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d901      	bls.n	8001156 <configureAutozero+0x3a>
	{
		az_waitTime = 0b11;
 8001152:	2303      	movs	r3, #3
 8001154:	71bb      	strb	r3, [r7, #6]
	}
    value &= ~(0b11 << 5);  // Clear the AZ_WTIME bits (bits 5 and 6)
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800115c:	73fb      	strb	r3, [r7, #15]
	value |= (az_waitTime << 5); //Set AZ_WTIME (bit 5 and 6)
 800115e:	79bb      	ldrb	r3, [r7, #6]
 8001160:	015b      	lsls	r3, r3, #5
 8001162:	b25a      	sxtb	r2, r3
 8001164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001168:	4313      	orrs	r3, r2
 800116a:	b25b      	sxtb	r3, r3
 800116c:	73fb      	strb	r3, [r7, #15]

    value &= ~(1U << 4);  // Clear the AZ_EN bit
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	f023 0310 	bic.w	r3, r3, #16
 8001174:	73fb      	strb	r3, [r7, #15]
	value |= (enable << 4); //Set AZ_EN (bit 4)
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	011b      	lsls	r3, r3, #4
 800117a:	b25a      	sxtb	r2, r3
 800117c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001180:	4313      	orrs	r3, r2
 8001182:	b25b      	sxtb	r3, r3
 8001184:	73fb      	strb	r3, [r7, #15]

	value &= ~(1U << 3);  // Clear the AZ_CYCLE bit
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	f023 0308 	bic.w	r3, r3, #8
 800118c:	73fb      	strb	r3, [r7, #15]
	value |= (cycle << 3); //Set AZ_CYCLE (bit 3)
 800118e:	793b      	ldrb	r3, [r7, #4]
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	b25a      	sxtb	r2, r3
 8001194:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001198:	4313      	orrs	r3, r2
 800119a:	b25b      	sxtb	r3, r3
 800119c:	73fb      	strb	r3, [r7, #15]

	if (iteration > 0b111)
 800119e:	797b      	ldrb	r3, [r7, #5]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	d901      	bls.n	80011a8 <configureAutozero+0x8c>
	{
		iteration = 0b111;
 80011a4:	2307      	movs	r3, #7
 80011a6:	717b      	strb	r3, [r7, #5]
	}
    value &= ~0b111;  // Clear the iteration bits (bits 0, 1, and 2)
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	f023 0307 	bic.w	r3, r3, #7
 80011ae:	73fb      	strb	r3, [r7, #15]
	value |= iteration;
 80011b0:	7bfa      	ldrb	r2, [r7, #15]
 80011b2:	797b      	ldrb	r3, [r7, #5]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	73fb      	strb	r3, [r7, #15]

    AS7421_writeRegister(CFG_AZ, value);
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	4619      	mov	r1, r3
 80011bc:	206d      	movs	r0, #109	; 0x6d
 80011be:	f7ff fd20 	bl	8000c02 <AS7421_writeRegister>
}
 80011c2:	bf00      	nop
 80011c4:	3714      	adds	r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd90      	pop	{r4, r7, pc}

080011ca <powerup>:

// Internal oscillator enabled, potentially write 0x44 to register 0x6F, 0x20 to register 0x6E, 0x00 to register 0x6F, sensor is in idle state
void powerup()
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 80011d0:	2060      	movs	r0, #96	; 0x60
 80011d2:	f7ff fcf1 	bl	8000bb8 <AS7421_readRegister>
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
	value |= (1U << 0); //Set PON (bit 0)
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	71fb      	strb	r3, [r7, #7]
    AS7421_writeRegister(ENABLE, value);
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	4619      	mov	r1, r3
 80011e6:	2060      	movs	r0, #96	; 0x60
 80011e8:	f7ff fd0b 	bl	8000c02 <AS7421_writeRegister>

    //After power on reset the following commands have to be written prior accessing other registers
    AS7421_writeRegister(0x6F, 0x44);
 80011ec:	2144      	movs	r1, #68	; 0x44
 80011ee:	206f      	movs	r0, #111	; 0x6f
 80011f0:	f7ff fd07 	bl	8000c02 <AS7421_writeRegister>
    AS7421_writeRegister(0x6E, 0x20);
 80011f4:	2120      	movs	r1, #32
 80011f6:	206e      	movs	r0, #110	; 0x6e
 80011f8:	f7ff fd03 	bl	8000c02 <AS7421_writeRegister>
    AS7421_writeRegister(0x6F, 0x00);
 80011fc:	2100      	movs	r1, #0
 80011fe:	206f      	movs	r0, #111	; 0x6f
 8001200:	f7ff fcff 	bl	8000c02 <AS7421_writeRegister>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <sleep>:
	AS7421_writeRegister(CFG_MISC, value);
}

// Internal oscillator disabled, sensor is in sleep state
void sleep()
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8001212:	2060      	movs	r0, #96	; 0x60
 8001214:	f7ff fcd0 	bl	8000bb8 <AS7421_readRegister>
 8001218:	4603      	mov	r3, r0
 800121a:	71fb      	strb	r3, [r7, #7]
	value &= ~(1U << 0); //Reset PON (bit 0)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f023 0301 	bic.w	r3, r3, #1
 8001222:	71fb      	strb	r3, [r7, #7]
    AS7421_writeRegister(ENABLE, value);
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	4619      	mov	r1, r3
 8001228:	2060      	movs	r0, #96	; 0x60
 800122a:	f7ff fcea 	bl	8000c02 <AS7421_writeRegister>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <writeRAMData>:

void writeRAMData(uint8_t *smuxData, uint8_t offset)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	460b      	mov	r3, r1
 8001240:	70fb      	strb	r3, [r7, #3]
	if (offset == INTA_OFFSET)
 8001242:	78fb      	ldrb	r3, [r7, #3]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d136      	bne.n	80012b6 <writeRAMData+0x80>
	{
		AS7421_writeRegister(CFG_RAM_0, smuxData[0]);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	2040      	movs	r0, #64	; 0x40
 8001250:	f7ff fcd7 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_1, smuxData[1]);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3301      	adds	r3, #1
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	4619      	mov	r1, r3
 800125c:	2041      	movs	r0, #65	; 0x41
 800125e:	f7ff fcd0 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_2, smuxData[2]);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3302      	adds	r3, #2
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4619      	mov	r1, r3
 800126a:	2042      	movs	r0, #66	; 0x42
 800126c:	f7ff fcc9 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_3, smuxData[3]);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	3303      	adds	r3, #3
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4619      	mov	r1, r3
 8001278:	2043      	movs	r0, #67	; 0x43
 800127a:	f7ff fcc2 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_4, smuxData[4]);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3304      	adds	r3, #4
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	2044      	movs	r0, #68	; 0x44
 8001288:	f7ff fcbb 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_5, smuxData[5]);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3305      	adds	r3, #5
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	4619      	mov	r1, r3
 8001294:	2045      	movs	r0, #69	; 0x45
 8001296:	f7ff fcb4 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_6, smuxData[6]);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3306      	adds	r3, #6
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	2046      	movs	r0, #70	; 0x46
 80012a4:	f7ff fcad 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_7, smuxData[7]);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3307      	adds	r3, #7
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	2047      	movs	r0, #71	; 0x47
 80012b2:	f7ff fca6 	bl	8000c02 <AS7421_writeRegister>
	}

	if (offset == INTB_OFFSET)
 80012b6:	78fb      	ldrb	r3, [r7, #3]
 80012b8:	2b08      	cmp	r3, #8
 80012ba:	d136      	bne.n	800132a <writeRAMData+0xf4>
	{
		AS7421_writeRegister(CFG_RAM_8, smuxData[0]);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	2048      	movs	r0, #72	; 0x48
 80012c4:	f7ff fc9d 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_9, smuxData[1]);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3301      	adds	r3, #1
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	2049      	movs	r0, #73	; 0x49
 80012d2:	f7ff fc96 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_10, smuxData[2]);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3302      	adds	r3, #2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	204a      	movs	r0, #74	; 0x4a
 80012e0:	f7ff fc8f 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_11, smuxData[3]);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3303      	adds	r3, #3
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4619      	mov	r1, r3
 80012ec:	204b      	movs	r0, #75	; 0x4b
 80012ee:	f7ff fc88 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_12, smuxData[4]);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3304      	adds	r3, #4
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	204c      	movs	r0, #76	; 0x4c
 80012fc:	f7ff fc81 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_13, smuxData[5]);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3305      	adds	r3, #5
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	204d      	movs	r0, #77	; 0x4d
 800130a:	f7ff fc7a 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_14, smuxData[6]);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3306      	adds	r3, #6
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	4619      	mov	r1, r3
 8001316:	204e      	movs	r0, #78	; 0x4e
 8001318:	f7ff fc73 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_15, smuxData[7]);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3307      	adds	r3, #7
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4619      	mov	r1, r3
 8001324:	204f      	movs	r0, #79	; 0x4f
 8001326:	f7ff fc6c 	bl	8000c02 <AS7421_writeRegister>
	}

	if (offset == INTC_OFFSET)
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	2b10      	cmp	r3, #16
 800132e:	d136      	bne.n	800139e <writeRAMData+0x168>
	{
		AS7421_writeRegister(CFG_RAM_16, smuxData[0]);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4619      	mov	r1, r3
 8001336:	2050      	movs	r0, #80	; 0x50
 8001338:	f7ff fc63 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_17, smuxData[1]);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3301      	adds	r3, #1
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	4619      	mov	r1, r3
 8001344:	2051      	movs	r0, #81	; 0x51
 8001346:	f7ff fc5c 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_18, smuxData[2]);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3302      	adds	r3, #2
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4619      	mov	r1, r3
 8001352:	2052      	movs	r0, #82	; 0x52
 8001354:	f7ff fc55 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_19, smuxData[3]);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3303      	adds	r3, #3
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	4619      	mov	r1, r3
 8001360:	2053      	movs	r0, #83	; 0x53
 8001362:	f7ff fc4e 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_20, smuxData[4]);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	3304      	adds	r3, #4
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	2054      	movs	r0, #84	; 0x54
 8001370:	f7ff fc47 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_21, smuxData[5]);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3305      	adds	r3, #5
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	4619      	mov	r1, r3
 800137c:	2055      	movs	r0, #85	; 0x55
 800137e:	f7ff fc40 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_22, smuxData[6]);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3306      	adds	r3, #6
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4619      	mov	r1, r3
 800138a:	2056      	movs	r0, #86	; 0x56
 800138c:	f7ff fc39 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_23, smuxData[7]);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3307      	adds	r3, #7
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	4619      	mov	r1, r3
 8001398:	2057      	movs	r0, #87	; 0x57
 800139a:	f7ff fc32 	bl	8000c02 <AS7421_writeRegister>
	}

	if (offset == INTD_OFFSET)
 800139e:	78fb      	ldrb	r3, [r7, #3]
 80013a0:	2b18      	cmp	r3, #24
 80013a2:	d136      	bne.n	8001412 <writeRAMData+0x1dc>
	{
		AS7421_writeRegister(CFG_RAM_24, smuxData[0]);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	2058      	movs	r0, #88	; 0x58
 80013ac:	f7ff fc29 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_25, smuxData[1]);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3301      	adds	r3, #1
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	4619      	mov	r1, r3
 80013b8:	2059      	movs	r0, #89	; 0x59
 80013ba:	f7ff fc22 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_26, smuxData[2]);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3302      	adds	r3, #2
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	205a      	movs	r0, #90	; 0x5a
 80013c8:	f7ff fc1b 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_27, smuxData[3]);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3303      	adds	r3, #3
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	4619      	mov	r1, r3
 80013d4:	205b      	movs	r0, #91	; 0x5b
 80013d6:	f7ff fc14 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_28, smuxData[4]);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	3304      	adds	r3, #4
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	4619      	mov	r1, r3
 80013e2:	205c      	movs	r0, #92	; 0x5c
 80013e4:	f7ff fc0d 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_29, smuxData[5]);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3305      	adds	r3, #5
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	4619      	mov	r1, r3
 80013f0:	205d      	movs	r0, #93	; 0x5d
 80013f2:	f7ff fc06 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_30, smuxData[6]);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3306      	adds	r3, #6
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	205e      	movs	r0, #94	; 0x5e
 8001400:	f7ff fbff 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_31, smuxData[7]);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3307      	adds	r3, #7
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	4619      	mov	r1, r3
 800140c:	205f      	movs	r0, #95	; 0x5f
 800140e:	f7ff fbf8 	bl	8000c02 <AS7421_writeRegister>
	}
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <zeroSMUX>:

// Clear RAM registers with SMUX
void zeroSMUX()
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b084      	sub	sp, #16
 800141e:	af00      	add	r7, sp, #0
	uint8_t zeros[8] = {0};
 8001420:	2300      	movs	r3, #0
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	2300      	movs	r3, #0
 8001426:	60bb      	str	r3, [r7, #8]
	for (int i = SMUX_A_ADDR; i <= SMUX_D_ADDR; i++)
 8001428:	230c      	movs	r3, #12
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	e01c      	b.n	8001468 <zeroSMUX+0x4e>
	{
		AS7421_writeRegister(CFG_RAM, i);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	b2db      	uxtb	r3, r3
 8001432:	4619      	mov	r1, r3
 8001434:	206a      	movs	r0, #106	; 0x6a
 8001436:	f7ff fbe4 	bl	8000c02 <AS7421_writeRegister>

		writeRAMData(zeros, 0);
 800143a:	1d3b      	adds	r3, r7, #4
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fef9 	bl	8001236 <writeRAMData>
		writeRAMData(zeros, 1);
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	2101      	movs	r1, #1
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fef4 	bl	8001236 <writeRAMData>
		writeRAMData(zeros, 2);
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2102      	movs	r1, #2
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff feef 	bl	8001236 <writeRAMData>
		writeRAMData(zeros, 3);
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	2103      	movs	r1, #3
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff feea 	bl	8001236 <writeRAMData>
	for (int i = SMUX_A_ADDR; i <= SMUX_D_ADDR; i++)
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	3301      	adds	r3, #1
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2b0f      	cmp	r3, #15
 800146c:	dddf      	ble.n	800142e <zeroSMUX+0x14>
	}
}
 800146e:	bf00      	nop
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <setSMUX>:

// Set SMUX region (A,B,C, or D) with ramOffsetAddr
void setSMUX(uint8_t ramOffsetAddr, uint8_t offset, uint8_t* configvalues)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	603a      	str	r2, [r7, #0]
 8001482:	71fb      	strb	r3, [r7, #7]
 8001484:	460b      	mov	r3, r1
 8001486:	71bb      	strb	r3, [r7, #6]
	AS7421_writeRegister(CFG_RAM, ramOffsetAddr); //Writing the ram offset(SMUX addresses) for programming the configuration into RAM
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	4619      	mov	r1, r3
 800148c:	206a      	movs	r0, #106	; 0x6a
 800148e:	f7ff fbb8 	bl	8000c02 <AS7421_writeRegister>
	writeRAMData(configvalues, offset); //Writing to respective ram registers after setting RAM offset
 8001492:	79bb      	ldrb	r3, [r7, #6]
 8001494:	4619      	mov	r1, r3
 8001496:	6838      	ldr	r0, [r7, #0]
 8001498:	f7ff fecd 	bl	8001236 <writeRAMData>
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <setSMUX_A>:

// Set SMUX for integration cycle A and write to ram registers
void setSMUX_A(uint8_t* configvalues)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_A_ADDR, INTA_OFFSET, configvalues);
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	2100      	movs	r1, #0
 80014b0:	200c      	movs	r0, #12
 80014b2:	f7ff ffe1 	bl	8001478 <setSMUX>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <setSMUX_B>:

// Set SMUX for integration cycle B and write to ram registers
void setSMUX_B(uint8_t* configvalues)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b082      	sub	sp, #8
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_B_ADDR, INTB_OFFSET, configvalues);
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	2108      	movs	r1, #8
 80014ca:	200d      	movs	r0, #13
 80014cc:	f7ff ffd4 	bl	8001478 <setSMUX>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <setSMUX_C>:

// Set SMUX for integration cycle C and write to ram registers
void setSMUX_C(uint8_t* configvalues)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_C_ADDR, INTC_OFFSET, configvalues);
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	2110      	movs	r1, #16
 80014e4:	200e      	movs	r0, #14
 80014e6:	f7ff ffc7 	bl	8001478 <setSMUX>
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <setSMUX_D>:

// Set SMUX for integration cycle D and write to ram registers
void setSMUX_D(uint8_t* configvalues)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_D_ADDR, INTD_OFFSET, configvalues);
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	2118      	movs	r1, #24
 80014fe:	200f      	movs	r0, #15
 8001500:	f7ff ffba 	bl	8001478 <setSMUX>
}
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <configureSMUX>:

// Configure all SMUX registers either with a specified default array of bytes or the config_values
void configureSMUX()
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
    zeroSMUX();
 8001510:	f7ff ff83 	bl	800141a <zeroSMUX>

    // Configure SMUX registers
	setSMUX_A(config_values);
 8001514:	4806      	ldr	r0, [pc, #24]	; (8001530 <configureSMUX+0x24>)
 8001516:	f7ff ffc5 	bl	80014a4 <setSMUX_A>
	setSMUX_B(config_values);
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <configureSMUX+0x24>)
 800151c:	f7ff ffcf 	bl	80014be <setSMUX_B>
	setSMUX_C(config_values);
 8001520:	4803      	ldr	r0, [pc, #12]	; (8001530 <configureSMUX+0x24>)
 8001522:	f7ff ffd9 	bl	80014d8 <setSMUX_C>
	setSMUX_D(config_values);
 8001526:	4802      	ldr	r0, [pc, #8]	; (8001530 <configureSMUX+0x24>)
 8001528:	f7ff ffe3 	bl	80014f2 <setSMUX_D>
}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000000 	.word	0x20000000

08001534 <configureGain>:

//2^x gain, i.e. gain of 6 = 2^6 = 256x
void configureGain(uint8_t gain)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	71fb      	strb	r3, [r7, #7]
	if (gain > 8)
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	2b08      	cmp	r3, #8
 8001542:	d901      	bls.n	8001548 <configureGain+0x14>
	{
		gain = 8;
 8001544:	2308      	movs	r3, #8
 8001546:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t data[8] = {gain};
 8001548:	f107 0308 	add.w	r3, r7, #8
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	723b      	strb	r3, [r7, #8]

	AS7421_writeRegister(CFG_RAM, ASETUP_AB);
 8001556:	2110      	movs	r1, #16
 8001558:	206a      	movs	r0, #106	; 0x6a
 800155a:	f7ff fb52 	bl	8000c02 <AS7421_writeRegister>

	writeRAMData(data, 0);
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fe66 	bl	8001236 <writeRAMData>
	writeRAMData(data, 1);
 800156a:	f107 0308 	add.w	r3, r7, #8
 800156e:	2101      	movs	r1, #1
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fe60 	bl	8001236 <writeRAMData>
	writeRAMData(data, 2);
 8001576:	f107 0308 	add.w	r3, r7, #8
 800157a:	2102      	movs	r1, #2
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fe5a 	bl	8001236 <writeRAMData>
	writeRAMData(data, 3);
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	2103      	movs	r1, #3
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fe54 	bl	8001236 <writeRAMData>

	AS7421_writeRegister(CFG_RAM, ASETUP_CD);
 800158e:	2111      	movs	r1, #17
 8001590:	206a      	movs	r0, #106	; 0x6a
 8001592:	f7ff fb36 	bl	8000c02 <AS7421_writeRegister>

	writeRAMData(data, 0);
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	2100      	movs	r1, #0
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fe4a 	bl	8001236 <writeRAMData>
	writeRAMData(data, 1);
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	2101      	movs	r1, #1
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fe44 	bl	8001236 <writeRAMData>
	writeRAMData(data, 2);
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	2102      	movs	r1, #2
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff fe3e 	bl	8001236 <writeRAMData>
	writeRAMData(data, 3);
 80015ba:	f107 0308 	add.w	r3, r7, #8
 80015be:	2103      	movs	r1, #3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fe38 	bl	8001236 <writeRAMData>
}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <configureLEDs>:

// Configure LED register
void configureLEDs(bool enable, uint8_t led, uint8_t current)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b084      	sub	sp, #16
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	71fb      	strb	r3, [r7, #7]
 80015d8:	460b      	mov	r3, r1
 80015da:	71bb      	strb	r3, [r7, #6]
 80015dc:	4613      	mov	r3, r2
 80015de:	717b      	strb	r3, [r7, #5]
	//Clearing LED config register to default
	AS7421_writeRegister(CFG_LED, 0);
 80015e0:	2100      	movs	r1, #0
 80015e2:	2068      	movs	r0, #104	; 0x68
 80015e4:	f7ff fb0d 	bl	8000c02 <AS7421_writeRegister>

	uint8_t value = AS7421_readRegister(CFG_LED);
 80015e8:	2068      	movs	r0, #104	; 0x68
 80015ea:	f7ff fae5 	bl	8000bb8 <AS7421_readRegister>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]

	value |= (enable << 7); //Configure SET_LED_ON (bit 7)
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	01db      	lsls	r3, r3, #7
 80015f6:	b25a      	sxtb	r2, r3
 80015f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	b25b      	sxtb	r3, r3
 8001600:	73fb      	strb	r3, [r7, #15]

	for (int i = LED_MULT_0; i <= LED_MULT_3; i++)
 8001602:	2300      	movs	r3, #0
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	e014      	b.n	8001632 <configureLEDs+0x64>
	{
		value |= (i << 4); //Enable LED_OFFSET (bits 4 and 5)
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	b25a      	sxtb	r2, r3
 800160e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001612:	4313      	orrs	r3, r2
 8001614:	b25b      	sxtb	r3, r3
 8001616:	73fb      	strb	r3, [r7, #15]
		AS7421_writeRegister(CFG_LED, value); // Setting Offset address for programming the values for LED_MULT
 8001618:	7bfb      	ldrb	r3, [r7, #15]
 800161a:	4619      	mov	r1, r3
 800161c:	2068      	movs	r0, #104	; 0x68
 800161e:	f7ff faf0 	bl	8000c02 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_LED_MULT, led);
 8001622:	79bb      	ldrb	r3, [r7, #6]
 8001624:	4619      	mov	r1, r3
 8001626:	2039      	movs	r0, #57	; 0x39
 8001628:	f7ff faeb 	bl	8000c02 <AS7421_writeRegister>
	for (int i = LED_MULT_0; i <= LED_MULT_3; i++)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	3301      	adds	r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b03      	cmp	r3, #3
 8001636:	dde7      	ble.n	8001608 <configureLEDs+0x3a>
	}

	if (current > LED_CURRENT_LIMIT_75MA)
 8001638:	797b      	ldrb	r3, [r7, #5]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d901      	bls.n	8001642 <configureLEDs+0x74>
	{
		current = LED_CURRENT_LIMIT_75MA;
 800163e:	2301      	movs	r3, #1
 8001640:	717b      	strb	r3, [r7, #5]
	}
	value |= (current << 0);
 8001642:	7bfa      	ldrb	r2, [r7, #15]
 8001644:	797b      	ldrb	r3, [r7, #5]
 8001646:	4313      	orrs	r3, r2
 8001648:	73fb      	strb	r3, [r7, #15]

	AS7421_writeRegister(CFG_LED, value);
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	4619      	mov	r1, r3
 800164e:	2068      	movs	r0, #104	; 0x68
 8001650:	f7ff fad7 	bl	8000c02 <AS7421_writeRegister>
}
 8001654:	bf00      	nop
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <startMeasurements>:

// Start spectral measurement
void startMeasurements(bool withLED)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
	//Turn on LEDs
	configureLEDAuto(withLED);
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fccd 	bl	8001008 <configureLEDAuto>

	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 800166e:	2060      	movs	r0, #96	; 0x60
 8001670:	f7ff faa2 	bl	8000bb8 <AS7421_readRegister>
 8001674:	4603      	mov	r3, r0
 8001676:	73fb      	strb	r3, [r7, #15]

	// Power on
	value |= (1U << 0); //Set PON (bit 0)
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	73fb      	strb	r3, [r7, #15]

    //Spectral measurement enabled
    value |= (1U << 1); //Set LTF_EN (bit 1)
 8001680:	7bfb      	ldrb	r3, [r7, #15]
 8001682:	f043 0302 	orr.w	r3, r3, #2
 8001686:	73fb      	strb	r3, [r7, #15]

    //Automatic power down by temperature measurement
    value |= (1U << 2); //Set TSD_EN (bit 2)
 8001688:	7bfb      	ldrb	r3, [r7, #15]
 800168a:	f043 0304 	orr.w	r3, r3, #4
 800168e:	73fb      	strb	r3, [r7, #15]

    AS7421_writeRegister(ENABLE, value);
 8001690:	7bfb      	ldrb	r3, [r7, #15]
 8001692:	4619      	mov	r1, r3
 8001694:	2060      	movs	r0, #96	; 0x60
 8001696:	f7ff fab4 	bl	8000c02 <AS7421_writeRegister>
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <stopMeasurements>:

void stopMeasurements()
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b082      	sub	sp, #8
 80016a6:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 80016a8:	2060      	movs	r0, #96	; 0x60
 80016aa:	f7ff fa85 	bl	8000bb8 <AS7421_readRegister>
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]

    //Spectral measurement enabled
    value &= ~(1U << 1); //Reset LTF_EN (bit 1)
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	f023 0302 	bic.w	r3, r3, #2
 80016b8:	71fb      	strb	r3, [r7, #7]

    //Automatic power down by temperature measurement
    value &= ~(1U << 2); //Reset TSD_EN (bit 2)
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	f023 0304 	bic.w	r3, r3, #4
 80016c0:	71fb      	strb	r3, [r7, #7]

    AS7421_writeRegister(ENABLE, value);
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	4619      	mov	r1, r3
 80016c6:	2060      	movs	r0, #96	; 0x60
 80016c8:	f7ff fa9b 	bl	8000c02 <AS7421_writeRegister>

	configureLEDAuto(false);
 80016cc:	2000      	movs	r0, #0
 80016ce:	f7ff fc9b 	bl	8001008 <configureLEDAuto>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <measurementActive>:

//Measurement is active. New measurement cannot be started
bool measurementActive()
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(STATUS_6);
 80016e0:	2076      	movs	r0, #118	; 0x76
 80016e2:	f7ff fa69 	bl	8000bb8 <AS7421_readRegister>
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
    bool status = (value & (1U << 4)) != 0; // Isolate bit 4 (LTF_BUSY) and check if it's set
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	f003 0310 	and.w	r3, r3, #16
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	bf14      	ite	ne
 80016f4:	2301      	movne	r3, #1
 80016f6:	2300      	moveq	r3, #0
 80016f8:	71bb      	strb	r3, [r7, #6]
    return status;
 80016fa:	79bb      	ldrb	r3, [r7, #6]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <getMeasurementStatus>:
 * Bit2 = TSD
 * Bit1 = AZ
 * Bit0 = ADATA
 */
bool getMeasurementStatus(uint8_t bit)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
	uint8_t status7 = AS7421_readRegister(STATUS_7);
 800170e:	2077      	movs	r0, #119	; 0x77
 8001710:	f7ff fa52 	bl	8000bb8 <AS7421_readRegister>
 8001714:	4603      	mov	r3, r0
 8001716:	73fb      	strb	r3, [r7, #15]
	if (bit > 7)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	2b07      	cmp	r3, #7
 800171c:	d904      	bls.n	8001728 <getMeasurementStatus+0x24>
	{
		printf("Bit is not within range of 0-7 of STATUS_7 register \n\r");
 800171e:	480a      	ldr	r0, [pc, #40]	; (8001748 <getMeasurementStatus+0x44>)
 8001720:	f001 fe0e 	bl	8003340 <iprintf>
		return 0;
 8001724:	2300      	movs	r3, #0
 8001726:	e00b      	b.n	8001740 <getMeasurementStatus+0x3c>
	}
    bool status = (status7 & (1U << bit)) != 0; // Isolate a bit and check its status
 8001728:	7bfa      	ldrb	r2, [r7, #15]
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	fa22 f303 	lsr.w	r3, r2, r3
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	2b00      	cmp	r3, #0
 8001736:	bf14      	ite	ne
 8001738:	2301      	movne	r3, #1
 800173a:	2300      	moveq	r3, #0
 800173c:	73bb      	strb	r3, [r7, #14]
	return status;
 800173e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	080052d0 	.word	0x080052d0

0800174c <recordChannelData>:

// Helper function to record channel data
uint16_t recordChannelData(uint8_t addr)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0};
 8001756:	2300      	movs	r3, #0
 8001758:	81bb      	strh	r3, [r7, #12]
	AS7421_readRegisters(addr, 2, data);
 800175a:	f107 020c 	add.w	r2, r7, #12
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	2102      	movs	r1, #2
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fa3b 	bl	8000bde <AS7421_readRegisters>

	// Combine the two bytes into a 16-bit value
	return ((uint16_t)data[1] << 8) | data[0];
 8001768:	7b7b      	ldrb	r3, [r7, #13]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	b21a      	sxth	r2, r3
 800176e:	7b3b      	ldrb	r3, [r7, #12]
 8001770:	b21b      	sxth	r3, r3
 8001772:	4313      	orrs	r3, r2
 8001774:	b21b      	sxth	r3, r3
 8001776:	b29b      	uxth	r3, r3
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <getChannel1>:

/* Integration Cycle A */
uint16_t getChannel1()
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	return recordChannelData(CH1_DATA);
 8001784:	2082      	movs	r0, #130	; 0x82
 8001786:	f7ff ffe1 	bl	800174c <recordChannelData>
 800178a:	4603      	mov	r3, r0
}
 800178c:	4618      	mov	r0, r3
 800178e:	bd80      	pop	{r7, pc}

08001790 <getChannel48>:
uint16_t getChannel48()
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	return recordChannelData(CH48_DATA);
 8001794:	20e0      	movs	r0, #224	; 0xe0
 8001796:	f7ff ffd9 	bl	800174c <recordChannelData>
 800179a:	4603      	mov	r3, r0
}
 800179c:	4618      	mov	r0, r3
 800179e:	bd80      	pop	{r7, pc}

080017a0 <getChannel2>:
uint16_t getChannel2()
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
	return recordChannelData(CH2_DATA);
 80017a4:	2084      	movs	r0, #132	; 0x84
 80017a6:	f7ff ffd1 	bl	800174c <recordChannelData>
 80017aa:	4603      	mov	r3, r0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <getChannel34>:
uint16_t getChannel34()
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	return recordChannelData(CH34_DATA);
 80017b4:	20c4      	movs	r0, #196	; 0xc4
 80017b6:	f7ff ffc9 	bl	800174c <recordChannelData>
 80017ba:	4603      	mov	r3, r0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	bd80      	pop	{r7, pc}

080017c0 <getChannel16>:
uint16_t getChannel16()
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	return recordChannelData(CH16_DATA);
 80017c4:	20a0      	movs	r0, #160	; 0xa0
 80017c6:	f7ff ffc1 	bl	800174c <recordChannelData>
 80017ca:	4603      	mov	r3, r0

}
 80017cc:	4618      	mov	r0, r3
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <getChannel32>:
uint16_t getChannel32()
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
	return recordChannelData(CH32_DATA);
 80017d4:	20c0      	movs	r0, #192	; 0xc0
 80017d6:	f7ff ffb9 	bl	800174c <recordChannelData>
 80017da:	4603      	mov	r3, r0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	bd80      	pop	{r7, pc}

080017e0 <getChannel18>:
uint16_t getChannel18()
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	return recordChannelData(CH18_DATA);
 80017e4:	20a4      	movs	r0, #164	; 0xa4
 80017e6:	f7ff ffb1 	bl	800174c <recordChannelData>
 80017ea:	4603      	mov	r3, r0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <getChannel51>:
uint16_t getChannel51()
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	return recordChannelData(CH51_DATA);
 80017f4:	20e6      	movs	r0, #230	; 0xe6
 80017f6:	f7ff ffa9 	bl	800174c <recordChannelData>
 80017fa:	4603      	mov	r3, r0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	bd80      	pop	{r7, pc}

08001800 <getChannel4>:

//Next 8 PDs
uint16_t getChannel4()
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
	return recordChannelData(CH4_DATA);
 8001804:	2088      	movs	r0, #136	; 0x88
 8001806:	f7ff ffa1 	bl	800174c <recordChannelData>
 800180a:	4603      	mov	r3, r0
}
 800180c:	4618      	mov	r0, r3
 800180e:	bd80      	pop	{r7, pc}

08001810 <getChannel49>:
uint16_t getChannel49()
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
	return recordChannelData(CH49_DATA);
 8001814:	20e2      	movs	r0, #226	; 0xe2
 8001816:	f7ff ff99 	bl	800174c <recordChannelData>
 800181a:	4603      	mov	r3, r0
}
 800181c:	4618      	mov	r0, r3
 800181e:	bd80      	pop	{r7, pc}

08001820 <getChannel3>:
uint16_t getChannel3()
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	return recordChannelData(CH3_DATA);
 8001824:	2086      	movs	r0, #134	; 0x86
 8001826:	f7ff ff91 	bl	800174c <recordChannelData>
 800182a:	4603      	mov	r3, r0
}
 800182c:	4618      	mov	r0, r3
 800182e:	bd80      	pop	{r7, pc}

08001830 <getChannel35>:
uint16_t getChannel35()
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	return recordChannelData(CH35_DATA);
 8001834:	20c6      	movs	r0, #198	; 0xc6
 8001836:	f7ff ff89 	bl	800174c <recordChannelData>
 800183a:	4603      	mov	r3, r0

}
 800183c:	4618      	mov	r0, r3
 800183e:	bd80      	pop	{r7, pc}

08001840 <getChannel17>:
uint16_t getChannel17()
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
	return recordChannelData(CH17_DATA);
 8001844:	20a2      	movs	r0, #162	; 0xa2
 8001846:	f7ff ff81 	bl	800174c <recordChannelData>
 800184a:	4603      	mov	r3, r0
}
 800184c:	4618      	mov	r0, r3
 800184e:	bd80      	pop	{r7, pc}

08001850 <getChannel33>:
uint16_t getChannel33()
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	return recordChannelData(CH33_DATA);
 8001854:	20c2      	movs	r0, #194	; 0xc2
 8001856:	f7ff ff79 	bl	800174c <recordChannelData>
 800185a:	4603      	mov	r3, r0
}
 800185c:	4618      	mov	r0, r3
 800185e:	bd80      	pop	{r7, pc}

08001860 <getChannel19>:
uint16_t getChannel19()
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	return recordChannelData(CH19_DATA);
 8001864:	20a6      	movs	r0, #166	; 0xa6
 8001866:	f7ff ff71 	bl	800174c <recordChannelData>
 800186a:	4603      	mov	r3, r0
}
 800186c:	4618      	mov	r0, r3
 800186e:	bd80      	pop	{r7, pc}

08001870 <getChannel54>:
uint16_t getChannel54()
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	return recordChannelData(CH54_DATA);
 8001874:	20ec      	movs	r0, #236	; 0xec
 8001876:	f7ff ff69 	bl	800174c <recordChannelData>
 800187a:	4603      	mov	r3, r0
}
 800187c:	4618      	mov	r0, r3
 800187e:	bd80      	pop	{r7, pc}

08001880 <getChannel0>:

/* Integration Cycle B */
uint16_t getChannel0()
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	return recordChannelData(CH0_DATA);
 8001884:	2080      	movs	r0, #128	; 0x80
 8001886:	f7ff ff61 	bl	800174c <recordChannelData>
 800188a:	4603      	mov	r3, r0
}
 800188c:	4618      	mov	r0, r3
 800188e:	bd80      	pop	{r7, pc}

08001890 <getChannel13>:
uint16_t getChannel13()
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	return recordChannelData(CH13_DATA);
 8001894:	209a      	movs	r0, #154	; 0x9a
 8001896:	f7ff ff59 	bl	800174c <recordChannelData>
 800189a:	4603      	mov	r3, r0
}
 800189c:	4618      	mov	r0, r3
 800189e:	bd80      	pop	{r7, pc}

080018a0 <getChannel50>:
uint16_t getChannel50()
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	return recordChannelData(CH50_DATA);
 80018a4:	20e4      	movs	r0, #228	; 0xe4
 80018a6:	f7ff ff51 	bl	800174c <recordChannelData>
 80018aa:	4603      	mov	r3, r0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <getChannel63>:
uint16_t getChannel63()
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
	return recordChannelData(CH63_DATA);
 80018b4:	20fe      	movs	r0, #254	; 0xfe
 80018b6:	f7ff ff49 	bl	800174c <recordChannelData>
 80018ba:	4603      	mov	r3, r0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	bd80      	pop	{r7, pc}

080018c0 <getChannel52>:
uint16_t getChannel52()
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
	return recordChannelData(CH52_DATA);
 80018c4:	20e8      	movs	r0, #232	; 0xe8
 80018c6:	f7ff ff41 	bl	800174c <recordChannelData>
 80018ca:	4603      	mov	r3, r0
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <getChannel6>:
uint16_t getChannel6()
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	return recordChannelData(CH6_DATA);
 80018d4:	208c      	movs	r0, #140	; 0x8c
 80018d6:	f7ff ff39 	bl	800174c <recordChannelData>
 80018da:	4603      	mov	r3, r0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	bd80      	pop	{r7, pc}

080018e0 <getChannel38>:
uint16_t getChannel38()
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	return recordChannelData(CH38_DATA);
 80018e4:	20cc      	movs	r0, #204	; 0xcc
 80018e6:	f7ff ff31 	bl	800174c <recordChannelData>
 80018ea:	4603      	mov	r3, r0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <getChannel20>:
uint16_t getChannel20()
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	return recordChannelData(CH20_DATA);
 80018f4:	20a8      	movs	r0, #168	; 0xa8
 80018f6:	f7ff ff29 	bl	800174c <recordChannelData>
 80018fa:	4603      	mov	r3, r0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	bd80      	pop	{r7, pc}

08001900 <getChannel36>:

//Next 8 PDs
uint16_t getChannel36()
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	return recordChannelData(CH36_DATA);
 8001904:	20c8      	movs	r0, #200	; 0xc8
 8001906:	f7ff ff21 	bl	800174c <recordChannelData>
 800190a:	4603      	mov	r3, r0
}
 800190c:	4618      	mov	r0, r3
 800190e:	bd80      	pop	{r7, pc}

08001910 <getChannel22>:
uint16_t getChannel22()
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
	return recordChannelData(CH22_DATA);
 8001914:	20ac      	movs	r0, #172	; 0xac
 8001916:	f7ff ff19 	bl	800174c <recordChannelData>
 800191a:	4603      	mov	r3, r0
}
 800191c:	4618      	mov	r0, r3
 800191e:	bd80      	pop	{r7, pc}

08001920 <getChannel55>:
uint16_t getChannel55()
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	return recordChannelData(CH55_DATA);
 8001924:	20ee      	movs	r0, #238	; 0xee
 8001926:	f7ff ff11 	bl	800174c <recordChannelData>
 800192a:	4603      	mov	r3, r0
}
 800192c:	4618      	mov	r0, r3
 800192e:	bd80      	pop	{r7, pc}

08001930 <getChannel5>:
uint16_t getChannel5()
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	return recordChannelData(CH5_DATA);
 8001934:	208a      	movs	r0, #138	; 0x8a
 8001936:	f7ff ff09 	bl	800174c <recordChannelData>
 800193a:	4603      	mov	r3, r0
}
 800193c:	4618      	mov	r0, r3
 800193e:	bd80      	pop	{r7, pc}

08001940 <getChannel53>:
uint16_t getChannel53()
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	return recordChannelData(CH53_DATA);
 8001944:	20ea      	movs	r0, #234	; 0xea
 8001946:	f7ff ff01 	bl	800174c <recordChannelData>
 800194a:	4603      	mov	r3, r0
}
 800194c:	4618      	mov	r0, r3
 800194e:	bd80      	pop	{r7, pc}

08001950 <getChannel7>:
uint16_t getChannel7()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
	return recordChannelData(CH7_DATA);
 8001954:	208e      	movs	r0, #142	; 0x8e
 8001956:	f7ff fef9 	bl	800174c <recordChannelData>
 800195a:	4603      	mov	r3, r0
}
 800195c:	4618      	mov	r0, r3
 800195e:	bd80      	pop	{r7, pc}

08001960 <getChannel39>:
uint16_t getChannel39()
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	return recordChannelData(CH39_DATA);
 8001964:	20ce      	movs	r0, #206	; 0xce
 8001966:	f7ff fef1 	bl	800174c <recordChannelData>
 800196a:	4603      	mov	r3, r0
}
 800196c:	4618      	mov	r0, r3
 800196e:	bd80      	pop	{r7, pc}

08001970 <getChannel21>:
uint16_t getChannel21()
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	return recordChannelData(CH21_DATA);
 8001974:	20aa      	movs	r0, #170	; 0xaa
 8001976:	f7ff fee9 	bl	800174c <recordChannelData>
 800197a:	4603      	mov	r3, r0
}
 800197c:	4618      	mov	r0, r3
 800197e:	bd80      	pop	{r7, pc}

08001980 <getChannel37>:

/* Integration Cycle C */
uint16_t getChannel37()
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
	return recordChannelData(CH37_DATA);
 8001984:	20ca      	movs	r0, #202	; 0xca
 8001986:	f7ff fee1 	bl	800174c <recordChannelData>
 800198a:	4603      	mov	r3, r0
}
 800198c:	4618      	mov	r0, r3
 800198e:	bd80      	pop	{r7, pc}

08001990 <getChannel23>:
uint16_t getChannel23()
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	return recordChannelData(CH23_DATA);
 8001994:	20ae      	movs	r0, #174	; 0xae
 8001996:	f7ff fed9 	bl	800174c <recordChannelData>
 800199a:	4603      	mov	r3, r0
}
 800199c:	4618      	mov	r0, r3
 800199e:	bd80      	pop	{r7, pc}

080019a0 <getChannel40>:
uint16_t getChannel40()
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
	return recordChannelData(CH40_DATA);
 80019a4:	20d0      	movs	r0, #208	; 0xd0
 80019a6:	f7ff fed1 	bl	800174c <recordChannelData>
 80019aa:	4603      	mov	r3, r0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <getChannel26>:
uint16_t getChannel26()
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
	return recordChannelData(CH26_DATA);
 80019b4:	20b4      	movs	r0, #180	; 0xb4
 80019b6:	f7ff fec9 	bl	800174c <recordChannelData>
 80019ba:	4603      	mov	r3, r0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	bd80      	pop	{r7, pc}

080019c0 <getChannel42>:
uint16_t getChannel42()
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	return recordChannelData(CH42_DATA);
 80019c4:	20d4      	movs	r0, #212	; 0xd4
 80019c6:	f7ff fec1 	bl	800174c <recordChannelData>
 80019ca:	4603      	mov	r3, r0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <getChannel24>:
uint16_t getChannel24()
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
	return recordChannelData(CH24_DATA);
 80019d4:	20b0      	movs	r0, #176	; 0xb0
 80019d6:	f7ff feb9 	bl	800174c <recordChannelData>
 80019da:	4603      	mov	r3, r0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	bd80      	pop	{r7, pc}

080019e0 <getChannel56>:
uint16_t getChannel56()
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	return recordChannelData(CH56_DATA);
 80019e4:	20f0      	movs	r0, #240	; 0xf0
 80019e6:	f7ff feb1 	bl	800174c <recordChannelData>
 80019ea:	4603      	mov	r3, r0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <getChannel10>:
uint16_t getChannel10()
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	return recordChannelData(CH10_DATA);
 80019f4:	2094      	movs	r0, #148	; 0x94
 80019f6:	f7ff fea9 	bl	800174c <recordChannelData>
 80019fa:	4603      	mov	r3, r0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <getChannel58>:

//Next 8 PDs
uint16_t getChannel58()
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	return recordChannelData(CH58_DATA);
 8001a04:	20f4      	movs	r0, #244	; 0xf4
 8001a06:	f7ff fea1 	bl	800174c <recordChannelData>
 8001a0a:	4603      	mov	r3, r0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <getChannel8>:
uint16_t getChannel8()
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	return recordChannelData(CH8_DATA);
 8001a14:	2090      	movs	r0, #144	; 0x90
 8001a16:	f7ff fe99 	bl	800174c <recordChannelData>
 8001a1a:	4603      	mov	r3, r0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <getChannel41>:
uint16_t getChannel41()
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
	return recordChannelData(CH41_DATA);
 8001a24:	20d2      	movs	r0, #210	; 0xd2
 8001a26:	f7ff fe91 	bl	800174c <recordChannelData>
 8001a2a:	4603      	mov	r3, r0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <getChannel27>:
uint16_t getChannel27()
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	return recordChannelData(CH27_DATA);
 8001a34:	20b6      	movs	r0, #182	; 0xb6
 8001a36:	f7ff fe89 	bl	800174c <recordChannelData>
 8001a3a:	4603      	mov	r3, r0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <getChannel43>:
uint16_t getChannel43()
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	return recordChannelData(CH43_DATA);
 8001a44:	20d6      	movs	r0, #214	; 0xd6
 8001a46:	f7ff fe81 	bl	800174c <recordChannelData>
 8001a4a:	4603      	mov	r3, r0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <getChannel25>:
uint16_t getChannel25()
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	return recordChannelData(CH25_DATA);
 8001a54:	20b2      	movs	r0, #178	; 0xb2
 8001a56:	f7ff fe79 	bl	800174c <recordChannelData>
 8001a5a:	4603      	mov	r3, r0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <getChannel57>:
uint16_t getChannel57()
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	return recordChannelData(CH57_DATA);
 8001a64:	20f2      	movs	r0, #242	; 0xf2
 8001a66:	f7ff fe71 	bl	800174c <recordChannelData>
 8001a6a:	4603      	mov	r3, r0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <getChannel11>:
uint16_t getChannel11()
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	return recordChannelData(CH11_DATA);
 8001a74:	2096      	movs	r0, #150	; 0x96
 8001a76:	f7ff fe69 	bl	800174c <recordChannelData>
 8001a7a:	4603      	mov	r3, r0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <getChannel59>:

/* Integration Cycle D */
uint16_t getChannel59()
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	return recordChannelData(CH59_DATA);
 8001a84:	20f6      	movs	r0, #246	; 0xf6
 8001a86:	f7ff fe61 	bl	800174c <recordChannelData>
 8001a8a:	4603      	mov	r3, r0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <getChannel9>:
uint16_t getChannel9()
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	return recordChannelData(CH9_DATA);
 8001a94:	2092      	movs	r0, #146	; 0x92
 8001a96:	f7ff fe59 	bl	800174c <recordChannelData>
 8001a9a:	4603      	mov	r3, r0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <getChannel44>:
uint16_t getChannel44()
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	return recordChannelData(CH44_DATA);
 8001aa4:	20d8      	movs	r0, #216	; 0xd8
 8001aa6:	f7ff fe51 	bl	800174c <recordChannelData>
 8001aaa:	4603      	mov	r3, r0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <getChannel30>:
uint16_t getChannel30()
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	return recordChannelData(CH30_DATA);
 8001ab4:	20bc      	movs	r0, #188	; 0xbc
 8001ab6:	f7ff fe49 	bl	800174c <recordChannelData>
 8001aba:	4603      	mov	r3, r0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <getChannel46>:
uint16_t getChannel46()
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
	return recordChannelData(CH46_DATA);
 8001ac4:	20dc      	movs	r0, #220	; 0xdc
 8001ac6:	f7ff fe41 	bl	800174c <recordChannelData>
 8001aca:	4603      	mov	r3, r0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <getChannel28>:
uint16_t getChannel28()
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	return recordChannelData(CH28_DATA);
 8001ad4:	20b8      	movs	r0, #184	; 0xb8
 8001ad6:	f7ff fe39 	bl	800174c <recordChannelData>
 8001ada:	4603      	mov	r3, r0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <getChannel60>:
uint16_t getChannel60()
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	return recordChannelData(CH60_DATA);
 8001ae4:	20f8      	movs	r0, #248	; 0xf8
 8001ae6:	f7ff fe31 	bl	800174c <recordChannelData>
 8001aea:	4603      	mov	r3, r0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <getChannel14>:
uint16_t getChannel14()
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	return recordChannelData(CH14_DATA);
 8001af4:	209c      	movs	r0, #156	; 0x9c
 8001af6:	f7ff fe29 	bl	800174c <recordChannelData>
 8001afa:	4603      	mov	r3, r0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <getChannel62>:

//Next 8 PDs
uint16_t getChannel62()
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	return recordChannelData(CH62_DATA);
 8001b04:	20fc      	movs	r0, #252	; 0xfc
 8001b06:	f7ff fe21 	bl	800174c <recordChannelData>
 8001b0a:	4603      	mov	r3, r0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <getChannel12>:
uint16_t getChannel12()
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	return recordChannelData(CH12_DATA);
 8001b14:	2098      	movs	r0, #152	; 0x98
 8001b16:	f7ff fe19 	bl	800174c <recordChannelData>
 8001b1a:	4603      	mov	r3, r0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <getChannel45>:
uint16_t getChannel45()
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	return recordChannelData(CH45_DATA);
 8001b24:	20da      	movs	r0, #218	; 0xda
 8001b26:	f7ff fe11 	bl	800174c <recordChannelData>
 8001b2a:	4603      	mov	r3, r0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <getChannel31>:
uint16_t getChannel31()
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	return recordChannelData(CH31_DATA);
 8001b34:	20be      	movs	r0, #190	; 0xbe
 8001b36:	f7ff fe09 	bl	800174c <recordChannelData>
 8001b3a:	4603      	mov	r3, r0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <getChannel47>:
uint16_t getChannel47()
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	return recordChannelData(CH47_DATA);
 8001b44:	20de      	movs	r0, #222	; 0xde
 8001b46:	f7ff fe01 	bl	800174c <recordChannelData>
 8001b4a:	4603      	mov	r3, r0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <getChannel29>:
uint16_t getChannel29()
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
	return recordChannelData(CH29_DATA);
 8001b54:	20ba      	movs	r0, #186	; 0xba
 8001b56:	f7ff fdf9 	bl	800174c <recordChannelData>
 8001b5a:	4603      	mov	r3, r0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <getChannel61>:
uint16_t getChannel61()
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	return recordChannelData(CH61_DATA);
 8001b64:	20fa      	movs	r0, #250	; 0xfa
 8001b66:	f7ff fdf1 	bl	800174c <recordChannelData>
 8001b6a:	4603      	mov	r3, r0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <getChannel15>:
uint16_t getChannel15()
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
	return recordChannelData(CH15_DATA);
 8001b74:	209e      	movs	r0, #158	; 0x9e
 8001b76:	f7ff fde9 	bl	800174c <recordChannelData>
 8001b7a:	4603      	mov	r3, r0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <getAllSpectralData>:


void getAllSpectralData(uint16_t arr[CHANNELSIZE])
{
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	/* Integration Cycle A */
	arr[0] = getChannel1();
 8001b88:	f7ff fdfa 	bl	8001780 <getChannel1>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	461a      	mov	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	801a      	strh	r2, [r3, #0]
	arr[1] = getChannel48();
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	1c9c      	adds	r4, r3, #2
 8001b98:	f7ff fdfa 	bl	8001790 <getChannel48>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	8023      	strh	r3, [r4, #0]
	arr[2] = getChannel2();
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	1d1c      	adds	r4, r3, #4
 8001ba4:	f7ff fdfc 	bl	80017a0 <getChannel2>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	8023      	strh	r3, [r4, #0]
	arr[3] = getChannel34();
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	1d9c      	adds	r4, r3, #6
 8001bb0:	f7ff fdfe 	bl	80017b0 <getChannel34>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	8023      	strh	r3, [r4, #0]
	arr[4] = getChannel16();
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f103 0408 	add.w	r4, r3, #8
 8001bbe:	f7ff fdff 	bl	80017c0 <getChannel16>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	8023      	strh	r3, [r4, #0]
	arr[5] = getChannel32();
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f103 040a 	add.w	r4, r3, #10
 8001bcc:	f7ff fe00 	bl	80017d0 <getChannel32>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	8023      	strh	r3, [r4, #0]
	arr[6] = getChannel18();
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f103 040c 	add.w	r4, r3, #12
 8001bda:	f7ff fe01 	bl	80017e0 <getChannel18>
 8001bde:	4603      	mov	r3, r0
 8001be0:	8023      	strh	r3, [r4, #0]
	arr[7] = getChannel51();
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f103 040e 	add.w	r4, r3, #14
 8001be8:	f7ff fe02 	bl	80017f0 <getChannel51>
 8001bec:	4603      	mov	r3, r0
 8001bee:	8023      	strh	r3, [r4, #0]

	arr[8] = getChannel4();
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f103 0410 	add.w	r4, r3, #16
 8001bf6:	f7ff fe03 	bl	8001800 <getChannel4>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	8023      	strh	r3, [r4, #0]
	arr[9] = getChannel49();
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f103 0412 	add.w	r4, r3, #18
 8001c04:	f7ff fe04 	bl	8001810 <getChannel49>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	8023      	strh	r3, [r4, #0]
	arr[10] = getChannel3();
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f103 0414 	add.w	r4, r3, #20
 8001c12:	f7ff fe05 	bl	8001820 <getChannel3>
 8001c16:	4603      	mov	r3, r0
 8001c18:	8023      	strh	r3, [r4, #0]
	arr[11] = getChannel35();
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f103 0416 	add.w	r4, r3, #22
 8001c20:	f7ff fe06 	bl	8001830 <getChannel35>
 8001c24:	4603      	mov	r3, r0
 8001c26:	8023      	strh	r3, [r4, #0]
	arr[12] = getChannel17();
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f103 0418 	add.w	r4, r3, #24
 8001c2e:	f7ff fe07 	bl	8001840 <getChannel17>
 8001c32:	4603      	mov	r3, r0
 8001c34:	8023      	strh	r3, [r4, #0]
	arr[13] = getChannel33();
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f103 041a 	add.w	r4, r3, #26
 8001c3c:	f7ff fe08 	bl	8001850 <getChannel33>
 8001c40:	4603      	mov	r3, r0
 8001c42:	8023      	strh	r3, [r4, #0]
	arr[14] = getChannel19();
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f103 041c 	add.w	r4, r3, #28
 8001c4a:	f7ff fe09 	bl	8001860 <getChannel19>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	8023      	strh	r3, [r4, #0]
	arr[15] = getChannel54();
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f103 041e 	add.w	r4, r3, #30
 8001c58:	f7ff fe0a 	bl	8001870 <getChannel54>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle B */
	arr[16] = getChannel0();
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f103 0420 	add.w	r4, r3, #32
 8001c66:	f7ff fe0b 	bl	8001880 <getChannel0>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	8023      	strh	r3, [r4, #0]
	arr[17] = getChannel13();
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f103 0422 	add.w	r4, r3, #34	; 0x22
 8001c74:	f7ff fe0c 	bl	8001890 <getChannel13>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	8023      	strh	r3, [r4, #0]
	arr[18] = getChannel50();
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8001c82:	f7ff fe0d 	bl	80018a0 <getChannel50>
 8001c86:	4603      	mov	r3, r0
 8001c88:	8023      	strh	r3, [r4, #0]
	arr[19] = getChannel63();
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f103 0426 	add.w	r4, r3, #38	; 0x26
 8001c90:	f7ff fe0e 	bl	80018b0 <getChannel63>
 8001c94:	4603      	mov	r3, r0
 8001c96:	8023      	strh	r3, [r4, #0]
	arr[20] = getChannel52();
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8001c9e:	f7ff fe0f 	bl	80018c0 <getChannel52>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	8023      	strh	r3, [r4, #0]
	arr[21] = getChannel6();
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f103 042a 	add.w	r4, r3, #42	; 0x2a
 8001cac:	f7ff fe10 	bl	80018d0 <getChannel6>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	8023      	strh	r3, [r4, #0]
	arr[22] = getChannel38();
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f103 042c 	add.w	r4, r3, #44	; 0x2c
 8001cba:	f7ff fe11 	bl	80018e0 <getChannel38>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	8023      	strh	r3, [r4, #0]
	arr[23] = getChannel20();
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f103 042e 	add.w	r4, r3, #46	; 0x2e
 8001cc8:	f7ff fe12 	bl	80018f0 <getChannel20>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	8023      	strh	r3, [r4, #0]

	arr[24] = getChannel36();
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001cd6:	f7ff fe13 	bl	8001900 <getChannel36>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	8023      	strh	r3, [r4, #0]
	arr[25] = getChannel22();
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8001ce4:	f7ff fe14 	bl	8001910 <getChannel22>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	8023      	strh	r3, [r4, #0]
	arr[26] = getChannel55();
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f103 0434 	add.w	r4, r3, #52	; 0x34
 8001cf2:	f7ff fe15 	bl	8001920 <getChannel55>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	8023      	strh	r3, [r4, #0]
	arr[27] = getChannel5();
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f103 0436 	add.w	r4, r3, #54	; 0x36
 8001d00:	f7ff fe16 	bl	8001930 <getChannel5>
 8001d04:	4603      	mov	r3, r0
 8001d06:	8023      	strh	r3, [r4, #0]
	arr[28] = getChannel53();
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8001d0e:	f7ff fe17 	bl	8001940 <getChannel53>
 8001d12:	4603      	mov	r3, r0
 8001d14:	8023      	strh	r3, [r4, #0]
	arr[29] = getChannel7();
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f103 043a 	add.w	r4, r3, #58	; 0x3a
 8001d1c:	f7ff fe18 	bl	8001950 <getChannel7>
 8001d20:	4603      	mov	r3, r0
 8001d22:	8023      	strh	r3, [r4, #0]
	arr[30] = getChannel39();
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 8001d2a:	f7ff fe19 	bl	8001960 <getChannel39>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	8023      	strh	r3, [r4, #0]
	arr[31] = getChannel21();
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f103 043e 	add.w	r4, r3, #62	; 0x3e
 8001d38:	f7ff fe1a 	bl	8001970 <getChannel21>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle C */
	arr[32] = getChannel37();
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001d46:	f7ff fe1b 	bl	8001980 <getChannel37>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	8023      	strh	r3, [r4, #0]
	arr[33] = getChannel23();
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f103 0442 	add.w	r4, r3, #66	; 0x42
 8001d54:	f7ff fe1c 	bl	8001990 <getChannel23>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	8023      	strh	r3, [r4, #0]
	arr[34] = getChannel40();
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8001d62:	f7ff fe1d 	bl	80019a0 <getChannel40>
 8001d66:	4603      	mov	r3, r0
 8001d68:	8023      	strh	r3, [r4, #0]
	arr[35] = getChannel26();
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f103 0446 	add.w	r4, r3, #70	; 0x46
 8001d70:	f7ff fe1e 	bl	80019b0 <getChannel26>
 8001d74:	4603      	mov	r3, r0
 8001d76:	8023      	strh	r3, [r4, #0]
	arr[36] = getChannel42();
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8001d7e:	f7ff fe1f 	bl	80019c0 <getChannel42>
 8001d82:	4603      	mov	r3, r0
 8001d84:	8023      	strh	r3, [r4, #0]
	arr[37] = getChannel24();
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f103 044a 	add.w	r4, r3, #74	; 0x4a
 8001d8c:	f7ff fe20 	bl	80019d0 <getChannel24>
 8001d90:	4603      	mov	r3, r0
 8001d92:	8023      	strh	r3, [r4, #0]
	arr[38] = getChannel56();
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f103 044c 	add.w	r4, r3, #76	; 0x4c
 8001d9a:	f7ff fe21 	bl	80019e0 <getChannel56>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	8023      	strh	r3, [r4, #0]
	arr[39] = getChannel10();
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f103 044e 	add.w	r4, r3, #78	; 0x4e
 8001da8:	f7ff fe22 	bl	80019f0 <getChannel10>
 8001dac:	4603      	mov	r3, r0
 8001dae:	8023      	strh	r3, [r4, #0]

	arr[40] = getChannel58();
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8001db6:	f7ff fe23 	bl	8001a00 <getChannel58>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	8023      	strh	r3, [r4, #0]
	arr[41] = getChannel8();
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f103 0452 	add.w	r4, r3, #82	; 0x52
 8001dc4:	f7ff fe24 	bl	8001a10 <getChannel8>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	8023      	strh	r3, [r4, #0]
	arr[42] = getChannel41();
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f103 0454 	add.w	r4, r3, #84	; 0x54
 8001dd2:	f7ff fe25 	bl	8001a20 <getChannel41>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	8023      	strh	r3, [r4, #0]
	arr[43] = getChannel27();
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f103 0456 	add.w	r4, r3, #86	; 0x56
 8001de0:	f7ff fe26 	bl	8001a30 <getChannel27>
 8001de4:	4603      	mov	r3, r0
 8001de6:	8023      	strh	r3, [r4, #0]
	arr[44] = getChannel43();
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f103 0458 	add.w	r4, r3, #88	; 0x58
 8001dee:	f7ff fe27 	bl	8001a40 <getChannel43>
 8001df2:	4603      	mov	r3, r0
 8001df4:	8023      	strh	r3, [r4, #0]
	arr[45] = getChannel25();
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f103 045a 	add.w	r4, r3, #90	; 0x5a
 8001dfc:	f7ff fe28 	bl	8001a50 <getChannel25>
 8001e00:	4603      	mov	r3, r0
 8001e02:	8023      	strh	r3, [r4, #0]
	arr[46] = getChannel57();
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 8001e0a:	f7ff fe29 	bl	8001a60 <getChannel57>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	8023      	strh	r3, [r4, #0]
	arr[47] = getChannel11();
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f103 045e 	add.w	r4, r3, #94	; 0x5e
 8001e18:	f7ff fe2a 	bl	8001a70 <getChannel11>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle D */
	arr[48] = getChannel59();
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8001e26:	f7ff fe2b 	bl	8001a80 <getChannel59>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	8023      	strh	r3, [r4, #0]
	arr[49] = getChannel9();
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f103 0462 	add.w	r4, r3, #98	; 0x62
 8001e34:	f7ff fe2c 	bl	8001a90 <getChannel9>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	8023      	strh	r3, [r4, #0]
	arr[50] = getChannel44();
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8001e42:	f7ff fe2d 	bl	8001aa0 <getChannel44>
 8001e46:	4603      	mov	r3, r0
 8001e48:	8023      	strh	r3, [r4, #0]
	arr[51] = getChannel30();
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f103 0466 	add.w	r4, r3, #102	; 0x66
 8001e50:	f7ff fe2e 	bl	8001ab0 <getChannel30>
 8001e54:	4603      	mov	r3, r0
 8001e56:	8023      	strh	r3, [r4, #0]
	arr[52] = getChannel46();
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f103 0468 	add.w	r4, r3, #104	; 0x68
 8001e5e:	f7ff fe2f 	bl	8001ac0 <getChannel46>
 8001e62:	4603      	mov	r3, r0
 8001e64:	8023      	strh	r3, [r4, #0]
	arr[53] = getChannel28();
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f103 046a 	add.w	r4, r3, #106	; 0x6a
 8001e6c:	f7ff fe30 	bl	8001ad0 <getChannel28>
 8001e70:	4603      	mov	r3, r0
 8001e72:	8023      	strh	r3, [r4, #0]
	arr[54] = getChannel60();
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 8001e7a:	f7ff fe31 	bl	8001ae0 <getChannel60>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	8023      	strh	r3, [r4, #0]
	arr[55] = getChannel14();
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8001e88:	f7ff fe32 	bl	8001af0 <getChannel14>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	8023      	strh	r3, [r4, #0]

	arr[56] = getChannel62();
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001e96:	f7ff fe33 	bl	8001b00 <getChannel62>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	8023      	strh	r3, [r4, #0]
	arr[57] = getChannel12();
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f103 0472 	add.w	r4, r3, #114	; 0x72
 8001ea4:	f7ff fe34 	bl	8001b10 <getChannel12>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	8023      	strh	r3, [r4, #0]
	arr[58] = getChannel45();
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f103 0474 	add.w	r4, r3, #116	; 0x74
 8001eb2:	f7ff fe35 	bl	8001b20 <getChannel45>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	8023      	strh	r3, [r4, #0]
	arr[59] = getChannel31();
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f103 0476 	add.w	r4, r3, #118	; 0x76
 8001ec0:	f7ff fe36 	bl	8001b30 <getChannel31>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	8023      	strh	r3, [r4, #0]
	arr[60] = getChannel47();
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8001ece:	f7ff fe37 	bl	8001b40 <getChannel47>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	8023      	strh	r3, [r4, #0]
	arr[61] = getChannel29();
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f103 047a 	add.w	r4, r3, #122	; 0x7a
 8001edc:	f7ff fe38 	bl	8001b50 <getChannel29>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	8023      	strh	r3, [r4, #0]
	arr[62] = getChannel61();
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8001eea:	f7ff fe39 	bl	8001b60 <getChannel61>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	8023      	strh	r3, [r4, #0]
	arr[63] = getChannel15();
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f103 047e 	add.w	r4, r3, #126	; 0x7e
 8001ef8:	f7ff fe3a 	bl	8001b70 <getChannel15>
 8001efc:	4603      	mov	r3, r0
 8001efe:	8023      	strh	r3, [r4, #0]
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd90      	pop	{r4, r7, pc}

08001f08 <recordTemperatures>:
//}


// Helper function to record temperature data
uint16_t recordTemperatures(uint8_t addr)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0};
 8001f12:	2300      	movs	r3, #0
 8001f14:	81bb      	strh	r3, [r7, #12]
	AS7421_readRegisters(addr, 2, data);
 8001f16:	f107 020c 	add.w	r2, r7, #12
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	2102      	movs	r1, #2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fe5d 	bl	8000bde <AS7421_readRegisters>

	// Combine the two bytes into a 16-bit value
	return ((uint16_t)data[1] << 8) | data[0];
 8001f24:	7b7b      	ldrb	r3, [r7, #13]
 8001f26:	021b      	lsls	r3, r3, #8
 8001f28:	b21a      	sxth	r2, r3
 8001f2a:	7b3b      	ldrb	r3, [r7, #12]
 8001f2c:	b21b      	sxth	r3, r3
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	b21b      	sxth	r3, r3
 8001f32:	b29b      	uxth	r3, r3
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3710      	adds	r7, #16
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <getTemp_IntA>:

uint16_t getTemp_IntA()
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPA);
 8001f40:	2078      	movs	r0, #120	; 0x78
 8001f42:	f7ff ffe1 	bl	8001f08 <recordTemperatures>
 8001f46:	4603      	mov	r3, r0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <getTemp_IntB>:
uint16_t getTemp_IntB()
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPB);
 8001f50:	207a      	movs	r0, #122	; 0x7a
 8001f52:	f7ff ffd9 	bl	8001f08 <recordTemperatures>
 8001f56:	4603      	mov	r3, r0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <getTemp_IntC>:
uint16_t getTemp_IntC()
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPC);
 8001f60:	207c      	movs	r0, #124	; 0x7c
 8001f62:	f7ff ffd1 	bl	8001f08 <recordTemperatures>
 8001f66:	4603      	mov	r3, r0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <getTemp_IntD>:
uint16_t getTemp_IntD()
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPD);
 8001f70:	207e      	movs	r0, #126	; 0x7e
 8001f72:	f7ff ffc9 	bl	8001f08 <recordTemperatures>
 8001f76:	4603      	mov	r3, r0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <getAllTemperatureData>:

void getAllTemperatureData(uint16_t arr[TEMPSIZE])
{
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	arr[0] = getTemp_IntA();
 8001f84:	f7ff ffda 	bl	8001f3c <getTemp_IntA>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	801a      	strh	r2, [r3, #0]
	arr[1] = getTemp_IntB();
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	1c9c      	adds	r4, r3, #2
 8001f94:	f7ff ffda 	bl	8001f4c <getTemp_IntB>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	8023      	strh	r3, [r4, #0]
	arr[2] = getTemp_IntC();
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	1d1c      	adds	r4, r3, #4
 8001fa0:	f7ff ffdc 	bl	8001f5c <getTemp_IntC>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	8023      	strh	r3, [r4, #0]
	arr[3] = getTemp_IntD();
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	1d9c      	adds	r4, r3, #6
 8001fac:	f7ff ffde 	bl	8001f6c <getTemp_IntD>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	8023      	strh	r3, [r4, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd90      	pop	{r4, r7, pc}

08001fbc <I2C1_Init>:
//#define	SR1_BTF					(1U<<2)
//#define SR1_AF					(1U<<10)


void I2C1_Init(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOB*/
	RCC->AHB1ENR |= GPIOBEN;
 8001fc0:	4b4d      	ldr	r3, [pc, #308]	; (80020f8 <I2C1_Init+0x13c>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	4a4c      	ldr	r2, [pc, #304]	; (80020f8 <I2C1_Init+0x13c>)
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PB6 and PB7 mode to alternate function*/
	GPIOB->MODER &= ~(1U<<12);
 8001fcc:	4b4b      	ldr	r3, [pc, #300]	; (80020fc <I2C1_Init+0x140>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a4a      	ldr	r2, [pc, #296]	; (80020fc <I2C1_Init+0x140>)
 8001fd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fd6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<13);
 8001fd8:	4b48      	ldr	r3, [pc, #288]	; (80020fc <I2C1_Init+0x140>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a47      	ldr	r2, [pc, #284]	; (80020fc <I2C1_Init+0x140>)
 8001fde:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001fe2:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(1U<<14);
 8001fe4:	4b45      	ldr	r3, [pc, #276]	; (80020fc <I2C1_Init+0x140>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a44      	ldr	r2, [pc, #272]	; (80020fc <I2C1_Init+0x140>)
 8001fea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fee:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<15);
 8001ff0:	4b42      	ldr	r3, [pc, #264]	; (80020fc <I2C1_Init+0x140>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a41      	ldr	r2, [pc, #260]	; (80020fc <I2C1_Init+0x140>)
 8001ff6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ffa:	6013      	str	r3, [r2, #0]

	/*Set PB6 and PB7 output type to  open drain*/
	GPIOB->OTYPER |= (1U<<6);
 8001ffc:	4b3f      	ldr	r3, [pc, #252]	; (80020fc <I2C1_Init+0x140>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4a3e      	ldr	r2, [pc, #248]	; (80020fc <I2C1_Init+0x140>)
 8002002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002006:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (1U<<7);
 8002008:	4b3c      	ldr	r3, [pc, #240]	; (80020fc <I2C1_Init+0x140>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	4a3b      	ldr	r2, [pc, #236]	; (80020fc <I2C1_Init+0x140>)
 800200e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002012:	6053      	str	r3, [r2, #4]

	/*Enable Pull-up for PB6 and PB7*/
	GPIOB->PUPDR |= (1U<<12);
 8002014:	4b39      	ldr	r3, [pc, #228]	; (80020fc <I2C1_Init+0x140>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	4a38      	ldr	r2, [pc, #224]	; (80020fc <I2C1_Init+0x140>)
 800201a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800201e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<13);
 8002020:	4b36      	ldr	r3, [pc, #216]	; (80020fc <I2C1_Init+0x140>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	4a35      	ldr	r2, [pc, #212]	; (80020fc <I2C1_Init+0x140>)
 8002026:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800202a:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR |= (1U<<14);
 800202c:	4b33      	ldr	r3, [pc, #204]	; (80020fc <I2C1_Init+0x140>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	4a32      	ldr	r2, [pc, #200]	; (80020fc <I2C1_Init+0x140>)
 8002032:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002036:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<15);
 8002038:	4b30      	ldr	r3, [pc, #192]	; (80020fc <I2C1_Init+0x140>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	4a2f      	ldr	r2, [pc, #188]	; (80020fc <I2C1_Init+0x140>)
 800203e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002042:	60d3      	str	r3, [r2, #12]

	/*Set PB6 and PB7 alternate function type to I2C (AF4)
	 * PB6 --> SCL
	 * PB7 --> SDA*/
	GPIOB->AFR[0] &= ~(1U<<24);
 8002044:	4b2d      	ldr	r3, [pc, #180]	; (80020fc <I2C1_Init+0x140>)
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	4a2c      	ldr	r2, [pc, #176]	; (80020fc <I2C1_Init+0x140>)
 800204a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800204e:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] &= ~(1U<<25);
 8002050:	4b2a      	ldr	r3, [pc, #168]	; (80020fc <I2C1_Init+0x140>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	4a29      	ldr	r2, [pc, #164]	; (80020fc <I2C1_Init+0x140>)
 8002056:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800205a:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (1U<<26);
 800205c:	4b27      	ldr	r3, [pc, #156]	; (80020fc <I2C1_Init+0x140>)
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	4a26      	ldr	r2, [pc, #152]	; (80020fc <I2C1_Init+0x140>)
 8002062:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002066:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] &= ~(1U<<27);
 8002068:	4b24      	ldr	r3, [pc, #144]	; (80020fc <I2C1_Init+0x140>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	4a23      	ldr	r2, [pc, #140]	; (80020fc <I2C1_Init+0x140>)
 800206e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002072:	6213      	str	r3, [r2, #32]

	GPIOB->AFR[0] &= ~(1U<<28);
 8002074:	4b21      	ldr	r3, [pc, #132]	; (80020fc <I2C1_Init+0x140>)
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	4a20      	ldr	r2, [pc, #128]	; (80020fc <I2C1_Init+0x140>)
 800207a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800207e:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] &= ~(1U<<29);
 8002080:	4b1e      	ldr	r3, [pc, #120]	; (80020fc <I2C1_Init+0x140>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a1d      	ldr	r2, [pc, #116]	; (80020fc <I2C1_Init+0x140>)
 8002086:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800208a:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (1U<<30);
 800208c:	4b1b      	ldr	r3, [pc, #108]	; (80020fc <I2C1_Init+0x140>)
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	4a1a      	ldr	r2, [pc, #104]	; (80020fc <I2C1_Init+0x140>)
 8002092:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002096:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] &= ~(1U<<31);
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <I2C1_Init+0x140>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	4a17      	ldr	r2, [pc, #92]	; (80020fc <I2C1_Init+0x140>)
 800209e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020a2:	6213      	str	r3, [r2, #32]

	/***Configuring I2C1***/

	/*Enable clock access to I2C1*/
	RCC->APB1ENR |= I2C1EN;
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <I2C1_Init+0x13c>)
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	4a13      	ldr	r2, [pc, #76]	; (80020f8 <I2C1_Init+0x13c>)
 80020aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020ae:	6413      	str	r3, [r2, #64]	; 0x40

	/*Enter reset mode  */
	I2C1->CR1 |= (1U<<15);
 80020b0:	4b13      	ldr	r3, [pc, #76]	; (8002100 <I2C1_Init+0x144>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a12      	ldr	r2, [pc, #72]	; (8002100 <I2C1_Init+0x144>)
 80020b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020ba:	6013      	str	r3, [r2, #0]

	/*Come out of reset mode  */
	I2C1->CR1 &= ~(1U<<15);
 80020bc:	4b10      	ldr	r3, [pc, #64]	; (8002100 <I2C1_Init+0x144>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a0f      	ldr	r2, [pc, #60]	; (8002100 <I2C1_Init+0x144>)
 80020c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020c6:	6013      	str	r3, [r2, #0]

	/*Set Peripheral clock frequency*/
	I2C1->CR2 = (1U<<4);   //16 Mhz
 80020c8:	4b0d      	ldr	r3, [pc, #52]	; (8002100 <I2C1_Init+0x144>)
 80020ca:	2210      	movs	r2, #16
 80020cc:	605a      	str	r2, [r3, #4]
//
//	/*Set rise time */
//	I2C1->TRISE = SD_MODE_MAX_RISE_TIME; //(1000ns/(1/16MHz)+1 = 17

	/*Set I2C to fast mode, 400kHz clock */
	I2C1->CCR = 1; //Refer to ST reference manual for derivation
 80020ce:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <I2C1_Init+0x144>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	61da      	str	r2, [r3, #28]
	I2C1->CCR = I2C_FAST_DUTY; //Set to Fast mode and duty cycle of 16/9
 80020d4:	4b0a      	ldr	r3, [pc, #40]	; (8002100 <I2C1_Init+0x144>)
 80020d6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80020da:	61da      	str	r2, [r3, #28]

	/*Set rise time */
	I2C1->TRISE = 6;//FS_MODE_MAX_RISE_TIME; //(300ns/(1/16MHz)+1 = 5.8
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <I2C1_Init+0x144>)
 80020de:	2206      	movs	r2, #6
 80020e0:	621a      	str	r2, [r3, #32]

	/*Enable I2C1 module */
	I2C1->CR1 |= CR1_PE;
 80020e2:	4b07      	ldr	r3, [pc, #28]	; (8002100 <I2C1_Init+0x144>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a06      	ldr	r2, [pc, #24]	; (8002100 <I2C1_Init+0x144>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	6013      	str	r3, [r2, #0]
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	40023800 	.word	0x40023800
 80020fc:	40020400 	.word	0x40020400
 8002100:	40005400 	.word	0x40005400

08002104 <I2C1_byteRead>:

void I2C1_byteRead(char saddr, char maddr, char* data) {
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	603a      	str	r2, [r7, #0]
 800210e:	71fb      	strb	r3, [r7, #7]
 8002110:	460b      	mov	r3, r1
 8002112:	71bb      	strb	r3, [r7, #6]

	  volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8002114:	bf00      	nop
 8002116:	4b37      	ldr	r3, [pc, #220]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f9      	bne.n	8002116 <I2C1_byteRead+0x12>

	  /* Generate start condition */
	  I2C1->CR1 |= CR1_START;
 8002122:	4b34      	ldr	r3, [pc, #208]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a33      	ldr	r2, [pc, #204]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800212c:	6013      	str	r3, [r2, #0]

	  /* Wait until start condition flag is set, note the negation */
	  /* Stay in loop if start flag is not set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 800212e:	bf00      	nop
 8002130:	4b30      	ldr	r3, [pc, #192]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002132:	695b      	ldr	r3, [r3, #20]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f9      	beq.n	8002130 <I2C1_byteRead+0x2c>

	  /* Transmit slave address + Write (0) */
	  /* This slave address is sent to each slave device along with an indication to establish either read or write communication */
	  /* Yo device A, I want to write to one of your memory registers */
	  I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	005a      	lsls	r2, r3, #1
 8002140:	4b2c      	ldr	r3, [pc, #176]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002142:	611a      	str	r2, [r3, #16]

	  /* Wait until address flag is set */
	  /* Each slave device compares the address from master to its own address and sends an ACK if matched */
	  /* I'm device A and of course you can write to one of my registers */
	  while (!(I2C1->SR1 & (SR1_ADDR))){}
 8002144:	bf00      	nop
 8002146:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d0f9      	beq.n	8002146 <I2C1_byteRead+0x42>

	  /* Clear address flag by reading SR2 register */
	  tmp = I2C1->SR2;
 8002152:	4b28      	ldr	r3, [pc, #160]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	60fb      	str	r3, [r7, #12]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8002158:	bf00      	nop
 800215a:	4b26      	ldr	r3, [pc, #152]	; (80021f4 <I2C1_byteRead+0xf0>)
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f9      	beq.n	800215a <I2C1_byteRead+0x56>

	  /* Send register address */
	  /* Aight, here is the address of the register I'm want to write to read from*/
	  I2C1->DR = maddr;
 8002166:	4a23      	ldr	r2, [pc, #140]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002168:	79bb      	ldrb	r3, [r7, #6]
 800216a:	6113      	str	r3, [r2, #16]

	  /*Wait until transmitter empty */
	  /* No probs */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 800216c:	bf00      	nop
 800216e:	4b21      	ldr	r3, [pc, #132]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f9      	beq.n	800216e <I2C1_byteRead+0x6a>

	 /* Begin actual reading process once slave device and register of interest are understood between master and slave*/
	 /*Generate restart */
	 I2C1->CR1 |= CR1_START;
 800217a:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <I2C1_byteRead+0xf0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1d      	ldr	r2, [pc, #116]	; (80021f4 <I2C1_byteRead+0xf0>)
 8002180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002184:	6013      	str	r3, [r2, #0]

	 /* Wait until start flag is set */
	 while (!(I2C1->SR1 & SR1_SB)){}
 8002186:	bf00      	nop
 8002188:	4b1a      	ldr	r3, [pc, #104]	; (80021f4 <I2C1_byteRead+0xf0>)
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	2b00      	cmp	r3, #0
 8002192:	d0f9      	beq.n	8002188 <I2C1_byteRead+0x84>

	 /* Transmit slave address + Read */
	 I2C1->DR = saddr << 1 | 1;
 8002194:	79fb      	ldrb	r3, [r7, #7]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	f043 0201 	orr.w	r2, r3, #1
 800219c:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <I2C1_byteRead+0xf0>)
 800219e:	611a      	str	r2, [r3, #16]

	 /* Wait until addr flag is set */
	 while (!(I2C1->SR1 & (SR1_ADDR))){}
 80021a0:	bf00      	nop
 80021a2:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f9      	beq.n	80021a2 <I2C1_byteRead+0x9e>

	 /* Clear addr flag */
	 tmp = I2C1->SR2;
 80021ae:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	60fb      	str	r3, [r7, #12]

	 /* Disable Acknowledge */
	 I2C1->CR1 &= ~CR1_ACK;
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021be:	6013      	str	r3, [r2, #0]

	 /* Generate stop after data received */
	 I2C1->CR1 |= CR1_STOP;
 80021c0:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0b      	ldr	r2, [pc, #44]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021ca:	6013      	str	r3, [r2, #0]

	 /* Wait until RXNE flag is set
	  * Wait until receiver is not empty (has contents to read)*/
	 while (!(I2C1->SR1 & SR1_RXNE)){}
 80021cc:	bf00      	nop
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f9      	beq.n	80021ce <I2C1_byteRead+0xca>

	 /* Read data from DR */
	 *data++ = I2C1->DR;
 80021da:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <I2C1_byteRead+0xf0>)
 80021dc:	6919      	ldr	r1, [r3, #16]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	603a      	str	r2, [r7, #0]
 80021e4:	b2ca      	uxtb	r2, r1
 80021e6:	701a      	strb	r2, [r3, #0]
}
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	40005400 	.word	0x40005400

080021f8 <I2C1_burstRead>:

void I2C1_burstRead(char saddr, char maddr, int n, char* data) {
 80021f8:	b480      	push	{r7}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60ba      	str	r2, [r7, #8]
 8002200:	607b      	str	r3, [r7, #4]
 8002202:	4603      	mov	r3, r0
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	460b      	mov	r3, r1
 8002208:	73bb      	strb	r3, [r7, #14]

	  volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 800220a:	bf00      	nop
 800220c:	4b47      	ldr	r3, [pc, #284]	; (800232c <I2C1_burstRead+0x134>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1f9      	bne.n	800220c <I2C1_burstRead+0x14>

	  /* Generate start condition */
	  I2C1->CR1 |= CR1_START;
 8002218:	4b44      	ldr	r3, [pc, #272]	; (800232c <I2C1_burstRead+0x134>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a43      	ldr	r2, [pc, #268]	; (800232c <I2C1_burstRead+0x134>)
 800221e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002222:	6013      	str	r3, [r2, #0]

	  /* Wait until start condition flag is set, note the negation */
	  /* Stay in loop if start flag is not set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 8002224:	bf00      	nop
 8002226:	4b41      	ldr	r3, [pc, #260]	; (800232c <I2C1_burstRead+0x134>)
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0f9      	beq.n	8002226 <I2C1_burstRead+0x2e>

	  /* Transmit slave address + Write (0) */
	  /* This slave address is sent to each slave device along with an indication to establish either read or write communication */
	  I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	005a      	lsls	r2, r3, #1
 8002236:	4b3d      	ldr	r3, [pc, #244]	; (800232c <I2C1_burstRead+0x134>)
 8002238:	611a      	str	r2, [r3, #16]

	  /* Wait until address flag is set */
	  /* Each slave device compares the address from master to its own address and sends an ACK if matched */
	  while (!(I2C1->SR1 & (SR1_ADDR))){}
 800223a:	bf00      	nop
 800223c:	4b3b      	ldr	r3, [pc, #236]	; (800232c <I2C1_burstRead+0x134>)
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f9      	beq.n	800223c <I2C1_burstRead+0x44>

	  /* Clear address flag by reading SR2 register */
	  tmp = I2C1->SR2;
 8002248:	4b38      	ldr	r3, [pc, #224]	; (800232c <I2C1_burstRead+0x134>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	617b      	str	r3, [r7, #20]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 800224e:	bf00      	nop
 8002250:	4b36      	ldr	r3, [pc, #216]	; (800232c <I2C1_burstRead+0x134>)
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002258:	2b00      	cmp	r3, #0
 800225a:	d0f9      	beq.n	8002250 <I2C1_burstRead+0x58>

	  /* Send register address */
	  I2C1->DR = maddr;
 800225c:	4a33      	ldr	r2, [pc, #204]	; (800232c <I2C1_burstRead+0x134>)
 800225e:	7bbb      	ldrb	r3, [r7, #14]
 8002260:	6113      	str	r3, [r2, #16]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8002262:	bf00      	nop
 8002264:	4b31      	ldr	r3, [pc, #196]	; (800232c <I2C1_burstRead+0x134>)
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0f9      	beq.n	8002264 <I2C1_burstRead+0x6c>

	 /* Begin actual reading process once slave device and register of interest are understood between master and slave*/
	 /*Generate restart */
	 I2C1->CR1 |= CR1_START;
 8002270:	4b2e      	ldr	r3, [pc, #184]	; (800232c <I2C1_burstRead+0x134>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a2d      	ldr	r2, [pc, #180]	; (800232c <I2C1_burstRead+0x134>)
 8002276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227a:	6013      	str	r3, [r2, #0]

	 /* Wait until start flag is set */
	 while (!(I2C1->SR1 & SR1_SB)){}
 800227c:	bf00      	nop
 800227e:	4b2b      	ldr	r3, [pc, #172]	; (800232c <I2C1_burstRead+0x134>)
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d0f9      	beq.n	800227e <I2C1_burstRead+0x86>

	 /* Transmit slave address + Read */
	 I2C1->DR = saddr << 1 | 1;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	f043 0201 	orr.w	r2, r3, #1
 8002292:	4b26      	ldr	r3, [pc, #152]	; (800232c <I2C1_burstRead+0x134>)
 8002294:	611a      	str	r2, [r3, #16]

	 /* Wait until addr flag is set */
	 while (!(I2C1->SR1 & (SR1_ADDR))){}
 8002296:	bf00      	nop
 8002298:	4b24      	ldr	r3, [pc, #144]	; (800232c <I2C1_burstRead+0x134>)
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f9      	beq.n	8002298 <I2C1_burstRead+0xa0>

	 /* Clear addr flag */
	 tmp = I2C1->SR2;
 80022a4:	4b21      	ldr	r3, [pc, #132]	; (800232c <I2C1_burstRead+0x134>)
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	617b      	str	r3, [r7, #20]

	 /* Enable Acknowledge */
	 I2C1->CR1 |= CR1_ACK;
 80022aa:	4b20      	ldr	r3, [pc, #128]	; (800232c <I2C1_burstRead+0x134>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a1f      	ldr	r2, [pc, #124]	; (800232c <I2C1_burstRead+0x134>)
 80022b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022b4:	6013      	str	r3, [r2, #0]

	 while(n > 0U)
 80022b6:	e02e      	b.n	8002316 <I2C1_burstRead+0x11e>
	 {
		 /*if one byte*/
		 if(n == 1U)
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d11a      	bne.n	80022f4 <I2C1_burstRead+0xfc>
		 {
			 /* Disable Acknowledge */
			 I2C1->CR1 &= ~CR1_ACK;
 80022be:	4b1b      	ldr	r3, [pc, #108]	; (800232c <I2C1_burstRead+0x134>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a1a      	ldr	r2, [pc, #104]	; (800232c <I2C1_burstRead+0x134>)
 80022c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022c8:	6013      	str	r3, [r2, #0]

			 /* Generate Stop */
			 I2C1->CR1 |= CR1_STOP;
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <I2C1_burstRead+0x134>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a17      	ldr	r2, [pc, #92]	; (800232c <I2C1_burstRead+0x134>)
 80022d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022d4:	6013      	str	r3, [r2, #0]

			 /* Wait for RXNE flag set */
			 while (!(I2C1->SR1 & SR1_RXNE)){}
 80022d6:	bf00      	nop
 80022d8:	4b14      	ldr	r3, [pc, #80]	; (800232c <I2C1_burstRead+0x134>)
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0f9      	beq.n	80022d8 <I2C1_burstRead+0xe0>

			 /* Read data from DR */
			 *data++ = I2C1->DR;
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <I2C1_burstRead+0x134>)
 80022e6:	6919      	ldr	r1, [r3, #16]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	1c5a      	adds	r2, r3, #1
 80022ec:	607a      	str	r2, [r7, #4]
 80022ee:	b2ca      	uxtb	r2, r1
 80022f0:	701a      	strb	r2, [r3, #0]
			 break;
 80022f2:	e014      	b.n	800231e <I2C1_burstRead+0x126>
		 }
		 else
		 {
			 /* Wait until RXNE flag is set */
			 while (!(I2C1->SR1 & SR1_RXNE)){}
 80022f4:	bf00      	nop
 80022f6:	4b0d      	ldr	r3, [pc, #52]	; (800232c <I2C1_burstRead+0x134>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0f9      	beq.n	80022f6 <I2C1_burstRead+0xfe>

			 /* Read data from DR */
			 (*data++) = I2C1->DR;
 8002302:	4b0a      	ldr	r3, [pc, #40]	; (800232c <I2C1_burstRead+0x134>)
 8002304:	6919      	ldr	r1, [r3, #16]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	1c5a      	adds	r2, r3, #1
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	b2ca      	uxtb	r2, r1
 800230e:	701a      	strb	r2, [r3, #0]

			 n--;
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	3b01      	subs	r3, #1
 8002314:	60bb      	str	r3, [r7, #8]
	 while(n > 0U)
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1cd      	bne.n	80022b8 <I2C1_burstRead+0xc0>
		 }
	 }

}
 800231c:	bf00      	nop
 800231e:	bf00      	nop
 8002320:	371c      	adds	r7, #28
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40005400 	.word	0x40005400

08002330 <I2C1_burstWrite>:

void I2C1_burstWrite(char saddr, char maddr, int n, char* data) {
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	60ba      	str	r2, [r7, #8]
 8002338:	607b      	str	r3, [r7, #4]
 800233a:	4603      	mov	r3, r0
 800233c:	73fb      	strb	r3, [r7, #15]
 800233e:	460b      	mov	r3, r1
 8002340:	73bb      	strb	r3, [r7, #14]

	/* Temporary variable to read SR2*/
	volatile int tmp;

	/* Wait until bus not busy */
	while (I2C1->SR2 & (SR2_BUSY)){}
 8002342:	bf00      	nop
 8002344:	4b2a      	ldr	r3, [pc, #168]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1f9      	bne.n	8002344 <I2C1_burstWrite+0x14>

	/* Generate start condition */
	I2C1->CR1 |= CR1_START;
 8002350:	4b27      	ldr	r3, [pc, #156]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a26      	ldr	r2, [pc, #152]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235a:	6013      	str	r3, [r2, #0]

	/* Wait until start condition flag is set, note the negation */
	/* Stay in loop if start flag is not set*/
	while (!(I2C1->SR1 & (SR1_SB))){}
 800235c:	bf00      	nop
 800235e:	4b24      	ldr	r3, [pc, #144]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f9      	beq.n	800235e <I2C1_burstWrite+0x2e>

	/* Transmit slave address + Write (0) */
	/* This slave address is sent to each slave device along with an indication to establish either read or write communication*/
	/* Yo device A, I want to write to one of your memory registers */
	I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 800236a:	7bfb      	ldrb	r3, [r7, #15]
 800236c:	005a      	lsls	r2, r3, #1
 800236e:	4b20      	ldr	r3, [pc, #128]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002370:	611a      	str	r2, [r3, #16]

	/* Wait until address flag is set */
	/* Each slave device compares the address from master to its own address and sends an ACK if mathced*/
	/* I'm device A and of course you can write to one of my registers */
	while (!(I2C1->SR1 & (SR1_ADDR))){}
 8002372:	bf00      	nop
 8002374:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0f9      	beq.n	8002374 <I2C1_burstWrite+0x44>

	/* Clear address flag by reading SR2 register */
	tmp = I2C1->SR2;
 8002380:	4b1b      	ldr	r3, [pc, #108]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	613b      	str	r3, [r7, #16]

	/*Wait until data register empty */
	while (!(I2C1->SR1 & SR1_TXE)){}
 8002386:	bf00      	nop
 8002388:	4b19      	ldr	r3, [pc, #100]	; (80023f0 <I2C1_burstWrite+0xc0>)
 800238a:	695b      	ldr	r3, [r3, #20]
 800238c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002390:	2b00      	cmp	r3, #0
 8002392:	d0f9      	beq.n	8002388 <I2C1_burstWrite+0x58>

	/* Send register address */
	/* aight here is the register I'm writing to write to and the value I want written */
	I2C1->DR = maddr;
 8002394:	4a16      	ldr	r2, [pc, #88]	; (80023f0 <I2C1_burstWrite+0xc0>)
 8002396:	7bbb      	ldrb	r3, [r7, #14]
 8002398:	6113      	str	r3, [r2, #16]

	for (int i = 0; i < n; i++) {
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
 800239e:	e00f      	b.n	80023c0 <I2C1_burstWrite+0x90>

		/*Wait until data register empty */
		while (!(I2C1->SR1 & SR1_TXE)){}
 80023a0:	bf00      	nop
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <I2C1_burstWrite+0xc0>)
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f9      	beq.n	80023a2 <I2C1_burstWrite+0x72>

		/* Transmit memory address */
		I2C1->DR = *data++;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	1c5a      	adds	r2, r3, #1
 80023b2:	607a      	str	r2, [r7, #4]
 80023b4:	781a      	ldrb	r2, [r3, #0]
 80023b6:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <I2C1_burstWrite+0xc0>)
 80023b8:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < n; i++) {
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	3301      	adds	r3, #1
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	dbeb      	blt.n	80023a0 <I2C1_burstWrite+0x70>
	}
	/* Wait until transfer finished */
	while (!(I2C1->SR1 & (SR1_BTF))){}
 80023c8:	bf00      	nop
 80023ca:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <I2C1_burstWrite+0xc0>)
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f9      	beq.n	80023ca <I2C1_burstWrite+0x9a>

	/* Generate stop */
	I2C1->CR1 |= CR1_STOP;
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <I2C1_burstWrite+0xc0>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a05      	ldr	r2, [pc, #20]	; (80023f0 <I2C1_burstWrite+0xc0>)
 80023dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023e0:	6013      	str	r3, [r2, #0]
}
 80023e2:	bf00      	nop
 80023e4:	371c      	adds	r7, #28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40005400 	.word	0x40005400

080023f4 <main>:


#define NUM_CHANNELS		64

int main(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b0c4      	sub	sp, #272	; 0x110
 80023f8:	af00      	add	r7, sp, #0
	// Containers to receive channel data
	uint16_t channel_data[CHANNELSIZE];
	uint16_t temp_data[CHANNELSIZE];

	startup();
 80023fa:	f7fe fd21 	bl	8000e40 <startup>
	delayMillis(2000);
 80023fe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002402:	f000 f97b 	bl	80026fc <delayMillis>
	startMeasurements(true);
 8002406:	2001      	movs	r0, #1
 8002408:	f7ff f928 	bl	800165c <startMeasurements>
	unsigned long start = getMillis();
 800240c:	f000 f96a 	bl	80026e4 <getMillis>
 8002410:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
	unsigned long duration = 120000; // aka 2mins
 8002414:	4b20      	ldr	r3, [pc, #128]	; (8002498 <main+0xa4>)
 8002416:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	while (measurementActive())
 800241a:	e02c      	b.n	8002476 <main+0x82>
	{
		performMeasurements(channel_data, temp_data);
 800241c:	463a      	mov	r2, r7
 800241e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002422:	4611      	mov	r1, r2
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe fd33 	bl	8000e90 <performMeasurements>

//		printf("Measurement %i: \n\r", count);
		for (int i = 0; i < NUM_CHANNELS; i++)
 800242a:	2300      	movs	r3, #0
 800242c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002430:	e010      	b.n	8002454 <main+0x60>
		{
//			printf("Channel %i: %f\n\r", i+1, channel_data[i]);
			printf("%d\n\r", channel_data[i]);
 8002432:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800243c:	443b      	add	r3, r7
 800243e:	f833 3c90 	ldrh.w	r3, [r3, #-144]
 8002442:	4619      	mov	r1, r3
 8002444:	4815      	ldr	r0, [pc, #84]	; (800249c <main+0xa8>)
 8002446:	f000 ff7b 	bl	8003340 <iprintf>
		for (int i = 0; i < NUM_CHANNELS; i++)
 800244a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800244e:	3301      	adds	r3, #1
 8002450:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002454:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002458:	2b3f      	cmp	r3, #63	; 0x3f
 800245a:	ddea      	ble.n	8002432 <main+0x3e>
		}

		unsigned long end = getMillis();
 800245c:	f000 f942 	bl	80026e4 <getMillis>
 8002460:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
		// If in continuous mode, specify duration of test
		if (end - start > duration)
 8002464:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8002468:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002472:	429a      	cmp	r2, r3
 8002474:	d305      	bcc.n	8002482 <main+0x8e>
	while (measurementActive())
 8002476:	f7ff f930 	bl	80016da <measurementActive>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1cd      	bne.n	800241c <main+0x28>
 8002480:	e000      	b.n	8002484 <main+0x90>
		{
			break;
 8002482:	bf00      	nop
		}
	}
	stopMeasurements();
 8002484:	f7ff f90d 	bl	80016a2 <stopMeasurements>
	sleep();
 8002488:	f7fe fec0 	bl	800120c <sleep>

	return 0;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	0001d4c0 	.word	0x0001d4c0
 800249c:	08005308 	.word	0x08005308

080024a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return 1;
 80024a4:	2301      	movs	r3, #1
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <_kill>:

int _kill(int pid, int sig)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024ba:	f000 ffe9 	bl	8003490 <__errno>
 80024be:	4603      	mov	r3, r0
 80024c0:	2216      	movs	r2, #22
 80024c2:	601a      	str	r2, [r3, #0]
  return -1;
 80024c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <_exit>:

void _exit (int status)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024d8:	f04f 31ff 	mov.w	r1, #4294967295
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff ffe7 	bl	80024b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024e2:	e7fe      	b.n	80024e2 <_exit+0x12>

080024e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	e00a      	b.n	800250c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024f6:	f3af 8000 	nop.w
 80024fa:	4601      	mov	r1, r0
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	1c5a      	adds	r2, r3, #1
 8002500:	60ba      	str	r2, [r7, #8]
 8002502:	b2ca      	uxtb	r2, r1
 8002504:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	3301      	adds	r3, #1
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	429a      	cmp	r2, r3
 8002512:	dbf0      	blt.n	80024f6 <_read+0x12>
  }

  return len;
 8002514:	687b      	ldr	r3, [r7, #4]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	e009      	b.n	8002544 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	1c5a      	adds	r2, r3, #1
 8002534:	60ba      	str	r2, [r7, #8]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f000 f8f4 	bl	8002726 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	3301      	adds	r3, #1
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	429a      	cmp	r2, r3
 800254a:	dbf1      	blt.n	8002530 <_write+0x12>
  }
  return len;
 800254c:	687b      	ldr	r3, [r7, #4]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <_close>:

int _close(int file)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800255e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002562:	4618      	mov	r0, r3
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800257e:	605a      	str	r2, [r3, #4]
  return 0;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <_isatty>:

int _isatty(int file)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002596:	2301      	movs	r3, #1
}
 8002598:	4618      	mov	r0, r3
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c8:	4a14      	ldr	r2, [pc, #80]	; (800261c <_sbrk+0x5c>)
 80025ca:	4b15      	ldr	r3, [pc, #84]	; (8002620 <_sbrk+0x60>)
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d4:	4b13      	ldr	r3, [pc, #76]	; (8002624 <_sbrk+0x64>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d102      	bne.n	80025e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025dc:	4b11      	ldr	r3, [pc, #68]	; (8002624 <_sbrk+0x64>)
 80025de:	4a12      	ldr	r2, [pc, #72]	; (8002628 <_sbrk+0x68>)
 80025e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025e2:	4b10      	ldr	r3, [pc, #64]	; (8002624 <_sbrk+0x64>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4413      	add	r3, r2
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d207      	bcs.n	8002600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025f0:	f000 ff4e 	bl	8003490 <__errno>
 80025f4:	4603      	mov	r3, r0
 80025f6:	220c      	movs	r2, #12
 80025f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025fa:	f04f 33ff 	mov.w	r3, #4294967295
 80025fe:	e009      	b.n	8002614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002600:	4b08      	ldr	r3, [pc, #32]	; (8002624 <_sbrk+0x64>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <_sbrk+0x64>)
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4413      	add	r3, r2
 800260e:	4a05      	ldr	r2, [pc, #20]	; (8002624 <_sbrk+0x64>)
 8002610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002612:	68fb      	ldr	r3, [r7, #12]
}
 8002614:	4618      	mov	r0, r3
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20018000 	.word	0x20018000
 8002620:	00000400 	.word	0x00000400
 8002624:	200001ec 	.word	0x200001ec
 8002628:	20000340 	.word	0x20000340

0800262c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	6039      	str	r1, [r7, #0]
 8002636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263c:	2b00      	cmp	r3, #0
 800263e:	db0a      	blt.n	8002656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	b2da      	uxtb	r2, r3
 8002644:	490c      	ldr	r1, [pc, #48]	; (8002678 <__NVIC_SetPriority+0x4c>)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	0112      	lsls	r2, r2, #4
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	440b      	add	r3, r1
 8002650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002654:	e00a      	b.n	800266c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	b2da      	uxtb	r2, r3
 800265a:	4908      	ldr	r1, [pc, #32]	; (800267c <__NVIC_SetPriority+0x50>)
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	3b04      	subs	r3, #4
 8002664:	0112      	lsls	r2, r2, #4
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	440b      	add	r3, r1
 800266a:	761a      	strb	r2, [r3, #24]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	e000e100 	.word	0xe000e100
 800267c:	e000ed00 	.word	0xe000ed00

08002680 <SysTick_Init>:
#define CTRL_COUNTFLAG			(1U<<16)

volatile uint32_t msTicks = 0;

void SysTick_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
    // Reload with the number of clocks per millisecond
    SysTick->LOAD = SYSTICK_LOAD_VAL - 1;  // Set reload register (off by one)
 8002684:	4b0f      	ldr	r3, [pc, #60]	; (80026c4 <SysTick_Init+0x44>)
 8002686:	f643 627f 	movw	r2, #15999	; 0x3e7f
 800268a:	605a      	str	r2, [r3, #4]

    // Set the priority of the SysTick interrupt
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1);  // Set lowest priority
 800268c:	210f      	movs	r1, #15
 800268e:	f04f 30ff 	mov.w	r0, #4294967295
 8002692:	f7ff ffcb 	bl	800262c <__NVIC_SetPriority>

    // Reset the SysTick counter value
    SysTick->VAL = 0;
 8002696:	4b0b      	ldr	r3, [pc, #44]	; (80026c4 <SysTick_Init+0x44>)
 8002698:	2200      	movs	r2, #0
 800269a:	609a      	str	r2, [r3, #8]

    // Select processor clock as SysTick clock source
    SysTick->CTRL |= CTRL_CLKSRC;
 800269c:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <SysTick_Init+0x44>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a08      	ldr	r2, [pc, #32]	; (80026c4 <SysTick_Init+0x44>)
 80026a2:	f043 0304 	orr.w	r3, r3, #4
 80026a6:	6013      	str	r3, [r2, #0]

    // Enable SysTick interrupt
    SysTick->CTRL |= CTRL_TICKINT;
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <SysTick_Init+0x44>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a05      	ldr	r2, [pc, #20]	; (80026c4 <SysTick_Init+0x44>)
 80026ae:	f043 0302 	orr.w	r3, r3, #2
 80026b2:	6013      	str	r3, [r2, #0]

    // Enable SysTick timer
    SysTick->CTRL |= CTRL_ENABLE;
 80026b4:	4b03      	ldr	r3, [pc, #12]	; (80026c4 <SysTick_Init+0x44>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a02      	ldr	r2, [pc, #8]	; (80026c4 <SysTick_Init+0x44>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6013      	str	r3, [r2, #0]
}
 80026c0:	bf00      	nop
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	e000e010 	.word	0xe000e010

080026c8 <SysTick_Handler>:

// SysTick Handler - Called every 1ms
void SysTick_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
	msTicks++;
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <SysTick_Handler+0x18>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	3301      	adds	r3, #1
 80026d2:	4a03      	ldr	r2, [pc, #12]	; (80026e0 <SysTick_Handler+0x18>)
 80026d4:	6013      	str	r3, [r2, #0]
}
 80026d6:	bf00      	nop
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	200001f0 	.word	0x200001f0

080026e4 <getMillis>:

// Function to get the current time in milliseconds
uint32_t getMillis(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
	return msTicks;
 80026e8:	4b03      	ldr	r3, [pc, #12]	; (80026f8 <getMillis+0x14>)
 80026ea:	681b      	ldr	r3, [r3, #0]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200001f0 	.word	0x200001f0

080026fc <delayMillis>:

void delayMillis(uint32_t delay)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	uint32_t startTick = getMillis();
 8002704:	f7ff ffee 	bl	80026e4 <getMillis>
 8002708:	60f8      	str	r0, [r7, #12]
	while ((getMillis() - startTick) < delay){}
 800270a:	bf00      	nop
 800270c:	f7ff ffea 	bl	80026e4 <getMillis>
 8002710:	4602      	mov	r2, r0
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	429a      	cmp	r2, r3
 800271a:	d8f7      	bhi.n	800270c <delayMillis+0x10>
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <__io_putchar>:
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);
void uart2_write(int ch);

int __io_putchar(int ch)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f876 	bl	8002820 <uart2_write>
	return ch;
 8002734:	687b      	ldr	r3, [r7, #4]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <uart2_rxtx_init>:

void uart2_rxtx_init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
	/****************Configure uart  pin using gpio pin***************/
	/*Enable clock access to gpioa */
	RCC->AHB1ENR |= GPIOAEN;
 8002744:	4b32      	ldr	r3, [pc, #200]	; (8002810 <uart2_rxtx_init+0xd0>)
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	4a31      	ldr	r2, [pc, #196]	; (8002810 <uart2_rxtx_init+0xd0>)
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	6313      	str	r3, [r2, #48]	; 0x30


	/*Set PA2 mode to alternate function mode*/
	GPIOA->MODER &=~ (1U<<4);
 8002750:	4b30      	ldr	r3, [pc, #192]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a2f      	ldr	r2, [pc, #188]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002756:	f023 0310 	bic.w	r3, r3, #16
 800275a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 800275c:	4b2d      	ldr	r3, [pc, #180]	; (8002814 <uart2_rxtx_init+0xd4>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a2c      	ldr	r2, [pc, #176]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002762:	f043 0320 	orr.w	r3, r3, #32
 8002766:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0]|= (1U<<8);
 8002768:	4b2a      	ldr	r3, [pc, #168]	; (8002814 <uart2_rxtx_init+0xd4>)
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	4a29      	ldr	r2, [pc, #164]	; (8002814 <uart2_rxtx_init+0xd4>)
 800276e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002772:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<9);
 8002774:	4b27      	ldr	r3, [pc, #156]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	4a26      	ldr	r2, [pc, #152]	; (8002814 <uart2_rxtx_init+0xd4>)
 800277a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800277e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<10);
 8002780:	4b24      	ldr	r3, [pc, #144]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4a23      	ldr	r2, [pc, #140]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002786:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800278a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]&=~ (1U<<11);
 800278c:	4b21      	ldr	r3, [pc, #132]	; (8002814 <uart2_rxtx_init+0xd4>)
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4a20      	ldr	r2, [pc, #128]	; (8002814 <uart2_rxtx_init+0xd4>)
 8002792:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002796:	6213      	str	r3, [r2, #32]

	/*Set PA3 mode to alternate function mode*/
	GPIOA->MODER &=~ (1U<<6);
 8002798:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <uart2_rxtx_init+0xd4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1d      	ldr	r2, [pc, #116]	; (8002814 <uart2_rxtx_init+0xd4>)
 800279e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027a2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a1a      	ldr	r2, [pc, #104]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ae:	6013      	str	r3, [r2, #0]

	/*Set PA3 alternate function type to UART_RX (AF07)*/
	GPIOA->AFR[0]|= (1U<<12);
 80027b0:	4b18      	ldr	r3, [pc, #96]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	4a17      	ldr	r2, [pc, #92]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027ba:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<13);
 80027bc:	4b15      	ldr	r3, [pc, #84]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4a14      	ldr	r2, [pc, #80]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027c6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<14);
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	4a11      	ldr	r2, [pc, #68]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]&=~ (1U<<15);
 80027d4:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	4a0e      	ldr	r2, [pc, #56]	; (8002814 <uart2_rxtx_init+0xd4>)
 80027da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80027de:	6213      	str	r3, [r2, #32]



	/****************Configure uart module ***************/
	/*Enable clock access to uart2 */
	RCC->APB1ENR |= USART2EN;
 80027e0:	4b0b      	ldr	r3, [pc, #44]	; (8002810 <uart2_rxtx_init+0xd0>)
 80027e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e4:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <uart2_rxtx_init+0xd0>)
 80027e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027ea:	6413      	str	r3, [r2, #64]	; 0x40

	/*Configure baudrate*/
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 80027ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027f0:	4909      	ldr	r1, [pc, #36]	; (8002818 <uart2_rxtx_init+0xd8>)
 80027f2:	480a      	ldr	r0, [pc, #40]	; (800281c <uart2_rxtx_init+0xdc>)
 80027f4:	f000 f82c 	bl	8002850 <uart_set_baudrate>

	/*Configure the transfer direction*/
	USART2->CR1 = (CR1_TE | CR1_RE);
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <uart2_rxtx_init+0xdc>)
 80027fa:	220c      	movs	r2, #12
 80027fc:	60da      	str	r2, [r3, #12]

	/*Enable uart module*/
	USART2->CR1 |= CR1_UE;
 80027fe:	4b07      	ldr	r3, [pc, #28]	; (800281c <uart2_rxtx_init+0xdc>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	4a06      	ldr	r2, [pc, #24]	; (800281c <uart2_rxtx_init+0xdc>)
 8002804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002808:	60d3      	str	r3, [r2, #12]

}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40020000 	.word	0x40020000
 8002818:	00f42400 	.word	0x00f42400
 800281c:	40004400 	.word	0x40004400

08002820 <uart2_write>:
	return USART2->DR;

}

void uart2_write(int ch)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & SR_TXE)){} // Program stays here until condition in while loop no longer holds
 8002828:	bf00      	nop
 800282a:	4b08      	ldr	r3, [pc, #32]	; (800284c <uart2_write+0x2c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0f9      	beq.n	800282a <uart2_write+0xa>

	/*Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a04      	ldr	r2, [pc, #16]	; (800284c <uart2_write+0x2c>)
 800283a:	b2db      	uxtb	r3, r3
 800283c:	6053      	str	r3, [r2, #4]
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	40004400 	.word	0x40004400

08002850 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	68b8      	ldr	r0, [r7, #8]
 8002860:	f000 f808 	bl	8002874 <compute_uart_bd>
 8002864:	4603      	mov	r3, r0
 8002866:	461a      	mov	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	609a      	str	r2, [r3, #8]
}
 800286c:	bf00      	nop
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <compute_uart_bd>:
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	085a      	lsrs	r2, r3, #1
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	441a      	add	r2, r3
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	fbb2 f3f3 	udiv	r3, r2, r3
 800288c:	b29b      	uxth	r3, r3
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
	...

0800289c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800289c:	480d      	ldr	r0, [pc, #52]	; (80028d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800289e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80028a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028a4:	480c      	ldr	r0, [pc, #48]	; (80028d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80028a6:	490d      	ldr	r1, [pc, #52]	; (80028dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80028a8:	4a0d      	ldr	r2, [pc, #52]	; (80028e0 <LoopForever+0xe>)
  movs r3, #0
 80028aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028ac:	e002      	b.n	80028b4 <LoopCopyDataInit>

080028ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028b2:	3304      	adds	r3, #4

080028b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028b8:	d3f9      	bcc.n	80028ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ba:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80028bc:	4c0a      	ldr	r4, [pc, #40]	; (80028e8 <LoopForever+0x16>)
  movs r3, #0
 80028be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028c0:	e001      	b.n	80028c6 <LoopFillZerobss>

080028c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c4:	3204      	adds	r2, #4

080028c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028c8:	d3fb      	bcc.n	80028c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80028ca:	f000 fde7 	bl	800349c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028ce:	f7ff fd91 	bl	80023f4 <main>

080028d2 <LoopForever>:

LoopForever:
  b LoopForever
 80028d2:	e7fe      	b.n	80028d2 <LoopForever>
  ldr   r0, =_estack
 80028d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80028d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028dc:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 80028e0:	08005684 	.word	0x08005684
  ldr r2, =_sbss
 80028e4:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 80028e8:	20000340 	.word	0x20000340

080028ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028ec:	e7fe      	b.n	80028ec <ADC_IRQHandler>

080028ee <__cvt>:
 80028ee:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028f2:	ec55 4b10 	vmov	r4, r5, d0
 80028f6:	2d00      	cmp	r5, #0
 80028f8:	460e      	mov	r6, r1
 80028fa:	4619      	mov	r1, r3
 80028fc:	462b      	mov	r3, r5
 80028fe:	bfbb      	ittet	lt
 8002900:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002904:	461d      	movlt	r5, r3
 8002906:	2300      	movge	r3, #0
 8002908:	232d      	movlt	r3, #45	; 0x2d
 800290a:	700b      	strb	r3, [r1, #0]
 800290c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800290e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002912:	4691      	mov	r9, r2
 8002914:	f023 0820 	bic.w	r8, r3, #32
 8002918:	bfbc      	itt	lt
 800291a:	4622      	movlt	r2, r4
 800291c:	4614      	movlt	r4, r2
 800291e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002922:	d005      	beq.n	8002930 <__cvt+0x42>
 8002924:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002928:	d100      	bne.n	800292c <__cvt+0x3e>
 800292a:	3601      	adds	r6, #1
 800292c:	2102      	movs	r1, #2
 800292e:	e000      	b.n	8002932 <__cvt+0x44>
 8002930:	2103      	movs	r1, #3
 8002932:	ab03      	add	r3, sp, #12
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	ab02      	add	r3, sp, #8
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	ec45 4b10 	vmov	d0, r4, r5
 800293e:	4653      	mov	r3, sl
 8002940:	4632      	mov	r2, r6
 8002942:	f000 fe5d 	bl	8003600 <_dtoa_r>
 8002946:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800294a:	4607      	mov	r7, r0
 800294c:	d102      	bne.n	8002954 <__cvt+0x66>
 800294e:	f019 0f01 	tst.w	r9, #1
 8002952:	d022      	beq.n	800299a <__cvt+0xac>
 8002954:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002958:	eb07 0906 	add.w	r9, r7, r6
 800295c:	d110      	bne.n	8002980 <__cvt+0x92>
 800295e:	783b      	ldrb	r3, [r7, #0]
 8002960:	2b30      	cmp	r3, #48	; 0x30
 8002962:	d10a      	bne.n	800297a <__cvt+0x8c>
 8002964:	2200      	movs	r2, #0
 8002966:	2300      	movs	r3, #0
 8002968:	4620      	mov	r0, r4
 800296a:	4629      	mov	r1, r5
 800296c:	f7fe f8b4 	bl	8000ad8 <__aeabi_dcmpeq>
 8002970:	b918      	cbnz	r0, 800297a <__cvt+0x8c>
 8002972:	f1c6 0601 	rsb	r6, r6, #1
 8002976:	f8ca 6000 	str.w	r6, [sl]
 800297a:	f8da 3000 	ldr.w	r3, [sl]
 800297e:	4499      	add	r9, r3
 8002980:	2200      	movs	r2, #0
 8002982:	2300      	movs	r3, #0
 8002984:	4620      	mov	r0, r4
 8002986:	4629      	mov	r1, r5
 8002988:	f7fe f8a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800298c:	b108      	cbz	r0, 8002992 <__cvt+0xa4>
 800298e:	f8cd 900c 	str.w	r9, [sp, #12]
 8002992:	2230      	movs	r2, #48	; 0x30
 8002994:	9b03      	ldr	r3, [sp, #12]
 8002996:	454b      	cmp	r3, r9
 8002998:	d307      	bcc.n	80029aa <__cvt+0xbc>
 800299a:	9b03      	ldr	r3, [sp, #12]
 800299c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800299e:	1bdb      	subs	r3, r3, r7
 80029a0:	4638      	mov	r0, r7
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	b004      	add	sp, #16
 80029a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029aa:	1c59      	adds	r1, r3, #1
 80029ac:	9103      	str	r1, [sp, #12]
 80029ae:	701a      	strb	r2, [r3, #0]
 80029b0:	e7f0      	b.n	8002994 <__cvt+0xa6>

080029b2 <__exponent>:
 80029b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80029b4:	4603      	mov	r3, r0
 80029b6:	2900      	cmp	r1, #0
 80029b8:	bfb8      	it	lt
 80029ba:	4249      	neglt	r1, r1
 80029bc:	f803 2b02 	strb.w	r2, [r3], #2
 80029c0:	bfb4      	ite	lt
 80029c2:	222d      	movlt	r2, #45	; 0x2d
 80029c4:	222b      	movge	r2, #43	; 0x2b
 80029c6:	2909      	cmp	r1, #9
 80029c8:	7042      	strb	r2, [r0, #1]
 80029ca:	dd2a      	ble.n	8002a22 <__exponent+0x70>
 80029cc:	f10d 0207 	add.w	r2, sp, #7
 80029d0:	4617      	mov	r7, r2
 80029d2:	260a      	movs	r6, #10
 80029d4:	4694      	mov	ip, r2
 80029d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80029da:	fb06 1415 	mls	r4, r6, r5, r1
 80029de:	3430      	adds	r4, #48	; 0x30
 80029e0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80029e4:	460c      	mov	r4, r1
 80029e6:	2c63      	cmp	r4, #99	; 0x63
 80029e8:	f102 32ff 	add.w	r2, r2, #4294967295
 80029ec:	4629      	mov	r1, r5
 80029ee:	dcf1      	bgt.n	80029d4 <__exponent+0x22>
 80029f0:	3130      	adds	r1, #48	; 0x30
 80029f2:	f1ac 0402 	sub.w	r4, ip, #2
 80029f6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80029fa:	1c41      	adds	r1, r0, #1
 80029fc:	4622      	mov	r2, r4
 80029fe:	42ba      	cmp	r2, r7
 8002a00:	d30a      	bcc.n	8002a18 <__exponent+0x66>
 8002a02:	f10d 0209 	add.w	r2, sp, #9
 8002a06:	eba2 020c 	sub.w	r2, r2, ip
 8002a0a:	42bc      	cmp	r4, r7
 8002a0c:	bf88      	it	hi
 8002a0e:	2200      	movhi	r2, #0
 8002a10:	4413      	add	r3, r2
 8002a12:	1a18      	subs	r0, r3, r0
 8002a14:	b003      	add	sp, #12
 8002a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a18:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002a1c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8002a20:	e7ed      	b.n	80029fe <__exponent+0x4c>
 8002a22:	2330      	movs	r3, #48	; 0x30
 8002a24:	3130      	adds	r1, #48	; 0x30
 8002a26:	7083      	strb	r3, [r0, #2]
 8002a28:	70c1      	strb	r1, [r0, #3]
 8002a2a:	1d03      	adds	r3, r0, #4
 8002a2c:	e7f1      	b.n	8002a12 <__exponent+0x60>
	...

08002a30 <_printf_float>:
 8002a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a34:	ed2d 8b02 	vpush	{d8}
 8002a38:	b08d      	sub	sp, #52	; 0x34
 8002a3a:	460c      	mov	r4, r1
 8002a3c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002a40:	4616      	mov	r6, r2
 8002a42:	461f      	mov	r7, r3
 8002a44:	4605      	mov	r5, r0
 8002a46:	f000 fcd9 	bl	80033fc <_localeconv_r>
 8002a4a:	f8d0 a000 	ldr.w	sl, [r0]
 8002a4e:	4650      	mov	r0, sl
 8002a50:	f7fd fc16 	bl	8000280 <strlen>
 8002a54:	2300      	movs	r3, #0
 8002a56:	930a      	str	r3, [sp, #40]	; 0x28
 8002a58:	6823      	ldr	r3, [r4, #0]
 8002a5a:	9305      	str	r3, [sp, #20]
 8002a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8002a60:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002a64:	3307      	adds	r3, #7
 8002a66:	f023 0307 	bic.w	r3, r3, #7
 8002a6a:	f103 0208 	add.w	r2, r3, #8
 8002a6e:	f8c8 2000 	str.w	r2, [r8]
 8002a72:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002a76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002a7a:	9307      	str	r3, [sp, #28]
 8002a7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8002a80:	ee08 0a10 	vmov	s16, r0
 8002a84:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8002a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002a8c:	4b9e      	ldr	r3, [pc, #632]	; (8002d08 <_printf_float+0x2d8>)
 8002a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a92:	f7fe f853 	bl	8000b3c <__aeabi_dcmpun>
 8002a96:	bb88      	cbnz	r0, 8002afc <_printf_float+0xcc>
 8002a98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002a9c:	4b9a      	ldr	r3, [pc, #616]	; (8002d08 <_printf_float+0x2d8>)
 8002a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa2:	f7fe f82d 	bl	8000b00 <__aeabi_dcmple>
 8002aa6:	bb48      	cbnz	r0, 8002afc <_printf_float+0xcc>
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2300      	movs	r3, #0
 8002aac:	4640      	mov	r0, r8
 8002aae:	4649      	mov	r1, r9
 8002ab0:	f7fe f81c 	bl	8000aec <__aeabi_dcmplt>
 8002ab4:	b110      	cbz	r0, 8002abc <_printf_float+0x8c>
 8002ab6:	232d      	movs	r3, #45	; 0x2d
 8002ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002abc:	4a93      	ldr	r2, [pc, #588]	; (8002d0c <_printf_float+0x2dc>)
 8002abe:	4b94      	ldr	r3, [pc, #592]	; (8002d10 <_printf_float+0x2e0>)
 8002ac0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002ac4:	bf94      	ite	ls
 8002ac6:	4690      	movls	r8, r2
 8002ac8:	4698      	movhi	r8, r3
 8002aca:	2303      	movs	r3, #3
 8002acc:	6123      	str	r3, [r4, #16]
 8002ace:	9b05      	ldr	r3, [sp, #20]
 8002ad0:	f023 0304 	bic.w	r3, r3, #4
 8002ad4:	6023      	str	r3, [r4, #0]
 8002ad6:	f04f 0900 	mov.w	r9, #0
 8002ada:	9700      	str	r7, [sp, #0]
 8002adc:	4633      	mov	r3, r6
 8002ade:	aa0b      	add	r2, sp, #44	; 0x2c
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	f000 f9da 	bl	8002e9c <_printf_common>
 8002ae8:	3001      	adds	r0, #1
 8002aea:	f040 8090 	bne.w	8002c0e <_printf_float+0x1de>
 8002aee:	f04f 30ff 	mov.w	r0, #4294967295
 8002af2:	b00d      	add	sp, #52	; 0x34
 8002af4:	ecbd 8b02 	vpop	{d8}
 8002af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002afc:	4642      	mov	r2, r8
 8002afe:	464b      	mov	r3, r9
 8002b00:	4640      	mov	r0, r8
 8002b02:	4649      	mov	r1, r9
 8002b04:	f7fe f81a 	bl	8000b3c <__aeabi_dcmpun>
 8002b08:	b140      	cbz	r0, 8002b1c <_printf_float+0xec>
 8002b0a:	464b      	mov	r3, r9
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bfbc      	itt	lt
 8002b10:	232d      	movlt	r3, #45	; 0x2d
 8002b12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002b16:	4a7f      	ldr	r2, [pc, #508]	; (8002d14 <_printf_float+0x2e4>)
 8002b18:	4b7f      	ldr	r3, [pc, #508]	; (8002d18 <_printf_float+0x2e8>)
 8002b1a:	e7d1      	b.n	8002ac0 <_printf_float+0x90>
 8002b1c:	6863      	ldr	r3, [r4, #4]
 8002b1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002b22:	9206      	str	r2, [sp, #24]
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	d13f      	bne.n	8002ba8 <_printf_float+0x178>
 8002b28:	2306      	movs	r3, #6
 8002b2a:	6063      	str	r3, [r4, #4]
 8002b2c:	9b05      	ldr	r3, [sp, #20]
 8002b2e:	6861      	ldr	r1, [r4, #4]
 8002b30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002b34:	2300      	movs	r3, #0
 8002b36:	9303      	str	r3, [sp, #12]
 8002b38:	ab0a      	add	r3, sp, #40	; 0x28
 8002b3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002b3e:	ab09      	add	r3, sp, #36	; 0x24
 8002b40:	ec49 8b10 	vmov	d0, r8, r9
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	6022      	str	r2, [r4, #0]
 8002b48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002b4c:	4628      	mov	r0, r5
 8002b4e:	f7ff fece 	bl	80028ee <__cvt>
 8002b52:	9b06      	ldr	r3, [sp, #24]
 8002b54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002b56:	2b47      	cmp	r3, #71	; 0x47
 8002b58:	4680      	mov	r8, r0
 8002b5a:	d108      	bne.n	8002b6e <_printf_float+0x13e>
 8002b5c:	1cc8      	adds	r0, r1, #3
 8002b5e:	db02      	blt.n	8002b66 <_printf_float+0x136>
 8002b60:	6863      	ldr	r3, [r4, #4]
 8002b62:	4299      	cmp	r1, r3
 8002b64:	dd41      	ble.n	8002bea <_printf_float+0x1ba>
 8002b66:	f1ab 0302 	sub.w	r3, fp, #2
 8002b6a:	fa5f fb83 	uxtb.w	fp, r3
 8002b6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002b72:	d820      	bhi.n	8002bb6 <_printf_float+0x186>
 8002b74:	3901      	subs	r1, #1
 8002b76:	465a      	mov	r2, fp
 8002b78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002b7c:	9109      	str	r1, [sp, #36]	; 0x24
 8002b7e:	f7ff ff18 	bl	80029b2 <__exponent>
 8002b82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b84:	1813      	adds	r3, r2, r0
 8002b86:	2a01      	cmp	r2, #1
 8002b88:	4681      	mov	r9, r0
 8002b8a:	6123      	str	r3, [r4, #16]
 8002b8c:	dc02      	bgt.n	8002b94 <_printf_float+0x164>
 8002b8e:	6822      	ldr	r2, [r4, #0]
 8002b90:	07d2      	lsls	r2, r2, #31
 8002b92:	d501      	bpl.n	8002b98 <_printf_float+0x168>
 8002b94:	3301      	adds	r3, #1
 8002b96:	6123      	str	r3, [r4, #16]
 8002b98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d09c      	beq.n	8002ada <_printf_float+0xaa>
 8002ba0:	232d      	movs	r3, #45	; 0x2d
 8002ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ba6:	e798      	b.n	8002ada <_printf_float+0xaa>
 8002ba8:	9a06      	ldr	r2, [sp, #24]
 8002baa:	2a47      	cmp	r2, #71	; 0x47
 8002bac:	d1be      	bne.n	8002b2c <_printf_float+0xfc>
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1bc      	bne.n	8002b2c <_printf_float+0xfc>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e7b9      	b.n	8002b2a <_printf_float+0xfa>
 8002bb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002bba:	d118      	bne.n	8002bee <_printf_float+0x1be>
 8002bbc:	2900      	cmp	r1, #0
 8002bbe:	6863      	ldr	r3, [r4, #4]
 8002bc0:	dd0b      	ble.n	8002bda <_printf_float+0x1aa>
 8002bc2:	6121      	str	r1, [r4, #16]
 8002bc4:	b913      	cbnz	r3, 8002bcc <_printf_float+0x19c>
 8002bc6:	6822      	ldr	r2, [r4, #0]
 8002bc8:	07d0      	lsls	r0, r2, #31
 8002bca:	d502      	bpl.n	8002bd2 <_printf_float+0x1a2>
 8002bcc:	3301      	adds	r3, #1
 8002bce:	440b      	add	r3, r1
 8002bd0:	6123      	str	r3, [r4, #16]
 8002bd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8002bd4:	f04f 0900 	mov.w	r9, #0
 8002bd8:	e7de      	b.n	8002b98 <_printf_float+0x168>
 8002bda:	b913      	cbnz	r3, 8002be2 <_printf_float+0x1b2>
 8002bdc:	6822      	ldr	r2, [r4, #0]
 8002bde:	07d2      	lsls	r2, r2, #31
 8002be0:	d501      	bpl.n	8002be6 <_printf_float+0x1b6>
 8002be2:	3302      	adds	r3, #2
 8002be4:	e7f4      	b.n	8002bd0 <_printf_float+0x1a0>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e7f2      	b.n	8002bd0 <_printf_float+0x1a0>
 8002bea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002bf0:	4299      	cmp	r1, r3
 8002bf2:	db05      	blt.n	8002c00 <_printf_float+0x1d0>
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	6121      	str	r1, [r4, #16]
 8002bf8:	07d8      	lsls	r0, r3, #31
 8002bfa:	d5ea      	bpl.n	8002bd2 <_printf_float+0x1a2>
 8002bfc:	1c4b      	adds	r3, r1, #1
 8002bfe:	e7e7      	b.n	8002bd0 <_printf_float+0x1a0>
 8002c00:	2900      	cmp	r1, #0
 8002c02:	bfd4      	ite	le
 8002c04:	f1c1 0202 	rsble	r2, r1, #2
 8002c08:	2201      	movgt	r2, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	e7e0      	b.n	8002bd0 <_printf_float+0x1a0>
 8002c0e:	6823      	ldr	r3, [r4, #0]
 8002c10:	055a      	lsls	r2, r3, #21
 8002c12:	d407      	bmi.n	8002c24 <_printf_float+0x1f4>
 8002c14:	6923      	ldr	r3, [r4, #16]
 8002c16:	4642      	mov	r2, r8
 8002c18:	4631      	mov	r1, r6
 8002c1a:	4628      	mov	r0, r5
 8002c1c:	47b8      	blx	r7
 8002c1e:	3001      	adds	r0, #1
 8002c20:	d12c      	bne.n	8002c7c <_printf_float+0x24c>
 8002c22:	e764      	b.n	8002aee <_printf_float+0xbe>
 8002c24:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002c28:	f240 80e0 	bls.w	8002dec <_printf_float+0x3bc>
 8002c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002c30:	2200      	movs	r2, #0
 8002c32:	2300      	movs	r3, #0
 8002c34:	f7fd ff50 	bl	8000ad8 <__aeabi_dcmpeq>
 8002c38:	2800      	cmp	r0, #0
 8002c3a:	d034      	beq.n	8002ca6 <_printf_float+0x276>
 8002c3c:	4a37      	ldr	r2, [pc, #220]	; (8002d1c <_printf_float+0x2ec>)
 8002c3e:	2301      	movs	r3, #1
 8002c40:	4631      	mov	r1, r6
 8002c42:	4628      	mov	r0, r5
 8002c44:	47b8      	blx	r7
 8002c46:	3001      	adds	r0, #1
 8002c48:	f43f af51 	beq.w	8002aee <_printf_float+0xbe>
 8002c4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002c50:	429a      	cmp	r2, r3
 8002c52:	db02      	blt.n	8002c5a <_printf_float+0x22a>
 8002c54:	6823      	ldr	r3, [r4, #0]
 8002c56:	07d8      	lsls	r0, r3, #31
 8002c58:	d510      	bpl.n	8002c7c <_printf_float+0x24c>
 8002c5a:	ee18 3a10 	vmov	r3, s16
 8002c5e:	4652      	mov	r2, sl
 8002c60:	4631      	mov	r1, r6
 8002c62:	4628      	mov	r0, r5
 8002c64:	47b8      	blx	r7
 8002c66:	3001      	adds	r0, #1
 8002c68:	f43f af41 	beq.w	8002aee <_printf_float+0xbe>
 8002c6c:	f04f 0800 	mov.w	r8, #0
 8002c70:	f104 091a 	add.w	r9, r4, #26
 8002c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c76:	3b01      	subs	r3, #1
 8002c78:	4543      	cmp	r3, r8
 8002c7a:	dc09      	bgt.n	8002c90 <_printf_float+0x260>
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	079b      	lsls	r3, r3, #30
 8002c80:	f100 8107 	bmi.w	8002e92 <_printf_float+0x462>
 8002c84:	68e0      	ldr	r0, [r4, #12]
 8002c86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002c88:	4298      	cmp	r0, r3
 8002c8a:	bfb8      	it	lt
 8002c8c:	4618      	movlt	r0, r3
 8002c8e:	e730      	b.n	8002af2 <_printf_float+0xc2>
 8002c90:	2301      	movs	r3, #1
 8002c92:	464a      	mov	r2, r9
 8002c94:	4631      	mov	r1, r6
 8002c96:	4628      	mov	r0, r5
 8002c98:	47b8      	blx	r7
 8002c9a:	3001      	adds	r0, #1
 8002c9c:	f43f af27 	beq.w	8002aee <_printf_float+0xbe>
 8002ca0:	f108 0801 	add.w	r8, r8, #1
 8002ca4:	e7e6      	b.n	8002c74 <_printf_float+0x244>
 8002ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	dc39      	bgt.n	8002d20 <_printf_float+0x2f0>
 8002cac:	4a1b      	ldr	r2, [pc, #108]	; (8002d1c <_printf_float+0x2ec>)
 8002cae:	2301      	movs	r3, #1
 8002cb0:	4631      	mov	r1, r6
 8002cb2:	4628      	mov	r0, r5
 8002cb4:	47b8      	blx	r7
 8002cb6:	3001      	adds	r0, #1
 8002cb8:	f43f af19 	beq.w	8002aee <_printf_float+0xbe>
 8002cbc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	d102      	bne.n	8002cca <_printf_float+0x29a>
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	07d9      	lsls	r1, r3, #31
 8002cc8:	d5d8      	bpl.n	8002c7c <_printf_float+0x24c>
 8002cca:	ee18 3a10 	vmov	r3, s16
 8002cce:	4652      	mov	r2, sl
 8002cd0:	4631      	mov	r1, r6
 8002cd2:	4628      	mov	r0, r5
 8002cd4:	47b8      	blx	r7
 8002cd6:	3001      	adds	r0, #1
 8002cd8:	f43f af09 	beq.w	8002aee <_printf_float+0xbe>
 8002cdc:	f04f 0900 	mov.w	r9, #0
 8002ce0:	f104 0a1a 	add.w	sl, r4, #26
 8002ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ce6:	425b      	negs	r3, r3
 8002ce8:	454b      	cmp	r3, r9
 8002cea:	dc01      	bgt.n	8002cf0 <_printf_float+0x2c0>
 8002cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002cee:	e792      	b.n	8002c16 <_printf_float+0x1e6>
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	4652      	mov	r2, sl
 8002cf4:	4631      	mov	r1, r6
 8002cf6:	4628      	mov	r0, r5
 8002cf8:	47b8      	blx	r7
 8002cfa:	3001      	adds	r0, #1
 8002cfc:	f43f aef7 	beq.w	8002aee <_printf_float+0xbe>
 8002d00:	f109 0901 	add.w	r9, r9, #1
 8002d04:	e7ee      	b.n	8002ce4 <_printf_float+0x2b4>
 8002d06:	bf00      	nop
 8002d08:	7fefffff 	.word	0x7fefffff
 8002d0c:	0800530d 	.word	0x0800530d
 8002d10:	08005311 	.word	0x08005311
 8002d14:	08005315 	.word	0x08005315
 8002d18:	08005319 	.word	0x08005319
 8002d1c:	0800531d 	.word	0x0800531d
 8002d20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d24:	429a      	cmp	r2, r3
 8002d26:	bfa8      	it	ge
 8002d28:	461a      	movge	r2, r3
 8002d2a:	2a00      	cmp	r2, #0
 8002d2c:	4691      	mov	r9, r2
 8002d2e:	dc37      	bgt.n	8002da0 <_printf_float+0x370>
 8002d30:	f04f 0b00 	mov.w	fp, #0
 8002d34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002d38:	f104 021a 	add.w	r2, r4, #26
 8002d3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d3e:	9305      	str	r3, [sp, #20]
 8002d40:	eba3 0309 	sub.w	r3, r3, r9
 8002d44:	455b      	cmp	r3, fp
 8002d46:	dc33      	bgt.n	8002db0 <_printf_float+0x380>
 8002d48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	db3b      	blt.n	8002dc8 <_printf_float+0x398>
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	07da      	lsls	r2, r3, #31
 8002d54:	d438      	bmi.n	8002dc8 <_printf_float+0x398>
 8002d56:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002d5a:	eba2 0903 	sub.w	r9, r2, r3
 8002d5e:	9b05      	ldr	r3, [sp, #20]
 8002d60:	1ad2      	subs	r2, r2, r3
 8002d62:	4591      	cmp	r9, r2
 8002d64:	bfa8      	it	ge
 8002d66:	4691      	movge	r9, r2
 8002d68:	f1b9 0f00 	cmp.w	r9, #0
 8002d6c:	dc35      	bgt.n	8002dda <_printf_float+0x3aa>
 8002d6e:	f04f 0800 	mov.w	r8, #0
 8002d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002d76:	f104 0a1a 	add.w	sl, r4, #26
 8002d7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d7e:	1a9b      	subs	r3, r3, r2
 8002d80:	eba3 0309 	sub.w	r3, r3, r9
 8002d84:	4543      	cmp	r3, r8
 8002d86:	f77f af79 	ble.w	8002c7c <_printf_float+0x24c>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	4652      	mov	r2, sl
 8002d8e:	4631      	mov	r1, r6
 8002d90:	4628      	mov	r0, r5
 8002d92:	47b8      	blx	r7
 8002d94:	3001      	adds	r0, #1
 8002d96:	f43f aeaa 	beq.w	8002aee <_printf_float+0xbe>
 8002d9a:	f108 0801 	add.w	r8, r8, #1
 8002d9e:	e7ec      	b.n	8002d7a <_printf_float+0x34a>
 8002da0:	4613      	mov	r3, r2
 8002da2:	4631      	mov	r1, r6
 8002da4:	4642      	mov	r2, r8
 8002da6:	4628      	mov	r0, r5
 8002da8:	47b8      	blx	r7
 8002daa:	3001      	adds	r0, #1
 8002dac:	d1c0      	bne.n	8002d30 <_printf_float+0x300>
 8002dae:	e69e      	b.n	8002aee <_printf_float+0xbe>
 8002db0:	2301      	movs	r3, #1
 8002db2:	4631      	mov	r1, r6
 8002db4:	4628      	mov	r0, r5
 8002db6:	9205      	str	r2, [sp, #20]
 8002db8:	47b8      	blx	r7
 8002dba:	3001      	adds	r0, #1
 8002dbc:	f43f ae97 	beq.w	8002aee <_printf_float+0xbe>
 8002dc0:	9a05      	ldr	r2, [sp, #20]
 8002dc2:	f10b 0b01 	add.w	fp, fp, #1
 8002dc6:	e7b9      	b.n	8002d3c <_printf_float+0x30c>
 8002dc8:	ee18 3a10 	vmov	r3, s16
 8002dcc:	4652      	mov	r2, sl
 8002dce:	4631      	mov	r1, r6
 8002dd0:	4628      	mov	r0, r5
 8002dd2:	47b8      	blx	r7
 8002dd4:	3001      	adds	r0, #1
 8002dd6:	d1be      	bne.n	8002d56 <_printf_float+0x326>
 8002dd8:	e689      	b.n	8002aee <_printf_float+0xbe>
 8002dda:	9a05      	ldr	r2, [sp, #20]
 8002ddc:	464b      	mov	r3, r9
 8002dde:	4442      	add	r2, r8
 8002de0:	4631      	mov	r1, r6
 8002de2:	4628      	mov	r0, r5
 8002de4:	47b8      	blx	r7
 8002de6:	3001      	adds	r0, #1
 8002de8:	d1c1      	bne.n	8002d6e <_printf_float+0x33e>
 8002dea:	e680      	b.n	8002aee <_printf_float+0xbe>
 8002dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002dee:	2a01      	cmp	r2, #1
 8002df0:	dc01      	bgt.n	8002df6 <_printf_float+0x3c6>
 8002df2:	07db      	lsls	r3, r3, #31
 8002df4:	d53a      	bpl.n	8002e6c <_printf_float+0x43c>
 8002df6:	2301      	movs	r3, #1
 8002df8:	4642      	mov	r2, r8
 8002dfa:	4631      	mov	r1, r6
 8002dfc:	4628      	mov	r0, r5
 8002dfe:	47b8      	blx	r7
 8002e00:	3001      	adds	r0, #1
 8002e02:	f43f ae74 	beq.w	8002aee <_printf_float+0xbe>
 8002e06:	ee18 3a10 	vmov	r3, s16
 8002e0a:	4652      	mov	r2, sl
 8002e0c:	4631      	mov	r1, r6
 8002e0e:	4628      	mov	r0, r5
 8002e10:	47b8      	blx	r7
 8002e12:	3001      	adds	r0, #1
 8002e14:	f43f ae6b 	beq.w	8002aee <_printf_float+0xbe>
 8002e18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	2300      	movs	r3, #0
 8002e20:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8002e24:	f7fd fe58 	bl	8000ad8 <__aeabi_dcmpeq>
 8002e28:	b9d8      	cbnz	r0, 8002e62 <_printf_float+0x432>
 8002e2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8002e2e:	f108 0201 	add.w	r2, r8, #1
 8002e32:	4631      	mov	r1, r6
 8002e34:	4628      	mov	r0, r5
 8002e36:	47b8      	blx	r7
 8002e38:	3001      	adds	r0, #1
 8002e3a:	d10e      	bne.n	8002e5a <_printf_float+0x42a>
 8002e3c:	e657      	b.n	8002aee <_printf_float+0xbe>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	4652      	mov	r2, sl
 8002e42:	4631      	mov	r1, r6
 8002e44:	4628      	mov	r0, r5
 8002e46:	47b8      	blx	r7
 8002e48:	3001      	adds	r0, #1
 8002e4a:	f43f ae50 	beq.w	8002aee <_printf_float+0xbe>
 8002e4e:	f108 0801 	add.w	r8, r8, #1
 8002e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e54:	3b01      	subs	r3, #1
 8002e56:	4543      	cmp	r3, r8
 8002e58:	dcf1      	bgt.n	8002e3e <_printf_float+0x40e>
 8002e5a:	464b      	mov	r3, r9
 8002e5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002e60:	e6da      	b.n	8002c18 <_printf_float+0x1e8>
 8002e62:	f04f 0800 	mov.w	r8, #0
 8002e66:	f104 0a1a 	add.w	sl, r4, #26
 8002e6a:	e7f2      	b.n	8002e52 <_printf_float+0x422>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	4642      	mov	r2, r8
 8002e70:	e7df      	b.n	8002e32 <_printf_float+0x402>
 8002e72:	2301      	movs	r3, #1
 8002e74:	464a      	mov	r2, r9
 8002e76:	4631      	mov	r1, r6
 8002e78:	4628      	mov	r0, r5
 8002e7a:	47b8      	blx	r7
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	f43f ae36 	beq.w	8002aee <_printf_float+0xbe>
 8002e82:	f108 0801 	add.w	r8, r8, #1
 8002e86:	68e3      	ldr	r3, [r4, #12]
 8002e88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e8a:	1a5b      	subs	r3, r3, r1
 8002e8c:	4543      	cmp	r3, r8
 8002e8e:	dcf0      	bgt.n	8002e72 <_printf_float+0x442>
 8002e90:	e6f8      	b.n	8002c84 <_printf_float+0x254>
 8002e92:	f04f 0800 	mov.w	r8, #0
 8002e96:	f104 0919 	add.w	r9, r4, #25
 8002e9a:	e7f4      	b.n	8002e86 <_printf_float+0x456>

08002e9c <_printf_common>:
 8002e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ea0:	4616      	mov	r6, r2
 8002ea2:	4699      	mov	r9, r3
 8002ea4:	688a      	ldr	r2, [r1, #8]
 8002ea6:	690b      	ldr	r3, [r1, #16]
 8002ea8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002eac:	4293      	cmp	r3, r2
 8002eae:	bfb8      	it	lt
 8002eb0:	4613      	movlt	r3, r2
 8002eb2:	6033      	str	r3, [r6, #0]
 8002eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002eb8:	4607      	mov	r7, r0
 8002eba:	460c      	mov	r4, r1
 8002ebc:	b10a      	cbz	r2, 8002ec2 <_printf_common+0x26>
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	6033      	str	r3, [r6, #0]
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	0699      	lsls	r1, r3, #26
 8002ec6:	bf42      	ittt	mi
 8002ec8:	6833      	ldrmi	r3, [r6, #0]
 8002eca:	3302      	addmi	r3, #2
 8002ecc:	6033      	strmi	r3, [r6, #0]
 8002ece:	6825      	ldr	r5, [r4, #0]
 8002ed0:	f015 0506 	ands.w	r5, r5, #6
 8002ed4:	d106      	bne.n	8002ee4 <_printf_common+0x48>
 8002ed6:	f104 0a19 	add.w	sl, r4, #25
 8002eda:	68e3      	ldr	r3, [r4, #12]
 8002edc:	6832      	ldr	r2, [r6, #0]
 8002ede:	1a9b      	subs	r3, r3, r2
 8002ee0:	42ab      	cmp	r3, r5
 8002ee2:	dc26      	bgt.n	8002f32 <_printf_common+0x96>
 8002ee4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ee8:	1e13      	subs	r3, r2, #0
 8002eea:	6822      	ldr	r2, [r4, #0]
 8002eec:	bf18      	it	ne
 8002eee:	2301      	movne	r3, #1
 8002ef0:	0692      	lsls	r2, r2, #26
 8002ef2:	d42b      	bmi.n	8002f4c <_printf_common+0xb0>
 8002ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ef8:	4649      	mov	r1, r9
 8002efa:	4638      	mov	r0, r7
 8002efc:	47c0      	blx	r8
 8002efe:	3001      	adds	r0, #1
 8002f00:	d01e      	beq.n	8002f40 <_printf_common+0xa4>
 8002f02:	6823      	ldr	r3, [r4, #0]
 8002f04:	6922      	ldr	r2, [r4, #16]
 8002f06:	f003 0306 	and.w	r3, r3, #6
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	bf02      	ittt	eq
 8002f0e:	68e5      	ldreq	r5, [r4, #12]
 8002f10:	6833      	ldreq	r3, [r6, #0]
 8002f12:	1aed      	subeq	r5, r5, r3
 8002f14:	68a3      	ldr	r3, [r4, #8]
 8002f16:	bf0c      	ite	eq
 8002f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f1c:	2500      	movne	r5, #0
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	bfc4      	itt	gt
 8002f22:	1a9b      	subgt	r3, r3, r2
 8002f24:	18ed      	addgt	r5, r5, r3
 8002f26:	2600      	movs	r6, #0
 8002f28:	341a      	adds	r4, #26
 8002f2a:	42b5      	cmp	r5, r6
 8002f2c:	d11a      	bne.n	8002f64 <_printf_common+0xc8>
 8002f2e:	2000      	movs	r0, #0
 8002f30:	e008      	b.n	8002f44 <_printf_common+0xa8>
 8002f32:	2301      	movs	r3, #1
 8002f34:	4652      	mov	r2, sl
 8002f36:	4649      	mov	r1, r9
 8002f38:	4638      	mov	r0, r7
 8002f3a:	47c0      	blx	r8
 8002f3c:	3001      	adds	r0, #1
 8002f3e:	d103      	bne.n	8002f48 <_printf_common+0xac>
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295
 8002f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f48:	3501      	adds	r5, #1
 8002f4a:	e7c6      	b.n	8002eda <_printf_common+0x3e>
 8002f4c:	18e1      	adds	r1, r4, r3
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	2030      	movs	r0, #48	; 0x30
 8002f52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f56:	4422      	add	r2, r4
 8002f58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f60:	3302      	adds	r3, #2
 8002f62:	e7c7      	b.n	8002ef4 <_printf_common+0x58>
 8002f64:	2301      	movs	r3, #1
 8002f66:	4622      	mov	r2, r4
 8002f68:	4649      	mov	r1, r9
 8002f6a:	4638      	mov	r0, r7
 8002f6c:	47c0      	blx	r8
 8002f6e:	3001      	adds	r0, #1
 8002f70:	d0e6      	beq.n	8002f40 <_printf_common+0xa4>
 8002f72:	3601      	adds	r6, #1
 8002f74:	e7d9      	b.n	8002f2a <_printf_common+0x8e>
	...

08002f78 <_printf_i>:
 8002f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f7c:	7e0f      	ldrb	r7, [r1, #24]
 8002f7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f80:	2f78      	cmp	r7, #120	; 0x78
 8002f82:	4691      	mov	r9, r2
 8002f84:	4680      	mov	r8, r0
 8002f86:	460c      	mov	r4, r1
 8002f88:	469a      	mov	sl, r3
 8002f8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f8e:	d807      	bhi.n	8002fa0 <_printf_i+0x28>
 8002f90:	2f62      	cmp	r7, #98	; 0x62
 8002f92:	d80a      	bhi.n	8002faa <_printf_i+0x32>
 8002f94:	2f00      	cmp	r7, #0
 8002f96:	f000 80d4 	beq.w	8003142 <_printf_i+0x1ca>
 8002f9a:	2f58      	cmp	r7, #88	; 0x58
 8002f9c:	f000 80c0 	beq.w	8003120 <_printf_i+0x1a8>
 8002fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002fa8:	e03a      	b.n	8003020 <_printf_i+0xa8>
 8002faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002fae:	2b15      	cmp	r3, #21
 8002fb0:	d8f6      	bhi.n	8002fa0 <_printf_i+0x28>
 8002fb2:	a101      	add	r1, pc, #4	; (adr r1, 8002fb8 <_printf_i+0x40>)
 8002fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fb8:	08003011 	.word	0x08003011
 8002fbc:	08003025 	.word	0x08003025
 8002fc0:	08002fa1 	.word	0x08002fa1
 8002fc4:	08002fa1 	.word	0x08002fa1
 8002fc8:	08002fa1 	.word	0x08002fa1
 8002fcc:	08002fa1 	.word	0x08002fa1
 8002fd0:	08003025 	.word	0x08003025
 8002fd4:	08002fa1 	.word	0x08002fa1
 8002fd8:	08002fa1 	.word	0x08002fa1
 8002fdc:	08002fa1 	.word	0x08002fa1
 8002fe0:	08002fa1 	.word	0x08002fa1
 8002fe4:	08003129 	.word	0x08003129
 8002fe8:	08003051 	.word	0x08003051
 8002fec:	080030e3 	.word	0x080030e3
 8002ff0:	08002fa1 	.word	0x08002fa1
 8002ff4:	08002fa1 	.word	0x08002fa1
 8002ff8:	0800314b 	.word	0x0800314b
 8002ffc:	08002fa1 	.word	0x08002fa1
 8003000:	08003051 	.word	0x08003051
 8003004:	08002fa1 	.word	0x08002fa1
 8003008:	08002fa1 	.word	0x08002fa1
 800300c:	080030eb 	.word	0x080030eb
 8003010:	682b      	ldr	r3, [r5, #0]
 8003012:	1d1a      	adds	r2, r3, #4
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	602a      	str	r2, [r5, #0]
 8003018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800301c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003020:	2301      	movs	r3, #1
 8003022:	e09f      	b.n	8003164 <_printf_i+0x1ec>
 8003024:	6820      	ldr	r0, [r4, #0]
 8003026:	682b      	ldr	r3, [r5, #0]
 8003028:	0607      	lsls	r7, r0, #24
 800302a:	f103 0104 	add.w	r1, r3, #4
 800302e:	6029      	str	r1, [r5, #0]
 8003030:	d501      	bpl.n	8003036 <_printf_i+0xbe>
 8003032:	681e      	ldr	r6, [r3, #0]
 8003034:	e003      	b.n	800303e <_printf_i+0xc6>
 8003036:	0646      	lsls	r6, r0, #25
 8003038:	d5fb      	bpl.n	8003032 <_printf_i+0xba>
 800303a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800303e:	2e00      	cmp	r6, #0
 8003040:	da03      	bge.n	800304a <_printf_i+0xd2>
 8003042:	232d      	movs	r3, #45	; 0x2d
 8003044:	4276      	negs	r6, r6
 8003046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800304a:	485a      	ldr	r0, [pc, #360]	; (80031b4 <_printf_i+0x23c>)
 800304c:	230a      	movs	r3, #10
 800304e:	e012      	b.n	8003076 <_printf_i+0xfe>
 8003050:	682b      	ldr	r3, [r5, #0]
 8003052:	6820      	ldr	r0, [r4, #0]
 8003054:	1d19      	adds	r1, r3, #4
 8003056:	6029      	str	r1, [r5, #0]
 8003058:	0605      	lsls	r5, r0, #24
 800305a:	d501      	bpl.n	8003060 <_printf_i+0xe8>
 800305c:	681e      	ldr	r6, [r3, #0]
 800305e:	e002      	b.n	8003066 <_printf_i+0xee>
 8003060:	0641      	lsls	r1, r0, #25
 8003062:	d5fb      	bpl.n	800305c <_printf_i+0xe4>
 8003064:	881e      	ldrh	r6, [r3, #0]
 8003066:	4853      	ldr	r0, [pc, #332]	; (80031b4 <_printf_i+0x23c>)
 8003068:	2f6f      	cmp	r7, #111	; 0x6f
 800306a:	bf0c      	ite	eq
 800306c:	2308      	moveq	r3, #8
 800306e:	230a      	movne	r3, #10
 8003070:	2100      	movs	r1, #0
 8003072:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003076:	6865      	ldr	r5, [r4, #4]
 8003078:	60a5      	str	r5, [r4, #8]
 800307a:	2d00      	cmp	r5, #0
 800307c:	bfa2      	ittt	ge
 800307e:	6821      	ldrge	r1, [r4, #0]
 8003080:	f021 0104 	bicge.w	r1, r1, #4
 8003084:	6021      	strge	r1, [r4, #0]
 8003086:	b90e      	cbnz	r6, 800308c <_printf_i+0x114>
 8003088:	2d00      	cmp	r5, #0
 800308a:	d04b      	beq.n	8003124 <_printf_i+0x1ac>
 800308c:	4615      	mov	r5, r2
 800308e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003092:	fb03 6711 	mls	r7, r3, r1, r6
 8003096:	5dc7      	ldrb	r7, [r0, r7]
 8003098:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800309c:	4637      	mov	r7, r6
 800309e:	42bb      	cmp	r3, r7
 80030a0:	460e      	mov	r6, r1
 80030a2:	d9f4      	bls.n	800308e <_printf_i+0x116>
 80030a4:	2b08      	cmp	r3, #8
 80030a6:	d10b      	bne.n	80030c0 <_printf_i+0x148>
 80030a8:	6823      	ldr	r3, [r4, #0]
 80030aa:	07de      	lsls	r6, r3, #31
 80030ac:	d508      	bpl.n	80030c0 <_printf_i+0x148>
 80030ae:	6923      	ldr	r3, [r4, #16]
 80030b0:	6861      	ldr	r1, [r4, #4]
 80030b2:	4299      	cmp	r1, r3
 80030b4:	bfde      	ittt	le
 80030b6:	2330      	movle	r3, #48	; 0x30
 80030b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80030bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80030c0:	1b52      	subs	r2, r2, r5
 80030c2:	6122      	str	r2, [r4, #16]
 80030c4:	f8cd a000 	str.w	sl, [sp]
 80030c8:	464b      	mov	r3, r9
 80030ca:	aa03      	add	r2, sp, #12
 80030cc:	4621      	mov	r1, r4
 80030ce:	4640      	mov	r0, r8
 80030d0:	f7ff fee4 	bl	8002e9c <_printf_common>
 80030d4:	3001      	adds	r0, #1
 80030d6:	d14a      	bne.n	800316e <_printf_i+0x1f6>
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	b004      	add	sp, #16
 80030de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	f043 0320 	orr.w	r3, r3, #32
 80030e8:	6023      	str	r3, [r4, #0]
 80030ea:	4833      	ldr	r0, [pc, #204]	; (80031b8 <_printf_i+0x240>)
 80030ec:	2778      	movs	r7, #120	; 0x78
 80030ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80030f2:	6823      	ldr	r3, [r4, #0]
 80030f4:	6829      	ldr	r1, [r5, #0]
 80030f6:	061f      	lsls	r7, r3, #24
 80030f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80030fc:	d402      	bmi.n	8003104 <_printf_i+0x18c>
 80030fe:	065f      	lsls	r7, r3, #25
 8003100:	bf48      	it	mi
 8003102:	b2b6      	uxthmi	r6, r6
 8003104:	07df      	lsls	r7, r3, #31
 8003106:	bf48      	it	mi
 8003108:	f043 0320 	orrmi.w	r3, r3, #32
 800310c:	6029      	str	r1, [r5, #0]
 800310e:	bf48      	it	mi
 8003110:	6023      	strmi	r3, [r4, #0]
 8003112:	b91e      	cbnz	r6, 800311c <_printf_i+0x1a4>
 8003114:	6823      	ldr	r3, [r4, #0]
 8003116:	f023 0320 	bic.w	r3, r3, #32
 800311a:	6023      	str	r3, [r4, #0]
 800311c:	2310      	movs	r3, #16
 800311e:	e7a7      	b.n	8003070 <_printf_i+0xf8>
 8003120:	4824      	ldr	r0, [pc, #144]	; (80031b4 <_printf_i+0x23c>)
 8003122:	e7e4      	b.n	80030ee <_printf_i+0x176>
 8003124:	4615      	mov	r5, r2
 8003126:	e7bd      	b.n	80030a4 <_printf_i+0x12c>
 8003128:	682b      	ldr	r3, [r5, #0]
 800312a:	6826      	ldr	r6, [r4, #0]
 800312c:	6961      	ldr	r1, [r4, #20]
 800312e:	1d18      	adds	r0, r3, #4
 8003130:	6028      	str	r0, [r5, #0]
 8003132:	0635      	lsls	r5, r6, #24
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	d501      	bpl.n	800313c <_printf_i+0x1c4>
 8003138:	6019      	str	r1, [r3, #0]
 800313a:	e002      	b.n	8003142 <_printf_i+0x1ca>
 800313c:	0670      	lsls	r0, r6, #25
 800313e:	d5fb      	bpl.n	8003138 <_printf_i+0x1c0>
 8003140:	8019      	strh	r1, [r3, #0]
 8003142:	2300      	movs	r3, #0
 8003144:	6123      	str	r3, [r4, #16]
 8003146:	4615      	mov	r5, r2
 8003148:	e7bc      	b.n	80030c4 <_printf_i+0x14c>
 800314a:	682b      	ldr	r3, [r5, #0]
 800314c:	1d1a      	adds	r2, r3, #4
 800314e:	602a      	str	r2, [r5, #0]
 8003150:	681d      	ldr	r5, [r3, #0]
 8003152:	6862      	ldr	r2, [r4, #4]
 8003154:	2100      	movs	r1, #0
 8003156:	4628      	mov	r0, r5
 8003158:	f7fd f842 	bl	80001e0 <memchr>
 800315c:	b108      	cbz	r0, 8003162 <_printf_i+0x1ea>
 800315e:	1b40      	subs	r0, r0, r5
 8003160:	6060      	str	r0, [r4, #4]
 8003162:	6863      	ldr	r3, [r4, #4]
 8003164:	6123      	str	r3, [r4, #16]
 8003166:	2300      	movs	r3, #0
 8003168:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800316c:	e7aa      	b.n	80030c4 <_printf_i+0x14c>
 800316e:	6923      	ldr	r3, [r4, #16]
 8003170:	462a      	mov	r2, r5
 8003172:	4649      	mov	r1, r9
 8003174:	4640      	mov	r0, r8
 8003176:	47d0      	blx	sl
 8003178:	3001      	adds	r0, #1
 800317a:	d0ad      	beq.n	80030d8 <_printf_i+0x160>
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	079b      	lsls	r3, r3, #30
 8003180:	d413      	bmi.n	80031aa <_printf_i+0x232>
 8003182:	68e0      	ldr	r0, [r4, #12]
 8003184:	9b03      	ldr	r3, [sp, #12]
 8003186:	4298      	cmp	r0, r3
 8003188:	bfb8      	it	lt
 800318a:	4618      	movlt	r0, r3
 800318c:	e7a6      	b.n	80030dc <_printf_i+0x164>
 800318e:	2301      	movs	r3, #1
 8003190:	4632      	mov	r2, r6
 8003192:	4649      	mov	r1, r9
 8003194:	4640      	mov	r0, r8
 8003196:	47d0      	blx	sl
 8003198:	3001      	adds	r0, #1
 800319a:	d09d      	beq.n	80030d8 <_printf_i+0x160>
 800319c:	3501      	adds	r5, #1
 800319e:	68e3      	ldr	r3, [r4, #12]
 80031a0:	9903      	ldr	r1, [sp, #12]
 80031a2:	1a5b      	subs	r3, r3, r1
 80031a4:	42ab      	cmp	r3, r5
 80031a6:	dcf2      	bgt.n	800318e <_printf_i+0x216>
 80031a8:	e7eb      	b.n	8003182 <_printf_i+0x20a>
 80031aa:	2500      	movs	r5, #0
 80031ac:	f104 0619 	add.w	r6, r4, #25
 80031b0:	e7f5      	b.n	800319e <_printf_i+0x226>
 80031b2:	bf00      	nop
 80031b4:	0800531f 	.word	0x0800531f
 80031b8:	08005330 	.word	0x08005330

080031bc <std>:
 80031bc:	2300      	movs	r3, #0
 80031be:	b510      	push	{r4, lr}
 80031c0:	4604      	mov	r4, r0
 80031c2:	e9c0 3300 	strd	r3, r3, [r0]
 80031c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031ca:	6083      	str	r3, [r0, #8]
 80031cc:	8181      	strh	r1, [r0, #12]
 80031ce:	6643      	str	r3, [r0, #100]	; 0x64
 80031d0:	81c2      	strh	r2, [r0, #14]
 80031d2:	6183      	str	r3, [r0, #24]
 80031d4:	4619      	mov	r1, r3
 80031d6:	2208      	movs	r2, #8
 80031d8:	305c      	adds	r0, #92	; 0x5c
 80031da:	f000 f906 	bl	80033ea <memset>
 80031de:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <std+0x58>)
 80031e0:	6263      	str	r3, [r4, #36]	; 0x24
 80031e2:	4b0d      	ldr	r3, [pc, #52]	; (8003218 <std+0x5c>)
 80031e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <std+0x60>)
 80031e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80031ea:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <std+0x64>)
 80031ec:	6323      	str	r3, [r4, #48]	; 0x30
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <std+0x68>)
 80031f0:	6224      	str	r4, [r4, #32]
 80031f2:	429c      	cmp	r4, r3
 80031f4:	d006      	beq.n	8003204 <std+0x48>
 80031f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80031fa:	4294      	cmp	r4, r2
 80031fc:	d002      	beq.n	8003204 <std+0x48>
 80031fe:	33d0      	adds	r3, #208	; 0xd0
 8003200:	429c      	cmp	r4, r3
 8003202:	d105      	bne.n	8003210 <std+0x54>
 8003204:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800320c:	f000 b96a 	b.w	80034e4 <__retarget_lock_init_recursive>
 8003210:	bd10      	pop	{r4, pc}
 8003212:	bf00      	nop
 8003214:	08003365 	.word	0x08003365
 8003218:	08003387 	.word	0x08003387
 800321c:	080033bf 	.word	0x080033bf
 8003220:	080033e3 	.word	0x080033e3
 8003224:	200001f4 	.word	0x200001f4

08003228 <stdio_exit_handler>:
 8003228:	4a02      	ldr	r2, [pc, #8]	; (8003234 <stdio_exit_handler+0xc>)
 800322a:	4903      	ldr	r1, [pc, #12]	; (8003238 <stdio_exit_handler+0x10>)
 800322c:	4803      	ldr	r0, [pc, #12]	; (800323c <stdio_exit_handler+0x14>)
 800322e:	f000 b869 	b.w	8003304 <_fwalk_sglue>
 8003232:	bf00      	nop
 8003234:	20000008 	.word	0x20000008
 8003238:	08004e71 	.word	0x08004e71
 800323c:	20000014 	.word	0x20000014

08003240 <cleanup_stdio>:
 8003240:	6841      	ldr	r1, [r0, #4]
 8003242:	4b0c      	ldr	r3, [pc, #48]	; (8003274 <cleanup_stdio+0x34>)
 8003244:	4299      	cmp	r1, r3
 8003246:	b510      	push	{r4, lr}
 8003248:	4604      	mov	r4, r0
 800324a:	d001      	beq.n	8003250 <cleanup_stdio+0x10>
 800324c:	f001 fe10 	bl	8004e70 <_fflush_r>
 8003250:	68a1      	ldr	r1, [r4, #8]
 8003252:	4b09      	ldr	r3, [pc, #36]	; (8003278 <cleanup_stdio+0x38>)
 8003254:	4299      	cmp	r1, r3
 8003256:	d002      	beq.n	800325e <cleanup_stdio+0x1e>
 8003258:	4620      	mov	r0, r4
 800325a:	f001 fe09 	bl	8004e70 <_fflush_r>
 800325e:	68e1      	ldr	r1, [r4, #12]
 8003260:	4b06      	ldr	r3, [pc, #24]	; (800327c <cleanup_stdio+0x3c>)
 8003262:	4299      	cmp	r1, r3
 8003264:	d004      	beq.n	8003270 <cleanup_stdio+0x30>
 8003266:	4620      	mov	r0, r4
 8003268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800326c:	f001 be00 	b.w	8004e70 <_fflush_r>
 8003270:	bd10      	pop	{r4, pc}
 8003272:	bf00      	nop
 8003274:	200001f4 	.word	0x200001f4
 8003278:	2000025c 	.word	0x2000025c
 800327c:	200002c4 	.word	0x200002c4

08003280 <global_stdio_init.part.0>:
 8003280:	b510      	push	{r4, lr}
 8003282:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <global_stdio_init.part.0+0x30>)
 8003284:	4c0b      	ldr	r4, [pc, #44]	; (80032b4 <global_stdio_init.part.0+0x34>)
 8003286:	4a0c      	ldr	r2, [pc, #48]	; (80032b8 <global_stdio_init.part.0+0x38>)
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	4620      	mov	r0, r4
 800328c:	2200      	movs	r2, #0
 800328e:	2104      	movs	r1, #4
 8003290:	f7ff ff94 	bl	80031bc <std>
 8003294:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003298:	2201      	movs	r2, #1
 800329a:	2109      	movs	r1, #9
 800329c:	f7ff ff8e 	bl	80031bc <std>
 80032a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80032a4:	2202      	movs	r2, #2
 80032a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032aa:	2112      	movs	r1, #18
 80032ac:	f7ff bf86 	b.w	80031bc <std>
 80032b0:	2000032c 	.word	0x2000032c
 80032b4:	200001f4 	.word	0x200001f4
 80032b8:	08003229 	.word	0x08003229

080032bc <__sfp_lock_acquire>:
 80032bc:	4801      	ldr	r0, [pc, #4]	; (80032c4 <__sfp_lock_acquire+0x8>)
 80032be:	f000 b912 	b.w	80034e6 <__retarget_lock_acquire_recursive>
 80032c2:	bf00      	nop
 80032c4:	20000335 	.word	0x20000335

080032c8 <__sfp_lock_release>:
 80032c8:	4801      	ldr	r0, [pc, #4]	; (80032d0 <__sfp_lock_release+0x8>)
 80032ca:	f000 b90d 	b.w	80034e8 <__retarget_lock_release_recursive>
 80032ce:	bf00      	nop
 80032d0:	20000335 	.word	0x20000335

080032d4 <__sinit>:
 80032d4:	b510      	push	{r4, lr}
 80032d6:	4604      	mov	r4, r0
 80032d8:	f7ff fff0 	bl	80032bc <__sfp_lock_acquire>
 80032dc:	6a23      	ldr	r3, [r4, #32]
 80032de:	b11b      	cbz	r3, 80032e8 <__sinit+0x14>
 80032e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032e4:	f7ff bff0 	b.w	80032c8 <__sfp_lock_release>
 80032e8:	4b04      	ldr	r3, [pc, #16]	; (80032fc <__sinit+0x28>)
 80032ea:	6223      	str	r3, [r4, #32]
 80032ec:	4b04      	ldr	r3, [pc, #16]	; (8003300 <__sinit+0x2c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f5      	bne.n	80032e0 <__sinit+0xc>
 80032f4:	f7ff ffc4 	bl	8003280 <global_stdio_init.part.0>
 80032f8:	e7f2      	b.n	80032e0 <__sinit+0xc>
 80032fa:	bf00      	nop
 80032fc:	08003241 	.word	0x08003241
 8003300:	2000032c 	.word	0x2000032c

08003304 <_fwalk_sglue>:
 8003304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003308:	4607      	mov	r7, r0
 800330a:	4688      	mov	r8, r1
 800330c:	4614      	mov	r4, r2
 800330e:	2600      	movs	r6, #0
 8003310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003314:	f1b9 0901 	subs.w	r9, r9, #1
 8003318:	d505      	bpl.n	8003326 <_fwalk_sglue+0x22>
 800331a:	6824      	ldr	r4, [r4, #0]
 800331c:	2c00      	cmp	r4, #0
 800331e:	d1f7      	bne.n	8003310 <_fwalk_sglue+0xc>
 8003320:	4630      	mov	r0, r6
 8003322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003326:	89ab      	ldrh	r3, [r5, #12]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d907      	bls.n	800333c <_fwalk_sglue+0x38>
 800332c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003330:	3301      	adds	r3, #1
 8003332:	d003      	beq.n	800333c <_fwalk_sglue+0x38>
 8003334:	4629      	mov	r1, r5
 8003336:	4638      	mov	r0, r7
 8003338:	47c0      	blx	r8
 800333a:	4306      	orrs	r6, r0
 800333c:	3568      	adds	r5, #104	; 0x68
 800333e:	e7e9      	b.n	8003314 <_fwalk_sglue+0x10>

08003340 <iprintf>:
 8003340:	b40f      	push	{r0, r1, r2, r3}
 8003342:	b507      	push	{r0, r1, r2, lr}
 8003344:	4906      	ldr	r1, [pc, #24]	; (8003360 <iprintf+0x20>)
 8003346:	ab04      	add	r3, sp, #16
 8003348:	6808      	ldr	r0, [r1, #0]
 800334a:	f853 2b04 	ldr.w	r2, [r3], #4
 800334e:	6881      	ldr	r1, [r0, #8]
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	f001 fbed 	bl	8004b30 <_vfiprintf_r>
 8003356:	b003      	add	sp, #12
 8003358:	f85d eb04 	ldr.w	lr, [sp], #4
 800335c:	b004      	add	sp, #16
 800335e:	4770      	bx	lr
 8003360:	20000060 	.word	0x20000060

08003364 <__sread>:
 8003364:	b510      	push	{r4, lr}
 8003366:	460c      	mov	r4, r1
 8003368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800336c:	f000 f86c 	bl	8003448 <_read_r>
 8003370:	2800      	cmp	r0, #0
 8003372:	bfab      	itete	ge
 8003374:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003376:	89a3      	ldrhlt	r3, [r4, #12]
 8003378:	181b      	addge	r3, r3, r0
 800337a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800337e:	bfac      	ite	ge
 8003380:	6563      	strge	r3, [r4, #84]	; 0x54
 8003382:	81a3      	strhlt	r3, [r4, #12]
 8003384:	bd10      	pop	{r4, pc}

08003386 <__swrite>:
 8003386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800338a:	461f      	mov	r7, r3
 800338c:	898b      	ldrh	r3, [r1, #12]
 800338e:	05db      	lsls	r3, r3, #23
 8003390:	4605      	mov	r5, r0
 8003392:	460c      	mov	r4, r1
 8003394:	4616      	mov	r6, r2
 8003396:	d505      	bpl.n	80033a4 <__swrite+0x1e>
 8003398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800339c:	2302      	movs	r3, #2
 800339e:	2200      	movs	r2, #0
 80033a0:	f000 f840 	bl	8003424 <_lseek_r>
 80033a4:	89a3      	ldrh	r3, [r4, #12]
 80033a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033ae:	81a3      	strh	r3, [r4, #12]
 80033b0:	4632      	mov	r2, r6
 80033b2:	463b      	mov	r3, r7
 80033b4:	4628      	mov	r0, r5
 80033b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033ba:	f000 b857 	b.w	800346c <_write_r>

080033be <__sseek>:
 80033be:	b510      	push	{r4, lr}
 80033c0:	460c      	mov	r4, r1
 80033c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033c6:	f000 f82d 	bl	8003424 <_lseek_r>
 80033ca:	1c43      	adds	r3, r0, #1
 80033cc:	89a3      	ldrh	r3, [r4, #12]
 80033ce:	bf15      	itete	ne
 80033d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80033d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80033d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80033da:	81a3      	strheq	r3, [r4, #12]
 80033dc:	bf18      	it	ne
 80033de:	81a3      	strhne	r3, [r4, #12]
 80033e0:	bd10      	pop	{r4, pc}

080033e2 <__sclose>:
 80033e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033e6:	f000 b80d 	b.w	8003404 <_close_r>

080033ea <memset>:
 80033ea:	4402      	add	r2, r0
 80033ec:	4603      	mov	r3, r0
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d100      	bne.n	80033f4 <memset+0xa>
 80033f2:	4770      	bx	lr
 80033f4:	f803 1b01 	strb.w	r1, [r3], #1
 80033f8:	e7f9      	b.n	80033ee <memset+0x4>
	...

080033fc <_localeconv_r>:
 80033fc:	4800      	ldr	r0, [pc, #0]	; (8003400 <_localeconv_r+0x4>)
 80033fe:	4770      	bx	lr
 8003400:	20000154 	.word	0x20000154

08003404 <_close_r>:
 8003404:	b538      	push	{r3, r4, r5, lr}
 8003406:	4d06      	ldr	r5, [pc, #24]	; (8003420 <_close_r+0x1c>)
 8003408:	2300      	movs	r3, #0
 800340a:	4604      	mov	r4, r0
 800340c:	4608      	mov	r0, r1
 800340e:	602b      	str	r3, [r5, #0]
 8003410:	f7ff f8a1 	bl	8002556 <_close>
 8003414:	1c43      	adds	r3, r0, #1
 8003416:	d102      	bne.n	800341e <_close_r+0x1a>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	b103      	cbz	r3, 800341e <_close_r+0x1a>
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	bd38      	pop	{r3, r4, r5, pc}
 8003420:	20000330 	.word	0x20000330

08003424 <_lseek_r>:
 8003424:	b538      	push	{r3, r4, r5, lr}
 8003426:	4d07      	ldr	r5, [pc, #28]	; (8003444 <_lseek_r+0x20>)
 8003428:	4604      	mov	r4, r0
 800342a:	4608      	mov	r0, r1
 800342c:	4611      	mov	r1, r2
 800342e:	2200      	movs	r2, #0
 8003430:	602a      	str	r2, [r5, #0]
 8003432:	461a      	mov	r2, r3
 8003434:	f7ff f8b6 	bl	80025a4 <_lseek>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	d102      	bne.n	8003442 <_lseek_r+0x1e>
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	b103      	cbz	r3, 8003442 <_lseek_r+0x1e>
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	bd38      	pop	{r3, r4, r5, pc}
 8003444:	20000330 	.word	0x20000330

08003448 <_read_r>:
 8003448:	b538      	push	{r3, r4, r5, lr}
 800344a:	4d07      	ldr	r5, [pc, #28]	; (8003468 <_read_r+0x20>)
 800344c:	4604      	mov	r4, r0
 800344e:	4608      	mov	r0, r1
 8003450:	4611      	mov	r1, r2
 8003452:	2200      	movs	r2, #0
 8003454:	602a      	str	r2, [r5, #0]
 8003456:	461a      	mov	r2, r3
 8003458:	f7ff f844 	bl	80024e4 <_read>
 800345c:	1c43      	adds	r3, r0, #1
 800345e:	d102      	bne.n	8003466 <_read_r+0x1e>
 8003460:	682b      	ldr	r3, [r5, #0]
 8003462:	b103      	cbz	r3, 8003466 <_read_r+0x1e>
 8003464:	6023      	str	r3, [r4, #0]
 8003466:	bd38      	pop	{r3, r4, r5, pc}
 8003468:	20000330 	.word	0x20000330

0800346c <_write_r>:
 800346c:	b538      	push	{r3, r4, r5, lr}
 800346e:	4d07      	ldr	r5, [pc, #28]	; (800348c <_write_r+0x20>)
 8003470:	4604      	mov	r4, r0
 8003472:	4608      	mov	r0, r1
 8003474:	4611      	mov	r1, r2
 8003476:	2200      	movs	r2, #0
 8003478:	602a      	str	r2, [r5, #0]
 800347a:	461a      	mov	r2, r3
 800347c:	f7ff f84f 	bl	800251e <_write>
 8003480:	1c43      	adds	r3, r0, #1
 8003482:	d102      	bne.n	800348a <_write_r+0x1e>
 8003484:	682b      	ldr	r3, [r5, #0]
 8003486:	b103      	cbz	r3, 800348a <_write_r+0x1e>
 8003488:	6023      	str	r3, [r4, #0]
 800348a:	bd38      	pop	{r3, r4, r5, pc}
 800348c:	20000330 	.word	0x20000330

08003490 <__errno>:
 8003490:	4b01      	ldr	r3, [pc, #4]	; (8003498 <__errno+0x8>)
 8003492:	6818      	ldr	r0, [r3, #0]
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	20000060 	.word	0x20000060

0800349c <__libc_init_array>:
 800349c:	b570      	push	{r4, r5, r6, lr}
 800349e:	4d0d      	ldr	r5, [pc, #52]	; (80034d4 <__libc_init_array+0x38>)
 80034a0:	4c0d      	ldr	r4, [pc, #52]	; (80034d8 <__libc_init_array+0x3c>)
 80034a2:	1b64      	subs	r4, r4, r5
 80034a4:	10a4      	asrs	r4, r4, #2
 80034a6:	2600      	movs	r6, #0
 80034a8:	42a6      	cmp	r6, r4
 80034aa:	d109      	bne.n	80034c0 <__libc_init_array+0x24>
 80034ac:	4d0b      	ldr	r5, [pc, #44]	; (80034dc <__libc_init_array+0x40>)
 80034ae:	4c0c      	ldr	r4, [pc, #48]	; (80034e0 <__libc_init_array+0x44>)
 80034b0:	f001 fef0 	bl	8005294 <_init>
 80034b4:	1b64      	subs	r4, r4, r5
 80034b6:	10a4      	asrs	r4, r4, #2
 80034b8:	2600      	movs	r6, #0
 80034ba:	42a6      	cmp	r6, r4
 80034bc:	d105      	bne.n	80034ca <__libc_init_array+0x2e>
 80034be:	bd70      	pop	{r4, r5, r6, pc}
 80034c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80034c4:	4798      	blx	r3
 80034c6:	3601      	adds	r6, #1
 80034c8:	e7ee      	b.n	80034a8 <__libc_init_array+0xc>
 80034ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80034ce:	4798      	blx	r3
 80034d0:	3601      	adds	r6, #1
 80034d2:	e7f2      	b.n	80034ba <__libc_init_array+0x1e>
 80034d4:	0800567c 	.word	0x0800567c
 80034d8:	0800567c 	.word	0x0800567c
 80034dc:	0800567c 	.word	0x0800567c
 80034e0:	08005680 	.word	0x08005680

080034e4 <__retarget_lock_init_recursive>:
 80034e4:	4770      	bx	lr

080034e6 <__retarget_lock_acquire_recursive>:
 80034e6:	4770      	bx	lr

080034e8 <__retarget_lock_release_recursive>:
 80034e8:	4770      	bx	lr

080034ea <quorem>:
 80034ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034ee:	6903      	ldr	r3, [r0, #16]
 80034f0:	690c      	ldr	r4, [r1, #16]
 80034f2:	42a3      	cmp	r3, r4
 80034f4:	4607      	mov	r7, r0
 80034f6:	db7e      	blt.n	80035f6 <quorem+0x10c>
 80034f8:	3c01      	subs	r4, #1
 80034fa:	f101 0814 	add.w	r8, r1, #20
 80034fe:	f100 0514 	add.w	r5, r0, #20
 8003502:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800350c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003510:	3301      	adds	r3, #1
 8003512:	429a      	cmp	r2, r3
 8003514:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003518:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800351c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003520:	d331      	bcc.n	8003586 <quorem+0x9c>
 8003522:	f04f 0e00 	mov.w	lr, #0
 8003526:	4640      	mov	r0, r8
 8003528:	46ac      	mov	ip, r5
 800352a:	46f2      	mov	sl, lr
 800352c:	f850 2b04 	ldr.w	r2, [r0], #4
 8003530:	b293      	uxth	r3, r2
 8003532:	fb06 e303 	mla	r3, r6, r3, lr
 8003536:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800353a:	0c1a      	lsrs	r2, r3, #16
 800353c:	b29b      	uxth	r3, r3
 800353e:	ebaa 0303 	sub.w	r3, sl, r3
 8003542:	f8dc a000 	ldr.w	sl, [ip]
 8003546:	fa13 f38a 	uxtah	r3, r3, sl
 800354a:	fb06 220e 	mla	r2, r6, lr, r2
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	9b00      	ldr	r3, [sp, #0]
 8003552:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003556:	b292      	uxth	r2, r2
 8003558:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800355c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003560:	f8bd 3000 	ldrh.w	r3, [sp]
 8003564:	4581      	cmp	r9, r0
 8003566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800356a:	f84c 3b04 	str.w	r3, [ip], #4
 800356e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003572:	d2db      	bcs.n	800352c <quorem+0x42>
 8003574:	f855 300b 	ldr.w	r3, [r5, fp]
 8003578:	b92b      	cbnz	r3, 8003586 <quorem+0x9c>
 800357a:	9b01      	ldr	r3, [sp, #4]
 800357c:	3b04      	subs	r3, #4
 800357e:	429d      	cmp	r5, r3
 8003580:	461a      	mov	r2, r3
 8003582:	d32c      	bcc.n	80035de <quorem+0xf4>
 8003584:	613c      	str	r4, [r7, #16]
 8003586:	4638      	mov	r0, r7
 8003588:	f001 f9a8 	bl	80048dc <__mcmp>
 800358c:	2800      	cmp	r0, #0
 800358e:	db22      	blt.n	80035d6 <quorem+0xec>
 8003590:	3601      	adds	r6, #1
 8003592:	4629      	mov	r1, r5
 8003594:	2000      	movs	r0, #0
 8003596:	f858 2b04 	ldr.w	r2, [r8], #4
 800359a:	f8d1 c000 	ldr.w	ip, [r1]
 800359e:	b293      	uxth	r3, r2
 80035a0:	1ac3      	subs	r3, r0, r3
 80035a2:	0c12      	lsrs	r2, r2, #16
 80035a4:	fa13 f38c 	uxtah	r3, r3, ip
 80035a8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80035ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80035b6:	45c1      	cmp	r9, r8
 80035b8:	f841 3b04 	str.w	r3, [r1], #4
 80035bc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80035c0:	d2e9      	bcs.n	8003596 <quorem+0xac>
 80035c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80035c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80035ca:	b922      	cbnz	r2, 80035d6 <quorem+0xec>
 80035cc:	3b04      	subs	r3, #4
 80035ce:	429d      	cmp	r5, r3
 80035d0:	461a      	mov	r2, r3
 80035d2:	d30a      	bcc.n	80035ea <quorem+0x100>
 80035d4:	613c      	str	r4, [r7, #16]
 80035d6:	4630      	mov	r0, r6
 80035d8:	b003      	add	sp, #12
 80035da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	3b04      	subs	r3, #4
 80035e2:	2a00      	cmp	r2, #0
 80035e4:	d1ce      	bne.n	8003584 <quorem+0x9a>
 80035e6:	3c01      	subs	r4, #1
 80035e8:	e7c9      	b.n	800357e <quorem+0x94>
 80035ea:	6812      	ldr	r2, [r2, #0]
 80035ec:	3b04      	subs	r3, #4
 80035ee:	2a00      	cmp	r2, #0
 80035f0:	d1f0      	bne.n	80035d4 <quorem+0xea>
 80035f2:	3c01      	subs	r4, #1
 80035f4:	e7eb      	b.n	80035ce <quorem+0xe4>
 80035f6:	2000      	movs	r0, #0
 80035f8:	e7ee      	b.n	80035d8 <quorem+0xee>
 80035fa:	0000      	movs	r0, r0
 80035fc:	0000      	movs	r0, r0
	...

08003600 <_dtoa_r>:
 8003600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003604:	ed2d 8b04 	vpush	{d8-d9}
 8003608:	69c5      	ldr	r5, [r0, #28]
 800360a:	b093      	sub	sp, #76	; 0x4c
 800360c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003610:	ec57 6b10 	vmov	r6, r7, d0
 8003614:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003618:	9107      	str	r1, [sp, #28]
 800361a:	4604      	mov	r4, r0
 800361c:	920a      	str	r2, [sp, #40]	; 0x28
 800361e:	930d      	str	r3, [sp, #52]	; 0x34
 8003620:	b975      	cbnz	r5, 8003640 <_dtoa_r+0x40>
 8003622:	2010      	movs	r0, #16
 8003624:	f000 fe2a 	bl	800427c <malloc>
 8003628:	4602      	mov	r2, r0
 800362a:	61e0      	str	r0, [r4, #28]
 800362c:	b920      	cbnz	r0, 8003638 <_dtoa_r+0x38>
 800362e:	4bae      	ldr	r3, [pc, #696]	; (80038e8 <_dtoa_r+0x2e8>)
 8003630:	21ef      	movs	r1, #239	; 0xef
 8003632:	48ae      	ldr	r0, [pc, #696]	; (80038ec <_dtoa_r+0x2ec>)
 8003634:	f001 fcf8 	bl	8005028 <__assert_func>
 8003638:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800363c:	6005      	str	r5, [r0, #0]
 800363e:	60c5      	str	r5, [r0, #12]
 8003640:	69e3      	ldr	r3, [r4, #28]
 8003642:	6819      	ldr	r1, [r3, #0]
 8003644:	b151      	cbz	r1, 800365c <_dtoa_r+0x5c>
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	604a      	str	r2, [r1, #4]
 800364a:	2301      	movs	r3, #1
 800364c:	4093      	lsls	r3, r2
 800364e:	608b      	str	r3, [r1, #8]
 8003650:	4620      	mov	r0, r4
 8003652:	f000 ff07 	bl	8004464 <_Bfree>
 8003656:	69e3      	ldr	r3, [r4, #28]
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	1e3b      	subs	r3, r7, #0
 800365e:	bfbb      	ittet	lt
 8003660:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003664:	9303      	strlt	r3, [sp, #12]
 8003666:	2300      	movge	r3, #0
 8003668:	2201      	movlt	r2, #1
 800366a:	bfac      	ite	ge
 800366c:	f8c8 3000 	strge.w	r3, [r8]
 8003670:	f8c8 2000 	strlt.w	r2, [r8]
 8003674:	4b9e      	ldr	r3, [pc, #632]	; (80038f0 <_dtoa_r+0x2f0>)
 8003676:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800367a:	ea33 0308 	bics.w	r3, r3, r8
 800367e:	d11b      	bne.n	80036b8 <_dtoa_r+0xb8>
 8003680:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003682:	f242 730f 	movw	r3, #9999	; 0x270f
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800368c:	4333      	orrs	r3, r6
 800368e:	f000 8593 	beq.w	80041b8 <_dtoa_r+0xbb8>
 8003692:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003694:	b963      	cbnz	r3, 80036b0 <_dtoa_r+0xb0>
 8003696:	4b97      	ldr	r3, [pc, #604]	; (80038f4 <_dtoa_r+0x2f4>)
 8003698:	e027      	b.n	80036ea <_dtoa_r+0xea>
 800369a:	4b97      	ldr	r3, [pc, #604]	; (80038f8 <_dtoa_r+0x2f8>)
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	3308      	adds	r3, #8
 80036a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80036a2:	6013      	str	r3, [r2, #0]
 80036a4:	9800      	ldr	r0, [sp, #0]
 80036a6:	b013      	add	sp, #76	; 0x4c
 80036a8:	ecbd 8b04 	vpop	{d8-d9}
 80036ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036b0:	4b90      	ldr	r3, [pc, #576]	; (80038f4 <_dtoa_r+0x2f4>)
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	3303      	adds	r3, #3
 80036b6:	e7f3      	b.n	80036a0 <_dtoa_r+0xa0>
 80036b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80036bc:	2200      	movs	r2, #0
 80036be:	ec51 0b17 	vmov	r0, r1, d7
 80036c2:	eeb0 8a47 	vmov.f32	s16, s14
 80036c6:	eef0 8a67 	vmov.f32	s17, s15
 80036ca:	2300      	movs	r3, #0
 80036cc:	f7fd fa04 	bl	8000ad8 <__aeabi_dcmpeq>
 80036d0:	4681      	mov	r9, r0
 80036d2:	b160      	cbz	r0, 80036ee <_dtoa_r+0xee>
 80036d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80036d6:	2301      	movs	r3, #1
 80036d8:	6013      	str	r3, [r2, #0]
 80036da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 8568 	beq.w	80041b2 <_dtoa_r+0xbb2>
 80036e2:	4b86      	ldr	r3, [pc, #536]	; (80038fc <_dtoa_r+0x2fc>)
 80036e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80036e6:	6013      	str	r3, [r2, #0]
 80036e8:	3b01      	subs	r3, #1
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	e7da      	b.n	80036a4 <_dtoa_r+0xa4>
 80036ee:	aa10      	add	r2, sp, #64	; 0x40
 80036f0:	a911      	add	r1, sp, #68	; 0x44
 80036f2:	4620      	mov	r0, r4
 80036f4:	eeb0 0a48 	vmov.f32	s0, s16
 80036f8:	eef0 0a68 	vmov.f32	s1, s17
 80036fc:	f001 f994 	bl	8004a28 <__d2b>
 8003700:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003704:	4682      	mov	sl, r0
 8003706:	2d00      	cmp	r5, #0
 8003708:	d07f      	beq.n	800380a <_dtoa_r+0x20a>
 800370a:	ee18 3a90 	vmov	r3, s17
 800370e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003712:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003716:	ec51 0b18 	vmov	r0, r1, d8
 800371a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800371e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003722:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003726:	4619      	mov	r1, r3
 8003728:	2200      	movs	r2, #0
 800372a:	4b75      	ldr	r3, [pc, #468]	; (8003900 <_dtoa_r+0x300>)
 800372c:	f7fc fdb4 	bl	8000298 <__aeabi_dsub>
 8003730:	a367      	add	r3, pc, #412	; (adr r3, 80038d0 <_dtoa_r+0x2d0>)
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f7fc ff67 	bl	8000608 <__aeabi_dmul>
 800373a:	a367      	add	r3, pc, #412	; (adr r3, 80038d8 <_dtoa_r+0x2d8>)
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f7fc fdac 	bl	800029c <__adddf3>
 8003744:	4606      	mov	r6, r0
 8003746:	4628      	mov	r0, r5
 8003748:	460f      	mov	r7, r1
 800374a:	f7fc fef3 	bl	8000534 <__aeabi_i2d>
 800374e:	a364      	add	r3, pc, #400	; (adr r3, 80038e0 <_dtoa_r+0x2e0>)
 8003750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003754:	f7fc ff58 	bl	8000608 <__aeabi_dmul>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	4630      	mov	r0, r6
 800375e:	4639      	mov	r1, r7
 8003760:	f7fc fd9c 	bl	800029c <__adddf3>
 8003764:	4606      	mov	r6, r0
 8003766:	460f      	mov	r7, r1
 8003768:	f7fd f9fe 	bl	8000b68 <__aeabi_d2iz>
 800376c:	2200      	movs	r2, #0
 800376e:	4683      	mov	fp, r0
 8003770:	2300      	movs	r3, #0
 8003772:	4630      	mov	r0, r6
 8003774:	4639      	mov	r1, r7
 8003776:	f7fd f9b9 	bl	8000aec <__aeabi_dcmplt>
 800377a:	b148      	cbz	r0, 8003790 <_dtoa_r+0x190>
 800377c:	4658      	mov	r0, fp
 800377e:	f7fc fed9 	bl	8000534 <__aeabi_i2d>
 8003782:	4632      	mov	r2, r6
 8003784:	463b      	mov	r3, r7
 8003786:	f7fd f9a7 	bl	8000ad8 <__aeabi_dcmpeq>
 800378a:	b908      	cbnz	r0, 8003790 <_dtoa_r+0x190>
 800378c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003790:	f1bb 0f16 	cmp.w	fp, #22
 8003794:	d857      	bhi.n	8003846 <_dtoa_r+0x246>
 8003796:	4b5b      	ldr	r3, [pc, #364]	; (8003904 <_dtoa_r+0x304>)
 8003798:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	ec51 0b18 	vmov	r0, r1, d8
 80037a4:	f7fd f9a2 	bl	8000aec <__aeabi_dcmplt>
 80037a8:	2800      	cmp	r0, #0
 80037aa:	d04e      	beq.n	800384a <_dtoa_r+0x24a>
 80037ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80037b0:	2300      	movs	r3, #0
 80037b2:	930c      	str	r3, [sp, #48]	; 0x30
 80037b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80037b6:	1b5b      	subs	r3, r3, r5
 80037b8:	1e5a      	subs	r2, r3, #1
 80037ba:	bf45      	ittet	mi
 80037bc:	f1c3 0301 	rsbmi	r3, r3, #1
 80037c0:	9305      	strmi	r3, [sp, #20]
 80037c2:	2300      	movpl	r3, #0
 80037c4:	2300      	movmi	r3, #0
 80037c6:	9206      	str	r2, [sp, #24]
 80037c8:	bf54      	ite	pl
 80037ca:	9305      	strpl	r3, [sp, #20]
 80037cc:	9306      	strmi	r3, [sp, #24]
 80037ce:	f1bb 0f00 	cmp.w	fp, #0
 80037d2:	db3c      	blt.n	800384e <_dtoa_r+0x24e>
 80037d4:	9b06      	ldr	r3, [sp, #24]
 80037d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80037da:	445b      	add	r3, fp
 80037dc:	9306      	str	r3, [sp, #24]
 80037de:	2300      	movs	r3, #0
 80037e0:	9308      	str	r3, [sp, #32]
 80037e2:	9b07      	ldr	r3, [sp, #28]
 80037e4:	2b09      	cmp	r3, #9
 80037e6:	d868      	bhi.n	80038ba <_dtoa_r+0x2ba>
 80037e8:	2b05      	cmp	r3, #5
 80037ea:	bfc4      	itt	gt
 80037ec:	3b04      	subgt	r3, #4
 80037ee:	9307      	strgt	r3, [sp, #28]
 80037f0:	9b07      	ldr	r3, [sp, #28]
 80037f2:	f1a3 0302 	sub.w	r3, r3, #2
 80037f6:	bfcc      	ite	gt
 80037f8:	2500      	movgt	r5, #0
 80037fa:	2501      	movle	r5, #1
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	f200 8085 	bhi.w	800390c <_dtoa_r+0x30c>
 8003802:	e8df f003 	tbb	[pc, r3]
 8003806:	3b2e      	.short	0x3b2e
 8003808:	5839      	.short	0x5839
 800380a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800380e:	441d      	add	r5, r3
 8003810:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003814:	2b20      	cmp	r3, #32
 8003816:	bfc1      	itttt	gt
 8003818:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800381c:	fa08 f803 	lslgt.w	r8, r8, r3
 8003820:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8003824:	fa26 f303 	lsrgt.w	r3, r6, r3
 8003828:	bfd6      	itet	le
 800382a:	f1c3 0320 	rsble	r3, r3, #32
 800382e:	ea48 0003 	orrgt.w	r0, r8, r3
 8003832:	fa06 f003 	lslle.w	r0, r6, r3
 8003836:	f7fc fe6d 	bl	8000514 <__aeabi_ui2d>
 800383a:	2201      	movs	r2, #1
 800383c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8003840:	3d01      	subs	r5, #1
 8003842:	920e      	str	r2, [sp, #56]	; 0x38
 8003844:	e76f      	b.n	8003726 <_dtoa_r+0x126>
 8003846:	2301      	movs	r3, #1
 8003848:	e7b3      	b.n	80037b2 <_dtoa_r+0x1b2>
 800384a:	900c      	str	r0, [sp, #48]	; 0x30
 800384c:	e7b2      	b.n	80037b4 <_dtoa_r+0x1b4>
 800384e:	9b05      	ldr	r3, [sp, #20]
 8003850:	eba3 030b 	sub.w	r3, r3, fp
 8003854:	9305      	str	r3, [sp, #20]
 8003856:	f1cb 0300 	rsb	r3, fp, #0
 800385a:	9308      	str	r3, [sp, #32]
 800385c:	2300      	movs	r3, #0
 800385e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003860:	e7bf      	b.n	80037e2 <_dtoa_r+0x1e2>
 8003862:	2300      	movs	r3, #0
 8003864:	9309      	str	r3, [sp, #36]	; 0x24
 8003866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003868:	2b00      	cmp	r3, #0
 800386a:	dc52      	bgt.n	8003912 <_dtoa_r+0x312>
 800386c:	2301      	movs	r3, #1
 800386e:	9301      	str	r3, [sp, #4]
 8003870:	9304      	str	r3, [sp, #16]
 8003872:	461a      	mov	r2, r3
 8003874:	920a      	str	r2, [sp, #40]	; 0x28
 8003876:	e00b      	b.n	8003890 <_dtoa_r+0x290>
 8003878:	2301      	movs	r3, #1
 800387a:	e7f3      	b.n	8003864 <_dtoa_r+0x264>
 800387c:	2300      	movs	r3, #0
 800387e:	9309      	str	r3, [sp, #36]	; 0x24
 8003880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003882:	445b      	add	r3, fp
 8003884:	9301      	str	r3, [sp, #4]
 8003886:	3301      	adds	r3, #1
 8003888:	2b01      	cmp	r3, #1
 800388a:	9304      	str	r3, [sp, #16]
 800388c:	bfb8      	it	lt
 800388e:	2301      	movlt	r3, #1
 8003890:	69e0      	ldr	r0, [r4, #28]
 8003892:	2100      	movs	r1, #0
 8003894:	2204      	movs	r2, #4
 8003896:	f102 0614 	add.w	r6, r2, #20
 800389a:	429e      	cmp	r6, r3
 800389c:	d93d      	bls.n	800391a <_dtoa_r+0x31a>
 800389e:	6041      	str	r1, [r0, #4]
 80038a0:	4620      	mov	r0, r4
 80038a2:	f000 fd9f 	bl	80043e4 <_Balloc>
 80038a6:	9000      	str	r0, [sp, #0]
 80038a8:	2800      	cmp	r0, #0
 80038aa:	d139      	bne.n	8003920 <_dtoa_r+0x320>
 80038ac:	4b16      	ldr	r3, [pc, #88]	; (8003908 <_dtoa_r+0x308>)
 80038ae:	4602      	mov	r2, r0
 80038b0:	f240 11af 	movw	r1, #431	; 0x1af
 80038b4:	e6bd      	b.n	8003632 <_dtoa_r+0x32>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e7e1      	b.n	800387e <_dtoa_r+0x27e>
 80038ba:	2501      	movs	r5, #1
 80038bc:	2300      	movs	r3, #0
 80038be:	9307      	str	r3, [sp, #28]
 80038c0:	9509      	str	r5, [sp, #36]	; 0x24
 80038c2:	f04f 33ff 	mov.w	r3, #4294967295
 80038c6:	9301      	str	r3, [sp, #4]
 80038c8:	9304      	str	r3, [sp, #16]
 80038ca:	2200      	movs	r2, #0
 80038cc:	2312      	movs	r3, #18
 80038ce:	e7d1      	b.n	8003874 <_dtoa_r+0x274>
 80038d0:	636f4361 	.word	0x636f4361
 80038d4:	3fd287a7 	.word	0x3fd287a7
 80038d8:	8b60c8b3 	.word	0x8b60c8b3
 80038dc:	3fc68a28 	.word	0x3fc68a28
 80038e0:	509f79fb 	.word	0x509f79fb
 80038e4:	3fd34413 	.word	0x3fd34413
 80038e8:	0800534e 	.word	0x0800534e
 80038ec:	08005365 	.word	0x08005365
 80038f0:	7ff00000 	.word	0x7ff00000
 80038f4:	0800534a 	.word	0x0800534a
 80038f8:	08005341 	.word	0x08005341
 80038fc:	0800531e 	.word	0x0800531e
 8003900:	3ff80000 	.word	0x3ff80000
 8003904:	08005450 	.word	0x08005450
 8003908:	080053bd 	.word	0x080053bd
 800390c:	2301      	movs	r3, #1
 800390e:	9309      	str	r3, [sp, #36]	; 0x24
 8003910:	e7d7      	b.n	80038c2 <_dtoa_r+0x2c2>
 8003912:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	9304      	str	r3, [sp, #16]
 8003918:	e7ba      	b.n	8003890 <_dtoa_r+0x290>
 800391a:	3101      	adds	r1, #1
 800391c:	0052      	lsls	r2, r2, #1
 800391e:	e7ba      	b.n	8003896 <_dtoa_r+0x296>
 8003920:	69e3      	ldr	r3, [r4, #28]
 8003922:	9a00      	ldr	r2, [sp, #0]
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	9b04      	ldr	r3, [sp, #16]
 8003928:	2b0e      	cmp	r3, #14
 800392a:	f200 80a8 	bhi.w	8003a7e <_dtoa_r+0x47e>
 800392e:	2d00      	cmp	r5, #0
 8003930:	f000 80a5 	beq.w	8003a7e <_dtoa_r+0x47e>
 8003934:	f1bb 0f00 	cmp.w	fp, #0
 8003938:	dd38      	ble.n	80039ac <_dtoa_r+0x3ac>
 800393a:	4bc0      	ldr	r3, [pc, #768]	; (8003c3c <_dtoa_r+0x63c>)
 800393c:	f00b 020f 	and.w	r2, fp, #15
 8003940:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003944:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003948:	e9d3 6700 	ldrd	r6, r7, [r3]
 800394c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8003950:	d019      	beq.n	8003986 <_dtoa_r+0x386>
 8003952:	4bbb      	ldr	r3, [pc, #748]	; (8003c40 <_dtoa_r+0x640>)
 8003954:	ec51 0b18 	vmov	r0, r1, d8
 8003958:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800395c:	f7fc ff7e 	bl	800085c <__aeabi_ddiv>
 8003960:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003964:	f008 080f 	and.w	r8, r8, #15
 8003968:	2503      	movs	r5, #3
 800396a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8003c40 <_dtoa_r+0x640>
 800396e:	f1b8 0f00 	cmp.w	r8, #0
 8003972:	d10a      	bne.n	800398a <_dtoa_r+0x38a>
 8003974:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003978:	4632      	mov	r2, r6
 800397a:	463b      	mov	r3, r7
 800397c:	f7fc ff6e 	bl	800085c <__aeabi_ddiv>
 8003980:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003984:	e02b      	b.n	80039de <_dtoa_r+0x3de>
 8003986:	2502      	movs	r5, #2
 8003988:	e7ef      	b.n	800396a <_dtoa_r+0x36a>
 800398a:	f018 0f01 	tst.w	r8, #1
 800398e:	d008      	beq.n	80039a2 <_dtoa_r+0x3a2>
 8003990:	4630      	mov	r0, r6
 8003992:	4639      	mov	r1, r7
 8003994:	e9d9 2300 	ldrd	r2, r3, [r9]
 8003998:	f7fc fe36 	bl	8000608 <__aeabi_dmul>
 800399c:	3501      	adds	r5, #1
 800399e:	4606      	mov	r6, r0
 80039a0:	460f      	mov	r7, r1
 80039a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80039a6:	f109 0908 	add.w	r9, r9, #8
 80039aa:	e7e0      	b.n	800396e <_dtoa_r+0x36e>
 80039ac:	f000 809f 	beq.w	8003aee <_dtoa_r+0x4ee>
 80039b0:	f1cb 0600 	rsb	r6, fp, #0
 80039b4:	4ba1      	ldr	r3, [pc, #644]	; (8003c3c <_dtoa_r+0x63c>)
 80039b6:	4fa2      	ldr	r7, [pc, #648]	; (8003c40 <_dtoa_r+0x640>)
 80039b8:	f006 020f 	and.w	r2, r6, #15
 80039bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c4:	ec51 0b18 	vmov	r0, r1, d8
 80039c8:	f7fc fe1e 	bl	8000608 <__aeabi_dmul>
 80039cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80039d0:	1136      	asrs	r6, r6, #4
 80039d2:	2300      	movs	r3, #0
 80039d4:	2502      	movs	r5, #2
 80039d6:	2e00      	cmp	r6, #0
 80039d8:	d17e      	bne.n	8003ad8 <_dtoa_r+0x4d8>
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1d0      	bne.n	8003980 <_dtoa_r+0x380>
 80039de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80039e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 8084 	beq.w	8003af2 <_dtoa_r+0x4f2>
 80039ea:	4b96      	ldr	r3, [pc, #600]	; (8003c44 <_dtoa_r+0x644>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	4640      	mov	r0, r8
 80039f0:	4649      	mov	r1, r9
 80039f2:	f7fd f87b 	bl	8000aec <__aeabi_dcmplt>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d07b      	beq.n	8003af2 <_dtoa_r+0x4f2>
 80039fa:	9b04      	ldr	r3, [sp, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d078      	beq.n	8003af2 <_dtoa_r+0x4f2>
 8003a00:	9b01      	ldr	r3, [sp, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	dd39      	ble.n	8003a7a <_dtoa_r+0x47a>
 8003a06:	4b90      	ldr	r3, [pc, #576]	; (8003c48 <_dtoa_r+0x648>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	4640      	mov	r0, r8
 8003a0c:	4649      	mov	r1, r9
 8003a0e:	f7fc fdfb 	bl	8000608 <__aeabi_dmul>
 8003a12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a16:	9e01      	ldr	r6, [sp, #4]
 8003a18:	f10b 37ff 	add.w	r7, fp, #4294967295
 8003a1c:	3501      	adds	r5, #1
 8003a1e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8003a22:	4628      	mov	r0, r5
 8003a24:	f7fc fd86 	bl	8000534 <__aeabi_i2d>
 8003a28:	4642      	mov	r2, r8
 8003a2a:	464b      	mov	r3, r9
 8003a2c:	f7fc fdec 	bl	8000608 <__aeabi_dmul>
 8003a30:	4b86      	ldr	r3, [pc, #536]	; (8003c4c <_dtoa_r+0x64c>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	f7fc fc32 	bl	800029c <__adddf3>
 8003a38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8003a3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a40:	9303      	str	r3, [sp, #12]
 8003a42:	2e00      	cmp	r6, #0
 8003a44:	d158      	bne.n	8003af8 <_dtoa_r+0x4f8>
 8003a46:	4b82      	ldr	r3, [pc, #520]	; (8003c50 <_dtoa_r+0x650>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	4640      	mov	r0, r8
 8003a4c:	4649      	mov	r1, r9
 8003a4e:	f7fc fc23 	bl	8000298 <__aeabi_dsub>
 8003a52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a56:	4680      	mov	r8, r0
 8003a58:	4689      	mov	r9, r1
 8003a5a:	f7fd f865 	bl	8000b28 <__aeabi_dcmpgt>
 8003a5e:	2800      	cmp	r0, #0
 8003a60:	f040 8296 	bne.w	8003f90 <_dtoa_r+0x990>
 8003a64:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8003a68:	4640      	mov	r0, r8
 8003a6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003a6e:	4649      	mov	r1, r9
 8003a70:	f7fd f83c 	bl	8000aec <__aeabi_dcmplt>
 8003a74:	2800      	cmp	r0, #0
 8003a76:	f040 8289 	bne.w	8003f8c <_dtoa_r+0x98c>
 8003a7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8003a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f2c0 814e 	blt.w	8003d22 <_dtoa_r+0x722>
 8003a86:	f1bb 0f0e 	cmp.w	fp, #14
 8003a8a:	f300 814a 	bgt.w	8003d22 <_dtoa_r+0x722>
 8003a8e:	4b6b      	ldr	r3, [pc, #428]	; (8003c3c <_dtoa_r+0x63c>)
 8003a90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003a94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f280 80dc 	bge.w	8003c58 <_dtoa_r+0x658>
 8003aa0:	9b04      	ldr	r3, [sp, #16]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f300 80d8 	bgt.w	8003c58 <_dtoa_r+0x658>
 8003aa8:	f040 826f 	bne.w	8003f8a <_dtoa_r+0x98a>
 8003aac:	4b68      	ldr	r3, [pc, #416]	; (8003c50 <_dtoa_r+0x650>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	4640      	mov	r0, r8
 8003ab2:	4649      	mov	r1, r9
 8003ab4:	f7fc fda8 	bl	8000608 <__aeabi_dmul>
 8003ab8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003abc:	f7fd f82a 	bl	8000b14 <__aeabi_dcmpge>
 8003ac0:	9e04      	ldr	r6, [sp, #16]
 8003ac2:	4637      	mov	r7, r6
 8003ac4:	2800      	cmp	r0, #0
 8003ac6:	f040 8245 	bne.w	8003f54 <_dtoa_r+0x954>
 8003aca:	9d00      	ldr	r5, [sp, #0]
 8003acc:	2331      	movs	r3, #49	; 0x31
 8003ace:	f805 3b01 	strb.w	r3, [r5], #1
 8003ad2:	f10b 0b01 	add.w	fp, fp, #1
 8003ad6:	e241      	b.n	8003f5c <_dtoa_r+0x95c>
 8003ad8:	07f2      	lsls	r2, r6, #31
 8003ada:	d505      	bpl.n	8003ae8 <_dtoa_r+0x4e8>
 8003adc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ae0:	f7fc fd92 	bl	8000608 <__aeabi_dmul>
 8003ae4:	3501      	adds	r5, #1
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	1076      	asrs	r6, r6, #1
 8003aea:	3708      	adds	r7, #8
 8003aec:	e773      	b.n	80039d6 <_dtoa_r+0x3d6>
 8003aee:	2502      	movs	r5, #2
 8003af0:	e775      	b.n	80039de <_dtoa_r+0x3de>
 8003af2:	9e04      	ldr	r6, [sp, #16]
 8003af4:	465f      	mov	r7, fp
 8003af6:	e792      	b.n	8003a1e <_dtoa_r+0x41e>
 8003af8:	9900      	ldr	r1, [sp, #0]
 8003afa:	4b50      	ldr	r3, [pc, #320]	; (8003c3c <_dtoa_r+0x63c>)
 8003afc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003b00:	4431      	add	r1, r6
 8003b02:	9102      	str	r1, [sp, #8]
 8003b04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b06:	eeb0 9a47 	vmov.f32	s18, s14
 8003b0a:	eef0 9a67 	vmov.f32	s19, s15
 8003b0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003b12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003b16:	2900      	cmp	r1, #0
 8003b18:	d044      	beq.n	8003ba4 <_dtoa_r+0x5a4>
 8003b1a:	494e      	ldr	r1, [pc, #312]	; (8003c54 <_dtoa_r+0x654>)
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	f7fc fe9d 	bl	800085c <__aeabi_ddiv>
 8003b22:	ec53 2b19 	vmov	r2, r3, d9
 8003b26:	f7fc fbb7 	bl	8000298 <__aeabi_dsub>
 8003b2a:	9d00      	ldr	r5, [sp, #0]
 8003b2c:	ec41 0b19 	vmov	d9, r0, r1
 8003b30:	4649      	mov	r1, r9
 8003b32:	4640      	mov	r0, r8
 8003b34:	f7fd f818 	bl	8000b68 <__aeabi_d2iz>
 8003b38:	4606      	mov	r6, r0
 8003b3a:	f7fc fcfb 	bl	8000534 <__aeabi_i2d>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	460b      	mov	r3, r1
 8003b42:	4640      	mov	r0, r8
 8003b44:	4649      	mov	r1, r9
 8003b46:	f7fc fba7 	bl	8000298 <__aeabi_dsub>
 8003b4a:	3630      	adds	r6, #48	; 0x30
 8003b4c:	f805 6b01 	strb.w	r6, [r5], #1
 8003b50:	ec53 2b19 	vmov	r2, r3, d9
 8003b54:	4680      	mov	r8, r0
 8003b56:	4689      	mov	r9, r1
 8003b58:	f7fc ffc8 	bl	8000aec <__aeabi_dcmplt>
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d164      	bne.n	8003c2a <_dtoa_r+0x62a>
 8003b60:	4642      	mov	r2, r8
 8003b62:	464b      	mov	r3, r9
 8003b64:	4937      	ldr	r1, [pc, #220]	; (8003c44 <_dtoa_r+0x644>)
 8003b66:	2000      	movs	r0, #0
 8003b68:	f7fc fb96 	bl	8000298 <__aeabi_dsub>
 8003b6c:	ec53 2b19 	vmov	r2, r3, d9
 8003b70:	f7fc ffbc 	bl	8000aec <__aeabi_dcmplt>
 8003b74:	2800      	cmp	r0, #0
 8003b76:	f040 80b6 	bne.w	8003ce6 <_dtoa_r+0x6e6>
 8003b7a:	9b02      	ldr	r3, [sp, #8]
 8003b7c:	429d      	cmp	r5, r3
 8003b7e:	f43f af7c 	beq.w	8003a7a <_dtoa_r+0x47a>
 8003b82:	4b31      	ldr	r3, [pc, #196]	; (8003c48 <_dtoa_r+0x648>)
 8003b84:	ec51 0b19 	vmov	r0, r1, d9
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f7fc fd3d 	bl	8000608 <__aeabi_dmul>
 8003b8e:	4b2e      	ldr	r3, [pc, #184]	; (8003c48 <_dtoa_r+0x648>)
 8003b90:	ec41 0b19 	vmov	d9, r0, r1
 8003b94:	2200      	movs	r2, #0
 8003b96:	4640      	mov	r0, r8
 8003b98:	4649      	mov	r1, r9
 8003b9a:	f7fc fd35 	bl	8000608 <__aeabi_dmul>
 8003b9e:	4680      	mov	r8, r0
 8003ba0:	4689      	mov	r9, r1
 8003ba2:	e7c5      	b.n	8003b30 <_dtoa_r+0x530>
 8003ba4:	ec51 0b17 	vmov	r0, r1, d7
 8003ba8:	f7fc fd2e 	bl	8000608 <__aeabi_dmul>
 8003bac:	9b02      	ldr	r3, [sp, #8]
 8003bae:	9d00      	ldr	r5, [sp, #0]
 8003bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8003bb2:	ec41 0b19 	vmov	d9, r0, r1
 8003bb6:	4649      	mov	r1, r9
 8003bb8:	4640      	mov	r0, r8
 8003bba:	f7fc ffd5 	bl	8000b68 <__aeabi_d2iz>
 8003bbe:	4606      	mov	r6, r0
 8003bc0:	f7fc fcb8 	bl	8000534 <__aeabi_i2d>
 8003bc4:	3630      	adds	r6, #48	; 0x30
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4640      	mov	r0, r8
 8003bcc:	4649      	mov	r1, r9
 8003bce:	f7fc fb63 	bl	8000298 <__aeabi_dsub>
 8003bd2:	f805 6b01 	strb.w	r6, [r5], #1
 8003bd6:	9b02      	ldr	r3, [sp, #8]
 8003bd8:	429d      	cmp	r5, r3
 8003bda:	4680      	mov	r8, r0
 8003bdc:	4689      	mov	r9, r1
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	d124      	bne.n	8003c2e <_dtoa_r+0x62e>
 8003be4:	4b1b      	ldr	r3, [pc, #108]	; (8003c54 <_dtoa_r+0x654>)
 8003be6:	ec51 0b19 	vmov	r0, r1, d9
 8003bea:	f7fc fb57 	bl	800029c <__adddf3>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4640      	mov	r0, r8
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	f7fc ff97 	bl	8000b28 <__aeabi_dcmpgt>
 8003bfa:	2800      	cmp	r0, #0
 8003bfc:	d173      	bne.n	8003ce6 <_dtoa_r+0x6e6>
 8003bfe:	ec53 2b19 	vmov	r2, r3, d9
 8003c02:	4914      	ldr	r1, [pc, #80]	; (8003c54 <_dtoa_r+0x654>)
 8003c04:	2000      	movs	r0, #0
 8003c06:	f7fc fb47 	bl	8000298 <__aeabi_dsub>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4640      	mov	r0, r8
 8003c10:	4649      	mov	r1, r9
 8003c12:	f7fc ff6b 	bl	8000aec <__aeabi_dcmplt>
 8003c16:	2800      	cmp	r0, #0
 8003c18:	f43f af2f 	beq.w	8003a7a <_dtoa_r+0x47a>
 8003c1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003c1e:	1e6b      	subs	r3, r5, #1
 8003c20:	930f      	str	r3, [sp, #60]	; 0x3c
 8003c22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003c26:	2b30      	cmp	r3, #48	; 0x30
 8003c28:	d0f8      	beq.n	8003c1c <_dtoa_r+0x61c>
 8003c2a:	46bb      	mov	fp, r7
 8003c2c:	e04a      	b.n	8003cc4 <_dtoa_r+0x6c4>
 8003c2e:	4b06      	ldr	r3, [pc, #24]	; (8003c48 <_dtoa_r+0x648>)
 8003c30:	f7fc fcea 	bl	8000608 <__aeabi_dmul>
 8003c34:	4680      	mov	r8, r0
 8003c36:	4689      	mov	r9, r1
 8003c38:	e7bd      	b.n	8003bb6 <_dtoa_r+0x5b6>
 8003c3a:	bf00      	nop
 8003c3c:	08005450 	.word	0x08005450
 8003c40:	08005428 	.word	0x08005428
 8003c44:	3ff00000 	.word	0x3ff00000
 8003c48:	40240000 	.word	0x40240000
 8003c4c:	401c0000 	.word	0x401c0000
 8003c50:	40140000 	.word	0x40140000
 8003c54:	3fe00000 	.word	0x3fe00000
 8003c58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003c5c:	9d00      	ldr	r5, [sp, #0]
 8003c5e:	4642      	mov	r2, r8
 8003c60:	464b      	mov	r3, r9
 8003c62:	4630      	mov	r0, r6
 8003c64:	4639      	mov	r1, r7
 8003c66:	f7fc fdf9 	bl	800085c <__aeabi_ddiv>
 8003c6a:	f7fc ff7d 	bl	8000b68 <__aeabi_d2iz>
 8003c6e:	9001      	str	r0, [sp, #4]
 8003c70:	f7fc fc60 	bl	8000534 <__aeabi_i2d>
 8003c74:	4642      	mov	r2, r8
 8003c76:	464b      	mov	r3, r9
 8003c78:	f7fc fcc6 	bl	8000608 <__aeabi_dmul>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	4630      	mov	r0, r6
 8003c82:	4639      	mov	r1, r7
 8003c84:	f7fc fb08 	bl	8000298 <__aeabi_dsub>
 8003c88:	9e01      	ldr	r6, [sp, #4]
 8003c8a:	9f04      	ldr	r7, [sp, #16]
 8003c8c:	3630      	adds	r6, #48	; 0x30
 8003c8e:	f805 6b01 	strb.w	r6, [r5], #1
 8003c92:	9e00      	ldr	r6, [sp, #0]
 8003c94:	1bae      	subs	r6, r5, r6
 8003c96:	42b7      	cmp	r7, r6
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	d134      	bne.n	8003d08 <_dtoa_r+0x708>
 8003c9e:	f7fc fafd 	bl	800029c <__adddf3>
 8003ca2:	4642      	mov	r2, r8
 8003ca4:	464b      	mov	r3, r9
 8003ca6:	4606      	mov	r6, r0
 8003ca8:	460f      	mov	r7, r1
 8003caa:	f7fc ff3d 	bl	8000b28 <__aeabi_dcmpgt>
 8003cae:	b9c8      	cbnz	r0, 8003ce4 <_dtoa_r+0x6e4>
 8003cb0:	4642      	mov	r2, r8
 8003cb2:	464b      	mov	r3, r9
 8003cb4:	4630      	mov	r0, r6
 8003cb6:	4639      	mov	r1, r7
 8003cb8:	f7fc ff0e 	bl	8000ad8 <__aeabi_dcmpeq>
 8003cbc:	b110      	cbz	r0, 8003cc4 <_dtoa_r+0x6c4>
 8003cbe:	9b01      	ldr	r3, [sp, #4]
 8003cc0:	07db      	lsls	r3, r3, #31
 8003cc2:	d40f      	bmi.n	8003ce4 <_dtoa_r+0x6e4>
 8003cc4:	4651      	mov	r1, sl
 8003cc6:	4620      	mov	r0, r4
 8003cc8:	f000 fbcc 	bl	8004464 <_Bfree>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003cd0:	702b      	strb	r3, [r5, #0]
 8003cd2:	f10b 0301 	add.w	r3, fp, #1
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f43f ace2 	beq.w	80036a4 <_dtoa_r+0xa4>
 8003ce0:	601d      	str	r5, [r3, #0]
 8003ce2:	e4df      	b.n	80036a4 <_dtoa_r+0xa4>
 8003ce4:	465f      	mov	r7, fp
 8003ce6:	462b      	mov	r3, r5
 8003ce8:	461d      	mov	r5, r3
 8003cea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003cee:	2a39      	cmp	r2, #57	; 0x39
 8003cf0:	d106      	bne.n	8003d00 <_dtoa_r+0x700>
 8003cf2:	9a00      	ldr	r2, [sp, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d1f7      	bne.n	8003ce8 <_dtoa_r+0x6e8>
 8003cf8:	9900      	ldr	r1, [sp, #0]
 8003cfa:	2230      	movs	r2, #48	; 0x30
 8003cfc:	3701      	adds	r7, #1
 8003cfe:	700a      	strb	r2, [r1, #0]
 8003d00:	781a      	ldrb	r2, [r3, #0]
 8003d02:	3201      	adds	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
 8003d06:	e790      	b.n	8003c2a <_dtoa_r+0x62a>
 8003d08:	4ba3      	ldr	r3, [pc, #652]	; (8003f98 <_dtoa_r+0x998>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f7fc fc7c 	bl	8000608 <__aeabi_dmul>
 8003d10:	2200      	movs	r2, #0
 8003d12:	2300      	movs	r3, #0
 8003d14:	4606      	mov	r6, r0
 8003d16:	460f      	mov	r7, r1
 8003d18:	f7fc fede 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d09e      	beq.n	8003c5e <_dtoa_r+0x65e>
 8003d20:	e7d0      	b.n	8003cc4 <_dtoa_r+0x6c4>
 8003d22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d24:	2a00      	cmp	r2, #0
 8003d26:	f000 80ca 	beq.w	8003ebe <_dtoa_r+0x8be>
 8003d2a:	9a07      	ldr	r2, [sp, #28]
 8003d2c:	2a01      	cmp	r2, #1
 8003d2e:	f300 80ad 	bgt.w	8003e8c <_dtoa_r+0x88c>
 8003d32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003d34:	2a00      	cmp	r2, #0
 8003d36:	f000 80a5 	beq.w	8003e84 <_dtoa_r+0x884>
 8003d3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003d3e:	9e08      	ldr	r6, [sp, #32]
 8003d40:	9d05      	ldr	r5, [sp, #20]
 8003d42:	9a05      	ldr	r2, [sp, #20]
 8003d44:	441a      	add	r2, r3
 8003d46:	9205      	str	r2, [sp, #20]
 8003d48:	9a06      	ldr	r2, [sp, #24]
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	441a      	add	r2, r3
 8003d4e:	4620      	mov	r0, r4
 8003d50:	9206      	str	r2, [sp, #24]
 8003d52:	f000 fc3d 	bl	80045d0 <__i2b>
 8003d56:	4607      	mov	r7, r0
 8003d58:	b165      	cbz	r5, 8003d74 <_dtoa_r+0x774>
 8003d5a:	9b06      	ldr	r3, [sp, #24]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	dd09      	ble.n	8003d74 <_dtoa_r+0x774>
 8003d60:	42ab      	cmp	r3, r5
 8003d62:	9a05      	ldr	r2, [sp, #20]
 8003d64:	bfa8      	it	ge
 8003d66:	462b      	movge	r3, r5
 8003d68:	1ad2      	subs	r2, r2, r3
 8003d6a:	9205      	str	r2, [sp, #20]
 8003d6c:	9a06      	ldr	r2, [sp, #24]
 8003d6e:	1aed      	subs	r5, r5, r3
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	9306      	str	r3, [sp, #24]
 8003d74:	9b08      	ldr	r3, [sp, #32]
 8003d76:	b1f3      	cbz	r3, 8003db6 <_dtoa_r+0x7b6>
 8003d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 80a3 	beq.w	8003ec6 <_dtoa_r+0x8c6>
 8003d80:	2e00      	cmp	r6, #0
 8003d82:	dd10      	ble.n	8003da6 <_dtoa_r+0x7a6>
 8003d84:	4639      	mov	r1, r7
 8003d86:	4632      	mov	r2, r6
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f000 fce1 	bl	8004750 <__pow5mult>
 8003d8e:	4652      	mov	r2, sl
 8003d90:	4601      	mov	r1, r0
 8003d92:	4607      	mov	r7, r0
 8003d94:	4620      	mov	r0, r4
 8003d96:	f000 fc31 	bl	80045fc <__multiply>
 8003d9a:	4651      	mov	r1, sl
 8003d9c:	4680      	mov	r8, r0
 8003d9e:	4620      	mov	r0, r4
 8003da0:	f000 fb60 	bl	8004464 <_Bfree>
 8003da4:	46c2      	mov	sl, r8
 8003da6:	9b08      	ldr	r3, [sp, #32]
 8003da8:	1b9a      	subs	r2, r3, r6
 8003daa:	d004      	beq.n	8003db6 <_dtoa_r+0x7b6>
 8003dac:	4651      	mov	r1, sl
 8003dae:	4620      	mov	r0, r4
 8003db0:	f000 fcce 	bl	8004750 <__pow5mult>
 8003db4:	4682      	mov	sl, r0
 8003db6:	2101      	movs	r1, #1
 8003db8:	4620      	mov	r0, r4
 8003dba:	f000 fc09 	bl	80045d0 <__i2b>
 8003dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	4606      	mov	r6, r0
 8003dc4:	f340 8081 	ble.w	8003eca <_dtoa_r+0x8ca>
 8003dc8:	461a      	mov	r2, r3
 8003dca:	4601      	mov	r1, r0
 8003dcc:	4620      	mov	r0, r4
 8003dce:	f000 fcbf 	bl	8004750 <__pow5mult>
 8003dd2:	9b07      	ldr	r3, [sp, #28]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	4606      	mov	r6, r0
 8003dd8:	dd7a      	ble.n	8003ed0 <_dtoa_r+0x8d0>
 8003dda:	f04f 0800 	mov.w	r8, #0
 8003dde:	6933      	ldr	r3, [r6, #16]
 8003de0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003de4:	6918      	ldr	r0, [r3, #16]
 8003de6:	f000 fba5 	bl	8004534 <__hi0bits>
 8003dea:	f1c0 0020 	rsb	r0, r0, #32
 8003dee:	9b06      	ldr	r3, [sp, #24]
 8003df0:	4418      	add	r0, r3
 8003df2:	f010 001f 	ands.w	r0, r0, #31
 8003df6:	f000 8094 	beq.w	8003f22 <_dtoa_r+0x922>
 8003dfa:	f1c0 0320 	rsb	r3, r0, #32
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	f340 8085 	ble.w	8003f0e <_dtoa_r+0x90e>
 8003e04:	9b05      	ldr	r3, [sp, #20]
 8003e06:	f1c0 001c 	rsb	r0, r0, #28
 8003e0a:	4403      	add	r3, r0
 8003e0c:	9305      	str	r3, [sp, #20]
 8003e0e:	9b06      	ldr	r3, [sp, #24]
 8003e10:	4403      	add	r3, r0
 8003e12:	4405      	add	r5, r0
 8003e14:	9306      	str	r3, [sp, #24]
 8003e16:	9b05      	ldr	r3, [sp, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	dd05      	ble.n	8003e28 <_dtoa_r+0x828>
 8003e1c:	4651      	mov	r1, sl
 8003e1e:	461a      	mov	r2, r3
 8003e20:	4620      	mov	r0, r4
 8003e22:	f000 fcef 	bl	8004804 <__lshift>
 8003e26:	4682      	mov	sl, r0
 8003e28:	9b06      	ldr	r3, [sp, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	dd05      	ble.n	8003e3a <_dtoa_r+0x83a>
 8003e2e:	4631      	mov	r1, r6
 8003e30:	461a      	mov	r2, r3
 8003e32:	4620      	mov	r0, r4
 8003e34:	f000 fce6 	bl	8004804 <__lshift>
 8003e38:	4606      	mov	r6, r0
 8003e3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d072      	beq.n	8003f26 <_dtoa_r+0x926>
 8003e40:	4631      	mov	r1, r6
 8003e42:	4650      	mov	r0, sl
 8003e44:	f000 fd4a 	bl	80048dc <__mcmp>
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	da6c      	bge.n	8003f26 <_dtoa_r+0x926>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	4651      	mov	r1, sl
 8003e50:	220a      	movs	r2, #10
 8003e52:	4620      	mov	r0, r4
 8003e54:	f000 fb28 	bl	80044a8 <__multadd>
 8003e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003e5e:	4682      	mov	sl, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 81b0 	beq.w	80041c6 <_dtoa_r+0xbc6>
 8003e66:	2300      	movs	r3, #0
 8003e68:	4639      	mov	r1, r7
 8003e6a:	220a      	movs	r2, #10
 8003e6c:	4620      	mov	r0, r4
 8003e6e:	f000 fb1b 	bl	80044a8 <__multadd>
 8003e72:	9b01      	ldr	r3, [sp, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	4607      	mov	r7, r0
 8003e78:	f300 8096 	bgt.w	8003fa8 <_dtoa_r+0x9a8>
 8003e7c:	9b07      	ldr	r3, [sp, #28]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	dc59      	bgt.n	8003f36 <_dtoa_r+0x936>
 8003e82:	e091      	b.n	8003fa8 <_dtoa_r+0x9a8>
 8003e84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003e86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003e8a:	e758      	b.n	8003d3e <_dtoa_r+0x73e>
 8003e8c:	9b04      	ldr	r3, [sp, #16]
 8003e8e:	1e5e      	subs	r6, r3, #1
 8003e90:	9b08      	ldr	r3, [sp, #32]
 8003e92:	42b3      	cmp	r3, r6
 8003e94:	bfbf      	itttt	lt
 8003e96:	9b08      	ldrlt	r3, [sp, #32]
 8003e98:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8003e9a:	9608      	strlt	r6, [sp, #32]
 8003e9c:	1af3      	sublt	r3, r6, r3
 8003e9e:	bfb4      	ite	lt
 8003ea0:	18d2      	addlt	r2, r2, r3
 8003ea2:	1b9e      	subge	r6, r3, r6
 8003ea4:	9b04      	ldr	r3, [sp, #16]
 8003ea6:	bfbc      	itt	lt
 8003ea8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8003eaa:	2600      	movlt	r6, #0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	bfb7      	itett	lt
 8003eb0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8003eb4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8003eb8:	1a9d      	sublt	r5, r3, r2
 8003eba:	2300      	movlt	r3, #0
 8003ebc:	e741      	b.n	8003d42 <_dtoa_r+0x742>
 8003ebe:	9e08      	ldr	r6, [sp, #32]
 8003ec0:	9d05      	ldr	r5, [sp, #20]
 8003ec2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003ec4:	e748      	b.n	8003d58 <_dtoa_r+0x758>
 8003ec6:	9a08      	ldr	r2, [sp, #32]
 8003ec8:	e770      	b.n	8003dac <_dtoa_r+0x7ac>
 8003eca:	9b07      	ldr	r3, [sp, #28]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	dc19      	bgt.n	8003f04 <_dtoa_r+0x904>
 8003ed0:	9b02      	ldr	r3, [sp, #8]
 8003ed2:	b9bb      	cbnz	r3, 8003f04 <_dtoa_r+0x904>
 8003ed4:	9b03      	ldr	r3, [sp, #12]
 8003ed6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003eda:	b99b      	cbnz	r3, 8003f04 <_dtoa_r+0x904>
 8003edc:	9b03      	ldr	r3, [sp, #12]
 8003ede:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ee2:	0d1b      	lsrs	r3, r3, #20
 8003ee4:	051b      	lsls	r3, r3, #20
 8003ee6:	b183      	cbz	r3, 8003f0a <_dtoa_r+0x90a>
 8003ee8:	9b05      	ldr	r3, [sp, #20]
 8003eea:	3301      	adds	r3, #1
 8003eec:	9305      	str	r3, [sp, #20]
 8003eee:	9b06      	ldr	r3, [sp, #24]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	9306      	str	r3, [sp, #24]
 8003ef4:	f04f 0801 	mov.w	r8, #1
 8003ef8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f47f af6f 	bne.w	8003dde <_dtoa_r+0x7de>
 8003f00:	2001      	movs	r0, #1
 8003f02:	e774      	b.n	8003dee <_dtoa_r+0x7ee>
 8003f04:	f04f 0800 	mov.w	r8, #0
 8003f08:	e7f6      	b.n	8003ef8 <_dtoa_r+0x8f8>
 8003f0a:	4698      	mov	r8, r3
 8003f0c:	e7f4      	b.n	8003ef8 <_dtoa_r+0x8f8>
 8003f0e:	d082      	beq.n	8003e16 <_dtoa_r+0x816>
 8003f10:	9a05      	ldr	r2, [sp, #20]
 8003f12:	331c      	adds	r3, #28
 8003f14:	441a      	add	r2, r3
 8003f16:	9205      	str	r2, [sp, #20]
 8003f18:	9a06      	ldr	r2, [sp, #24]
 8003f1a:	441a      	add	r2, r3
 8003f1c:	441d      	add	r5, r3
 8003f1e:	9206      	str	r2, [sp, #24]
 8003f20:	e779      	b.n	8003e16 <_dtoa_r+0x816>
 8003f22:	4603      	mov	r3, r0
 8003f24:	e7f4      	b.n	8003f10 <_dtoa_r+0x910>
 8003f26:	9b04      	ldr	r3, [sp, #16]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	dc37      	bgt.n	8003f9c <_dtoa_r+0x99c>
 8003f2c:	9b07      	ldr	r3, [sp, #28]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	dd34      	ble.n	8003f9c <_dtoa_r+0x99c>
 8003f32:	9b04      	ldr	r3, [sp, #16]
 8003f34:	9301      	str	r3, [sp, #4]
 8003f36:	9b01      	ldr	r3, [sp, #4]
 8003f38:	b963      	cbnz	r3, 8003f54 <_dtoa_r+0x954>
 8003f3a:	4631      	mov	r1, r6
 8003f3c:	2205      	movs	r2, #5
 8003f3e:	4620      	mov	r0, r4
 8003f40:	f000 fab2 	bl	80044a8 <__multadd>
 8003f44:	4601      	mov	r1, r0
 8003f46:	4606      	mov	r6, r0
 8003f48:	4650      	mov	r0, sl
 8003f4a:	f000 fcc7 	bl	80048dc <__mcmp>
 8003f4e:	2800      	cmp	r0, #0
 8003f50:	f73f adbb 	bgt.w	8003aca <_dtoa_r+0x4ca>
 8003f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f56:	9d00      	ldr	r5, [sp, #0]
 8003f58:	ea6f 0b03 	mvn.w	fp, r3
 8003f5c:	f04f 0800 	mov.w	r8, #0
 8003f60:	4631      	mov	r1, r6
 8003f62:	4620      	mov	r0, r4
 8003f64:	f000 fa7e 	bl	8004464 <_Bfree>
 8003f68:	2f00      	cmp	r7, #0
 8003f6a:	f43f aeab 	beq.w	8003cc4 <_dtoa_r+0x6c4>
 8003f6e:	f1b8 0f00 	cmp.w	r8, #0
 8003f72:	d005      	beq.n	8003f80 <_dtoa_r+0x980>
 8003f74:	45b8      	cmp	r8, r7
 8003f76:	d003      	beq.n	8003f80 <_dtoa_r+0x980>
 8003f78:	4641      	mov	r1, r8
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	f000 fa72 	bl	8004464 <_Bfree>
 8003f80:	4639      	mov	r1, r7
 8003f82:	4620      	mov	r0, r4
 8003f84:	f000 fa6e 	bl	8004464 <_Bfree>
 8003f88:	e69c      	b.n	8003cc4 <_dtoa_r+0x6c4>
 8003f8a:	2600      	movs	r6, #0
 8003f8c:	4637      	mov	r7, r6
 8003f8e:	e7e1      	b.n	8003f54 <_dtoa_r+0x954>
 8003f90:	46bb      	mov	fp, r7
 8003f92:	4637      	mov	r7, r6
 8003f94:	e599      	b.n	8003aca <_dtoa_r+0x4ca>
 8003f96:	bf00      	nop
 8003f98:	40240000 	.word	0x40240000
 8003f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 80c8 	beq.w	8004134 <_dtoa_r+0xb34>
 8003fa4:	9b04      	ldr	r3, [sp, #16]
 8003fa6:	9301      	str	r3, [sp, #4]
 8003fa8:	2d00      	cmp	r5, #0
 8003faa:	dd05      	ble.n	8003fb8 <_dtoa_r+0x9b8>
 8003fac:	4639      	mov	r1, r7
 8003fae:	462a      	mov	r2, r5
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f000 fc27 	bl	8004804 <__lshift>
 8003fb6:	4607      	mov	r7, r0
 8003fb8:	f1b8 0f00 	cmp.w	r8, #0
 8003fbc:	d05b      	beq.n	8004076 <_dtoa_r+0xa76>
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	f000 fa0f 	bl	80043e4 <_Balloc>
 8003fc6:	4605      	mov	r5, r0
 8003fc8:	b928      	cbnz	r0, 8003fd6 <_dtoa_r+0x9d6>
 8003fca:	4b83      	ldr	r3, [pc, #524]	; (80041d8 <_dtoa_r+0xbd8>)
 8003fcc:	4602      	mov	r2, r0
 8003fce:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003fd2:	f7ff bb2e 	b.w	8003632 <_dtoa_r+0x32>
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	3202      	adds	r2, #2
 8003fda:	0092      	lsls	r2, r2, #2
 8003fdc:	f107 010c 	add.w	r1, r7, #12
 8003fe0:	300c      	adds	r0, #12
 8003fe2:	f001 f813 	bl	800500c <memcpy>
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	4629      	mov	r1, r5
 8003fea:	4620      	mov	r0, r4
 8003fec:	f000 fc0a 	bl	8004804 <__lshift>
 8003ff0:	9b00      	ldr	r3, [sp, #0]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	9304      	str	r3, [sp, #16]
 8003ff6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	9308      	str	r3, [sp, #32]
 8003ffe:	9b02      	ldr	r3, [sp, #8]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	46b8      	mov	r8, r7
 8004006:	9306      	str	r3, [sp, #24]
 8004008:	4607      	mov	r7, r0
 800400a:	9b04      	ldr	r3, [sp, #16]
 800400c:	4631      	mov	r1, r6
 800400e:	3b01      	subs	r3, #1
 8004010:	4650      	mov	r0, sl
 8004012:	9301      	str	r3, [sp, #4]
 8004014:	f7ff fa69 	bl	80034ea <quorem>
 8004018:	4641      	mov	r1, r8
 800401a:	9002      	str	r0, [sp, #8]
 800401c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004020:	4650      	mov	r0, sl
 8004022:	f000 fc5b 	bl	80048dc <__mcmp>
 8004026:	463a      	mov	r2, r7
 8004028:	9005      	str	r0, [sp, #20]
 800402a:	4631      	mov	r1, r6
 800402c:	4620      	mov	r0, r4
 800402e:	f000 fc71 	bl	8004914 <__mdiff>
 8004032:	68c2      	ldr	r2, [r0, #12]
 8004034:	4605      	mov	r5, r0
 8004036:	bb02      	cbnz	r2, 800407a <_dtoa_r+0xa7a>
 8004038:	4601      	mov	r1, r0
 800403a:	4650      	mov	r0, sl
 800403c:	f000 fc4e 	bl	80048dc <__mcmp>
 8004040:	4602      	mov	r2, r0
 8004042:	4629      	mov	r1, r5
 8004044:	4620      	mov	r0, r4
 8004046:	9209      	str	r2, [sp, #36]	; 0x24
 8004048:	f000 fa0c 	bl	8004464 <_Bfree>
 800404c:	9b07      	ldr	r3, [sp, #28]
 800404e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004050:	9d04      	ldr	r5, [sp, #16]
 8004052:	ea43 0102 	orr.w	r1, r3, r2
 8004056:	9b06      	ldr	r3, [sp, #24]
 8004058:	4319      	orrs	r1, r3
 800405a:	d110      	bne.n	800407e <_dtoa_r+0xa7e>
 800405c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004060:	d029      	beq.n	80040b6 <_dtoa_r+0xab6>
 8004062:	9b05      	ldr	r3, [sp, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	dd02      	ble.n	800406e <_dtoa_r+0xa6e>
 8004068:	9b02      	ldr	r3, [sp, #8]
 800406a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800406e:	9b01      	ldr	r3, [sp, #4]
 8004070:	f883 9000 	strb.w	r9, [r3]
 8004074:	e774      	b.n	8003f60 <_dtoa_r+0x960>
 8004076:	4638      	mov	r0, r7
 8004078:	e7ba      	b.n	8003ff0 <_dtoa_r+0x9f0>
 800407a:	2201      	movs	r2, #1
 800407c:	e7e1      	b.n	8004042 <_dtoa_r+0xa42>
 800407e:	9b05      	ldr	r3, [sp, #20]
 8004080:	2b00      	cmp	r3, #0
 8004082:	db04      	blt.n	800408e <_dtoa_r+0xa8e>
 8004084:	9907      	ldr	r1, [sp, #28]
 8004086:	430b      	orrs	r3, r1
 8004088:	9906      	ldr	r1, [sp, #24]
 800408a:	430b      	orrs	r3, r1
 800408c:	d120      	bne.n	80040d0 <_dtoa_r+0xad0>
 800408e:	2a00      	cmp	r2, #0
 8004090:	dded      	ble.n	800406e <_dtoa_r+0xa6e>
 8004092:	4651      	mov	r1, sl
 8004094:	2201      	movs	r2, #1
 8004096:	4620      	mov	r0, r4
 8004098:	f000 fbb4 	bl	8004804 <__lshift>
 800409c:	4631      	mov	r1, r6
 800409e:	4682      	mov	sl, r0
 80040a0:	f000 fc1c 	bl	80048dc <__mcmp>
 80040a4:	2800      	cmp	r0, #0
 80040a6:	dc03      	bgt.n	80040b0 <_dtoa_r+0xab0>
 80040a8:	d1e1      	bne.n	800406e <_dtoa_r+0xa6e>
 80040aa:	f019 0f01 	tst.w	r9, #1
 80040ae:	d0de      	beq.n	800406e <_dtoa_r+0xa6e>
 80040b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80040b4:	d1d8      	bne.n	8004068 <_dtoa_r+0xa68>
 80040b6:	9a01      	ldr	r2, [sp, #4]
 80040b8:	2339      	movs	r3, #57	; 0x39
 80040ba:	7013      	strb	r3, [r2, #0]
 80040bc:	462b      	mov	r3, r5
 80040be:	461d      	mov	r5, r3
 80040c0:	3b01      	subs	r3, #1
 80040c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80040c6:	2a39      	cmp	r2, #57	; 0x39
 80040c8:	d06c      	beq.n	80041a4 <_dtoa_r+0xba4>
 80040ca:	3201      	adds	r2, #1
 80040cc:	701a      	strb	r2, [r3, #0]
 80040ce:	e747      	b.n	8003f60 <_dtoa_r+0x960>
 80040d0:	2a00      	cmp	r2, #0
 80040d2:	dd07      	ble.n	80040e4 <_dtoa_r+0xae4>
 80040d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80040d8:	d0ed      	beq.n	80040b6 <_dtoa_r+0xab6>
 80040da:	9a01      	ldr	r2, [sp, #4]
 80040dc:	f109 0301 	add.w	r3, r9, #1
 80040e0:	7013      	strb	r3, [r2, #0]
 80040e2:	e73d      	b.n	8003f60 <_dtoa_r+0x960>
 80040e4:	9b04      	ldr	r3, [sp, #16]
 80040e6:	9a08      	ldr	r2, [sp, #32]
 80040e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d043      	beq.n	8004178 <_dtoa_r+0xb78>
 80040f0:	4651      	mov	r1, sl
 80040f2:	2300      	movs	r3, #0
 80040f4:	220a      	movs	r2, #10
 80040f6:	4620      	mov	r0, r4
 80040f8:	f000 f9d6 	bl	80044a8 <__multadd>
 80040fc:	45b8      	cmp	r8, r7
 80040fe:	4682      	mov	sl, r0
 8004100:	f04f 0300 	mov.w	r3, #0
 8004104:	f04f 020a 	mov.w	r2, #10
 8004108:	4641      	mov	r1, r8
 800410a:	4620      	mov	r0, r4
 800410c:	d107      	bne.n	800411e <_dtoa_r+0xb1e>
 800410e:	f000 f9cb 	bl	80044a8 <__multadd>
 8004112:	4680      	mov	r8, r0
 8004114:	4607      	mov	r7, r0
 8004116:	9b04      	ldr	r3, [sp, #16]
 8004118:	3301      	adds	r3, #1
 800411a:	9304      	str	r3, [sp, #16]
 800411c:	e775      	b.n	800400a <_dtoa_r+0xa0a>
 800411e:	f000 f9c3 	bl	80044a8 <__multadd>
 8004122:	4639      	mov	r1, r7
 8004124:	4680      	mov	r8, r0
 8004126:	2300      	movs	r3, #0
 8004128:	220a      	movs	r2, #10
 800412a:	4620      	mov	r0, r4
 800412c:	f000 f9bc 	bl	80044a8 <__multadd>
 8004130:	4607      	mov	r7, r0
 8004132:	e7f0      	b.n	8004116 <_dtoa_r+0xb16>
 8004134:	9b04      	ldr	r3, [sp, #16]
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	9d00      	ldr	r5, [sp, #0]
 800413a:	4631      	mov	r1, r6
 800413c:	4650      	mov	r0, sl
 800413e:	f7ff f9d4 	bl	80034ea <quorem>
 8004142:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004146:	9b00      	ldr	r3, [sp, #0]
 8004148:	f805 9b01 	strb.w	r9, [r5], #1
 800414c:	1aea      	subs	r2, r5, r3
 800414e:	9b01      	ldr	r3, [sp, #4]
 8004150:	4293      	cmp	r3, r2
 8004152:	dd07      	ble.n	8004164 <_dtoa_r+0xb64>
 8004154:	4651      	mov	r1, sl
 8004156:	2300      	movs	r3, #0
 8004158:	220a      	movs	r2, #10
 800415a:	4620      	mov	r0, r4
 800415c:	f000 f9a4 	bl	80044a8 <__multadd>
 8004160:	4682      	mov	sl, r0
 8004162:	e7ea      	b.n	800413a <_dtoa_r+0xb3a>
 8004164:	9b01      	ldr	r3, [sp, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	bfc8      	it	gt
 800416a:	461d      	movgt	r5, r3
 800416c:	9b00      	ldr	r3, [sp, #0]
 800416e:	bfd8      	it	le
 8004170:	2501      	movle	r5, #1
 8004172:	441d      	add	r5, r3
 8004174:	f04f 0800 	mov.w	r8, #0
 8004178:	4651      	mov	r1, sl
 800417a:	2201      	movs	r2, #1
 800417c:	4620      	mov	r0, r4
 800417e:	f000 fb41 	bl	8004804 <__lshift>
 8004182:	4631      	mov	r1, r6
 8004184:	4682      	mov	sl, r0
 8004186:	f000 fba9 	bl	80048dc <__mcmp>
 800418a:	2800      	cmp	r0, #0
 800418c:	dc96      	bgt.n	80040bc <_dtoa_r+0xabc>
 800418e:	d102      	bne.n	8004196 <_dtoa_r+0xb96>
 8004190:	f019 0f01 	tst.w	r9, #1
 8004194:	d192      	bne.n	80040bc <_dtoa_r+0xabc>
 8004196:	462b      	mov	r3, r5
 8004198:	461d      	mov	r5, r3
 800419a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800419e:	2a30      	cmp	r2, #48	; 0x30
 80041a0:	d0fa      	beq.n	8004198 <_dtoa_r+0xb98>
 80041a2:	e6dd      	b.n	8003f60 <_dtoa_r+0x960>
 80041a4:	9a00      	ldr	r2, [sp, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d189      	bne.n	80040be <_dtoa_r+0xabe>
 80041aa:	f10b 0b01 	add.w	fp, fp, #1
 80041ae:	2331      	movs	r3, #49	; 0x31
 80041b0:	e796      	b.n	80040e0 <_dtoa_r+0xae0>
 80041b2:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <_dtoa_r+0xbdc>)
 80041b4:	f7ff ba99 	b.w	80036ea <_dtoa_r+0xea>
 80041b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f47f aa6d 	bne.w	800369a <_dtoa_r+0x9a>
 80041c0:	4b07      	ldr	r3, [pc, #28]	; (80041e0 <_dtoa_r+0xbe0>)
 80041c2:	f7ff ba92 	b.w	80036ea <_dtoa_r+0xea>
 80041c6:	9b01      	ldr	r3, [sp, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	dcb5      	bgt.n	8004138 <_dtoa_r+0xb38>
 80041cc:	9b07      	ldr	r3, [sp, #28]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	f73f aeb1 	bgt.w	8003f36 <_dtoa_r+0x936>
 80041d4:	e7b0      	b.n	8004138 <_dtoa_r+0xb38>
 80041d6:	bf00      	nop
 80041d8:	080053bd 	.word	0x080053bd
 80041dc:	0800531d 	.word	0x0800531d
 80041e0:	08005341 	.word	0x08005341

080041e4 <_free_r>:
 80041e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80041e6:	2900      	cmp	r1, #0
 80041e8:	d044      	beq.n	8004274 <_free_r+0x90>
 80041ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041ee:	9001      	str	r0, [sp, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f1a1 0404 	sub.w	r4, r1, #4
 80041f6:	bfb8      	it	lt
 80041f8:	18e4      	addlt	r4, r4, r3
 80041fa:	f000 f8e7 	bl	80043cc <__malloc_lock>
 80041fe:	4a1e      	ldr	r2, [pc, #120]	; (8004278 <_free_r+0x94>)
 8004200:	9801      	ldr	r0, [sp, #4]
 8004202:	6813      	ldr	r3, [r2, #0]
 8004204:	b933      	cbnz	r3, 8004214 <_free_r+0x30>
 8004206:	6063      	str	r3, [r4, #4]
 8004208:	6014      	str	r4, [r2, #0]
 800420a:	b003      	add	sp, #12
 800420c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004210:	f000 b8e2 	b.w	80043d8 <__malloc_unlock>
 8004214:	42a3      	cmp	r3, r4
 8004216:	d908      	bls.n	800422a <_free_r+0x46>
 8004218:	6825      	ldr	r5, [r4, #0]
 800421a:	1961      	adds	r1, r4, r5
 800421c:	428b      	cmp	r3, r1
 800421e:	bf01      	itttt	eq
 8004220:	6819      	ldreq	r1, [r3, #0]
 8004222:	685b      	ldreq	r3, [r3, #4]
 8004224:	1949      	addeq	r1, r1, r5
 8004226:	6021      	streq	r1, [r4, #0]
 8004228:	e7ed      	b.n	8004206 <_free_r+0x22>
 800422a:	461a      	mov	r2, r3
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	b10b      	cbz	r3, 8004234 <_free_r+0x50>
 8004230:	42a3      	cmp	r3, r4
 8004232:	d9fa      	bls.n	800422a <_free_r+0x46>
 8004234:	6811      	ldr	r1, [r2, #0]
 8004236:	1855      	adds	r5, r2, r1
 8004238:	42a5      	cmp	r5, r4
 800423a:	d10b      	bne.n	8004254 <_free_r+0x70>
 800423c:	6824      	ldr	r4, [r4, #0]
 800423e:	4421      	add	r1, r4
 8004240:	1854      	adds	r4, r2, r1
 8004242:	42a3      	cmp	r3, r4
 8004244:	6011      	str	r1, [r2, #0]
 8004246:	d1e0      	bne.n	800420a <_free_r+0x26>
 8004248:	681c      	ldr	r4, [r3, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	6053      	str	r3, [r2, #4]
 800424e:	440c      	add	r4, r1
 8004250:	6014      	str	r4, [r2, #0]
 8004252:	e7da      	b.n	800420a <_free_r+0x26>
 8004254:	d902      	bls.n	800425c <_free_r+0x78>
 8004256:	230c      	movs	r3, #12
 8004258:	6003      	str	r3, [r0, #0]
 800425a:	e7d6      	b.n	800420a <_free_r+0x26>
 800425c:	6825      	ldr	r5, [r4, #0]
 800425e:	1961      	adds	r1, r4, r5
 8004260:	428b      	cmp	r3, r1
 8004262:	bf04      	itt	eq
 8004264:	6819      	ldreq	r1, [r3, #0]
 8004266:	685b      	ldreq	r3, [r3, #4]
 8004268:	6063      	str	r3, [r4, #4]
 800426a:	bf04      	itt	eq
 800426c:	1949      	addeq	r1, r1, r5
 800426e:	6021      	streq	r1, [r4, #0]
 8004270:	6054      	str	r4, [r2, #4]
 8004272:	e7ca      	b.n	800420a <_free_r+0x26>
 8004274:	b003      	add	sp, #12
 8004276:	bd30      	pop	{r4, r5, pc}
 8004278:	20000338 	.word	0x20000338

0800427c <malloc>:
 800427c:	4b02      	ldr	r3, [pc, #8]	; (8004288 <malloc+0xc>)
 800427e:	4601      	mov	r1, r0
 8004280:	6818      	ldr	r0, [r3, #0]
 8004282:	f000 b823 	b.w	80042cc <_malloc_r>
 8004286:	bf00      	nop
 8004288:	20000060 	.word	0x20000060

0800428c <sbrk_aligned>:
 800428c:	b570      	push	{r4, r5, r6, lr}
 800428e:	4e0e      	ldr	r6, [pc, #56]	; (80042c8 <sbrk_aligned+0x3c>)
 8004290:	460c      	mov	r4, r1
 8004292:	6831      	ldr	r1, [r6, #0]
 8004294:	4605      	mov	r5, r0
 8004296:	b911      	cbnz	r1, 800429e <sbrk_aligned+0x12>
 8004298:	f000 fea8 	bl	8004fec <_sbrk_r>
 800429c:	6030      	str	r0, [r6, #0]
 800429e:	4621      	mov	r1, r4
 80042a0:	4628      	mov	r0, r5
 80042a2:	f000 fea3 	bl	8004fec <_sbrk_r>
 80042a6:	1c43      	adds	r3, r0, #1
 80042a8:	d00a      	beq.n	80042c0 <sbrk_aligned+0x34>
 80042aa:	1cc4      	adds	r4, r0, #3
 80042ac:	f024 0403 	bic.w	r4, r4, #3
 80042b0:	42a0      	cmp	r0, r4
 80042b2:	d007      	beq.n	80042c4 <sbrk_aligned+0x38>
 80042b4:	1a21      	subs	r1, r4, r0
 80042b6:	4628      	mov	r0, r5
 80042b8:	f000 fe98 	bl	8004fec <_sbrk_r>
 80042bc:	3001      	adds	r0, #1
 80042be:	d101      	bne.n	80042c4 <sbrk_aligned+0x38>
 80042c0:	f04f 34ff 	mov.w	r4, #4294967295
 80042c4:	4620      	mov	r0, r4
 80042c6:	bd70      	pop	{r4, r5, r6, pc}
 80042c8:	2000033c 	.word	0x2000033c

080042cc <_malloc_r>:
 80042cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042d0:	1ccd      	adds	r5, r1, #3
 80042d2:	f025 0503 	bic.w	r5, r5, #3
 80042d6:	3508      	adds	r5, #8
 80042d8:	2d0c      	cmp	r5, #12
 80042da:	bf38      	it	cc
 80042dc:	250c      	movcc	r5, #12
 80042de:	2d00      	cmp	r5, #0
 80042e0:	4607      	mov	r7, r0
 80042e2:	db01      	blt.n	80042e8 <_malloc_r+0x1c>
 80042e4:	42a9      	cmp	r1, r5
 80042e6:	d905      	bls.n	80042f4 <_malloc_r+0x28>
 80042e8:	230c      	movs	r3, #12
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	2600      	movs	r6, #0
 80042ee:	4630      	mov	r0, r6
 80042f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80043c8 <_malloc_r+0xfc>
 80042f8:	f000 f868 	bl	80043cc <__malloc_lock>
 80042fc:	f8d8 3000 	ldr.w	r3, [r8]
 8004300:	461c      	mov	r4, r3
 8004302:	bb5c      	cbnz	r4, 800435c <_malloc_r+0x90>
 8004304:	4629      	mov	r1, r5
 8004306:	4638      	mov	r0, r7
 8004308:	f7ff ffc0 	bl	800428c <sbrk_aligned>
 800430c:	1c43      	adds	r3, r0, #1
 800430e:	4604      	mov	r4, r0
 8004310:	d155      	bne.n	80043be <_malloc_r+0xf2>
 8004312:	f8d8 4000 	ldr.w	r4, [r8]
 8004316:	4626      	mov	r6, r4
 8004318:	2e00      	cmp	r6, #0
 800431a:	d145      	bne.n	80043a8 <_malloc_r+0xdc>
 800431c:	2c00      	cmp	r4, #0
 800431e:	d048      	beq.n	80043b2 <_malloc_r+0xe6>
 8004320:	6823      	ldr	r3, [r4, #0]
 8004322:	4631      	mov	r1, r6
 8004324:	4638      	mov	r0, r7
 8004326:	eb04 0903 	add.w	r9, r4, r3
 800432a:	f000 fe5f 	bl	8004fec <_sbrk_r>
 800432e:	4581      	cmp	r9, r0
 8004330:	d13f      	bne.n	80043b2 <_malloc_r+0xe6>
 8004332:	6821      	ldr	r1, [r4, #0]
 8004334:	1a6d      	subs	r5, r5, r1
 8004336:	4629      	mov	r1, r5
 8004338:	4638      	mov	r0, r7
 800433a:	f7ff ffa7 	bl	800428c <sbrk_aligned>
 800433e:	3001      	adds	r0, #1
 8004340:	d037      	beq.n	80043b2 <_malloc_r+0xe6>
 8004342:	6823      	ldr	r3, [r4, #0]
 8004344:	442b      	add	r3, r5
 8004346:	6023      	str	r3, [r4, #0]
 8004348:	f8d8 3000 	ldr.w	r3, [r8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d038      	beq.n	80043c2 <_malloc_r+0xf6>
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	42a2      	cmp	r2, r4
 8004354:	d12b      	bne.n	80043ae <_malloc_r+0xe2>
 8004356:	2200      	movs	r2, #0
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	e00f      	b.n	800437c <_malloc_r+0xb0>
 800435c:	6822      	ldr	r2, [r4, #0]
 800435e:	1b52      	subs	r2, r2, r5
 8004360:	d41f      	bmi.n	80043a2 <_malloc_r+0xd6>
 8004362:	2a0b      	cmp	r2, #11
 8004364:	d917      	bls.n	8004396 <_malloc_r+0xca>
 8004366:	1961      	adds	r1, r4, r5
 8004368:	42a3      	cmp	r3, r4
 800436a:	6025      	str	r5, [r4, #0]
 800436c:	bf18      	it	ne
 800436e:	6059      	strne	r1, [r3, #4]
 8004370:	6863      	ldr	r3, [r4, #4]
 8004372:	bf08      	it	eq
 8004374:	f8c8 1000 	streq.w	r1, [r8]
 8004378:	5162      	str	r2, [r4, r5]
 800437a:	604b      	str	r3, [r1, #4]
 800437c:	4638      	mov	r0, r7
 800437e:	f104 060b 	add.w	r6, r4, #11
 8004382:	f000 f829 	bl	80043d8 <__malloc_unlock>
 8004386:	f026 0607 	bic.w	r6, r6, #7
 800438a:	1d23      	adds	r3, r4, #4
 800438c:	1af2      	subs	r2, r6, r3
 800438e:	d0ae      	beq.n	80042ee <_malloc_r+0x22>
 8004390:	1b9b      	subs	r3, r3, r6
 8004392:	50a3      	str	r3, [r4, r2]
 8004394:	e7ab      	b.n	80042ee <_malloc_r+0x22>
 8004396:	42a3      	cmp	r3, r4
 8004398:	6862      	ldr	r2, [r4, #4]
 800439a:	d1dd      	bne.n	8004358 <_malloc_r+0x8c>
 800439c:	f8c8 2000 	str.w	r2, [r8]
 80043a0:	e7ec      	b.n	800437c <_malloc_r+0xb0>
 80043a2:	4623      	mov	r3, r4
 80043a4:	6864      	ldr	r4, [r4, #4]
 80043a6:	e7ac      	b.n	8004302 <_malloc_r+0x36>
 80043a8:	4634      	mov	r4, r6
 80043aa:	6876      	ldr	r6, [r6, #4]
 80043ac:	e7b4      	b.n	8004318 <_malloc_r+0x4c>
 80043ae:	4613      	mov	r3, r2
 80043b0:	e7cc      	b.n	800434c <_malloc_r+0x80>
 80043b2:	230c      	movs	r3, #12
 80043b4:	603b      	str	r3, [r7, #0]
 80043b6:	4638      	mov	r0, r7
 80043b8:	f000 f80e 	bl	80043d8 <__malloc_unlock>
 80043bc:	e797      	b.n	80042ee <_malloc_r+0x22>
 80043be:	6025      	str	r5, [r4, #0]
 80043c0:	e7dc      	b.n	800437c <_malloc_r+0xb0>
 80043c2:	605b      	str	r3, [r3, #4]
 80043c4:	deff      	udf	#255	; 0xff
 80043c6:	bf00      	nop
 80043c8:	20000338 	.word	0x20000338

080043cc <__malloc_lock>:
 80043cc:	4801      	ldr	r0, [pc, #4]	; (80043d4 <__malloc_lock+0x8>)
 80043ce:	f7ff b88a 	b.w	80034e6 <__retarget_lock_acquire_recursive>
 80043d2:	bf00      	nop
 80043d4:	20000334 	.word	0x20000334

080043d8 <__malloc_unlock>:
 80043d8:	4801      	ldr	r0, [pc, #4]	; (80043e0 <__malloc_unlock+0x8>)
 80043da:	f7ff b885 	b.w	80034e8 <__retarget_lock_release_recursive>
 80043de:	bf00      	nop
 80043e0:	20000334 	.word	0x20000334

080043e4 <_Balloc>:
 80043e4:	b570      	push	{r4, r5, r6, lr}
 80043e6:	69c6      	ldr	r6, [r0, #28]
 80043e8:	4604      	mov	r4, r0
 80043ea:	460d      	mov	r5, r1
 80043ec:	b976      	cbnz	r6, 800440c <_Balloc+0x28>
 80043ee:	2010      	movs	r0, #16
 80043f0:	f7ff ff44 	bl	800427c <malloc>
 80043f4:	4602      	mov	r2, r0
 80043f6:	61e0      	str	r0, [r4, #28]
 80043f8:	b920      	cbnz	r0, 8004404 <_Balloc+0x20>
 80043fa:	4b18      	ldr	r3, [pc, #96]	; (800445c <_Balloc+0x78>)
 80043fc:	4818      	ldr	r0, [pc, #96]	; (8004460 <_Balloc+0x7c>)
 80043fe:	216b      	movs	r1, #107	; 0x6b
 8004400:	f000 fe12 	bl	8005028 <__assert_func>
 8004404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004408:	6006      	str	r6, [r0, #0]
 800440a:	60c6      	str	r6, [r0, #12]
 800440c:	69e6      	ldr	r6, [r4, #28]
 800440e:	68f3      	ldr	r3, [r6, #12]
 8004410:	b183      	cbz	r3, 8004434 <_Balloc+0x50>
 8004412:	69e3      	ldr	r3, [r4, #28]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800441a:	b9b8      	cbnz	r0, 800444c <_Balloc+0x68>
 800441c:	2101      	movs	r1, #1
 800441e:	fa01 f605 	lsl.w	r6, r1, r5
 8004422:	1d72      	adds	r2, r6, #5
 8004424:	0092      	lsls	r2, r2, #2
 8004426:	4620      	mov	r0, r4
 8004428:	f000 fe1c 	bl	8005064 <_calloc_r>
 800442c:	b160      	cbz	r0, 8004448 <_Balloc+0x64>
 800442e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004432:	e00e      	b.n	8004452 <_Balloc+0x6e>
 8004434:	2221      	movs	r2, #33	; 0x21
 8004436:	2104      	movs	r1, #4
 8004438:	4620      	mov	r0, r4
 800443a:	f000 fe13 	bl	8005064 <_calloc_r>
 800443e:	69e3      	ldr	r3, [r4, #28]
 8004440:	60f0      	str	r0, [r6, #12]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1e4      	bne.n	8004412 <_Balloc+0x2e>
 8004448:	2000      	movs	r0, #0
 800444a:	bd70      	pop	{r4, r5, r6, pc}
 800444c:	6802      	ldr	r2, [r0, #0]
 800444e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004452:	2300      	movs	r3, #0
 8004454:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004458:	e7f7      	b.n	800444a <_Balloc+0x66>
 800445a:	bf00      	nop
 800445c:	0800534e 	.word	0x0800534e
 8004460:	080053ce 	.word	0x080053ce

08004464 <_Bfree>:
 8004464:	b570      	push	{r4, r5, r6, lr}
 8004466:	69c6      	ldr	r6, [r0, #28]
 8004468:	4605      	mov	r5, r0
 800446a:	460c      	mov	r4, r1
 800446c:	b976      	cbnz	r6, 800448c <_Bfree+0x28>
 800446e:	2010      	movs	r0, #16
 8004470:	f7ff ff04 	bl	800427c <malloc>
 8004474:	4602      	mov	r2, r0
 8004476:	61e8      	str	r0, [r5, #28]
 8004478:	b920      	cbnz	r0, 8004484 <_Bfree+0x20>
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <_Bfree+0x3c>)
 800447c:	4809      	ldr	r0, [pc, #36]	; (80044a4 <_Bfree+0x40>)
 800447e:	218f      	movs	r1, #143	; 0x8f
 8004480:	f000 fdd2 	bl	8005028 <__assert_func>
 8004484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004488:	6006      	str	r6, [r0, #0]
 800448a:	60c6      	str	r6, [r0, #12]
 800448c:	b13c      	cbz	r4, 800449e <_Bfree+0x3a>
 800448e:	69eb      	ldr	r3, [r5, #28]
 8004490:	6862      	ldr	r2, [r4, #4]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004498:	6021      	str	r1, [r4, #0]
 800449a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800449e:	bd70      	pop	{r4, r5, r6, pc}
 80044a0:	0800534e 	.word	0x0800534e
 80044a4:	080053ce 	.word	0x080053ce

080044a8 <__multadd>:
 80044a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044ac:	690d      	ldr	r5, [r1, #16]
 80044ae:	4607      	mov	r7, r0
 80044b0:	460c      	mov	r4, r1
 80044b2:	461e      	mov	r6, r3
 80044b4:	f101 0c14 	add.w	ip, r1, #20
 80044b8:	2000      	movs	r0, #0
 80044ba:	f8dc 3000 	ldr.w	r3, [ip]
 80044be:	b299      	uxth	r1, r3
 80044c0:	fb02 6101 	mla	r1, r2, r1, r6
 80044c4:	0c1e      	lsrs	r6, r3, #16
 80044c6:	0c0b      	lsrs	r3, r1, #16
 80044c8:	fb02 3306 	mla	r3, r2, r6, r3
 80044cc:	b289      	uxth	r1, r1
 80044ce:	3001      	adds	r0, #1
 80044d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80044d4:	4285      	cmp	r5, r0
 80044d6:	f84c 1b04 	str.w	r1, [ip], #4
 80044da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80044de:	dcec      	bgt.n	80044ba <__multadd+0x12>
 80044e0:	b30e      	cbz	r6, 8004526 <__multadd+0x7e>
 80044e2:	68a3      	ldr	r3, [r4, #8]
 80044e4:	42ab      	cmp	r3, r5
 80044e6:	dc19      	bgt.n	800451c <__multadd+0x74>
 80044e8:	6861      	ldr	r1, [r4, #4]
 80044ea:	4638      	mov	r0, r7
 80044ec:	3101      	adds	r1, #1
 80044ee:	f7ff ff79 	bl	80043e4 <_Balloc>
 80044f2:	4680      	mov	r8, r0
 80044f4:	b928      	cbnz	r0, 8004502 <__multadd+0x5a>
 80044f6:	4602      	mov	r2, r0
 80044f8:	4b0c      	ldr	r3, [pc, #48]	; (800452c <__multadd+0x84>)
 80044fa:	480d      	ldr	r0, [pc, #52]	; (8004530 <__multadd+0x88>)
 80044fc:	21ba      	movs	r1, #186	; 0xba
 80044fe:	f000 fd93 	bl	8005028 <__assert_func>
 8004502:	6922      	ldr	r2, [r4, #16]
 8004504:	3202      	adds	r2, #2
 8004506:	f104 010c 	add.w	r1, r4, #12
 800450a:	0092      	lsls	r2, r2, #2
 800450c:	300c      	adds	r0, #12
 800450e:	f000 fd7d 	bl	800500c <memcpy>
 8004512:	4621      	mov	r1, r4
 8004514:	4638      	mov	r0, r7
 8004516:	f7ff ffa5 	bl	8004464 <_Bfree>
 800451a:	4644      	mov	r4, r8
 800451c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004520:	3501      	adds	r5, #1
 8004522:	615e      	str	r6, [r3, #20]
 8004524:	6125      	str	r5, [r4, #16]
 8004526:	4620      	mov	r0, r4
 8004528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800452c:	080053bd 	.word	0x080053bd
 8004530:	080053ce 	.word	0x080053ce

08004534 <__hi0bits>:
 8004534:	0c03      	lsrs	r3, r0, #16
 8004536:	041b      	lsls	r3, r3, #16
 8004538:	b9d3      	cbnz	r3, 8004570 <__hi0bits+0x3c>
 800453a:	0400      	lsls	r0, r0, #16
 800453c:	2310      	movs	r3, #16
 800453e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004542:	bf04      	itt	eq
 8004544:	0200      	lsleq	r0, r0, #8
 8004546:	3308      	addeq	r3, #8
 8004548:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800454c:	bf04      	itt	eq
 800454e:	0100      	lsleq	r0, r0, #4
 8004550:	3304      	addeq	r3, #4
 8004552:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004556:	bf04      	itt	eq
 8004558:	0080      	lsleq	r0, r0, #2
 800455a:	3302      	addeq	r3, #2
 800455c:	2800      	cmp	r0, #0
 800455e:	db05      	blt.n	800456c <__hi0bits+0x38>
 8004560:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004564:	f103 0301 	add.w	r3, r3, #1
 8004568:	bf08      	it	eq
 800456a:	2320      	moveq	r3, #32
 800456c:	4618      	mov	r0, r3
 800456e:	4770      	bx	lr
 8004570:	2300      	movs	r3, #0
 8004572:	e7e4      	b.n	800453e <__hi0bits+0xa>

08004574 <__lo0bits>:
 8004574:	6803      	ldr	r3, [r0, #0]
 8004576:	f013 0207 	ands.w	r2, r3, #7
 800457a:	d00c      	beq.n	8004596 <__lo0bits+0x22>
 800457c:	07d9      	lsls	r1, r3, #31
 800457e:	d422      	bmi.n	80045c6 <__lo0bits+0x52>
 8004580:	079a      	lsls	r2, r3, #30
 8004582:	bf49      	itett	mi
 8004584:	085b      	lsrmi	r3, r3, #1
 8004586:	089b      	lsrpl	r3, r3, #2
 8004588:	6003      	strmi	r3, [r0, #0]
 800458a:	2201      	movmi	r2, #1
 800458c:	bf5c      	itt	pl
 800458e:	6003      	strpl	r3, [r0, #0]
 8004590:	2202      	movpl	r2, #2
 8004592:	4610      	mov	r0, r2
 8004594:	4770      	bx	lr
 8004596:	b299      	uxth	r1, r3
 8004598:	b909      	cbnz	r1, 800459e <__lo0bits+0x2a>
 800459a:	0c1b      	lsrs	r3, r3, #16
 800459c:	2210      	movs	r2, #16
 800459e:	b2d9      	uxtb	r1, r3
 80045a0:	b909      	cbnz	r1, 80045a6 <__lo0bits+0x32>
 80045a2:	3208      	adds	r2, #8
 80045a4:	0a1b      	lsrs	r3, r3, #8
 80045a6:	0719      	lsls	r1, r3, #28
 80045a8:	bf04      	itt	eq
 80045aa:	091b      	lsreq	r3, r3, #4
 80045ac:	3204      	addeq	r2, #4
 80045ae:	0799      	lsls	r1, r3, #30
 80045b0:	bf04      	itt	eq
 80045b2:	089b      	lsreq	r3, r3, #2
 80045b4:	3202      	addeq	r2, #2
 80045b6:	07d9      	lsls	r1, r3, #31
 80045b8:	d403      	bmi.n	80045c2 <__lo0bits+0x4e>
 80045ba:	085b      	lsrs	r3, r3, #1
 80045bc:	f102 0201 	add.w	r2, r2, #1
 80045c0:	d003      	beq.n	80045ca <__lo0bits+0x56>
 80045c2:	6003      	str	r3, [r0, #0]
 80045c4:	e7e5      	b.n	8004592 <__lo0bits+0x1e>
 80045c6:	2200      	movs	r2, #0
 80045c8:	e7e3      	b.n	8004592 <__lo0bits+0x1e>
 80045ca:	2220      	movs	r2, #32
 80045cc:	e7e1      	b.n	8004592 <__lo0bits+0x1e>
	...

080045d0 <__i2b>:
 80045d0:	b510      	push	{r4, lr}
 80045d2:	460c      	mov	r4, r1
 80045d4:	2101      	movs	r1, #1
 80045d6:	f7ff ff05 	bl	80043e4 <_Balloc>
 80045da:	4602      	mov	r2, r0
 80045dc:	b928      	cbnz	r0, 80045ea <__i2b+0x1a>
 80045de:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <__i2b+0x24>)
 80045e0:	4805      	ldr	r0, [pc, #20]	; (80045f8 <__i2b+0x28>)
 80045e2:	f240 1145 	movw	r1, #325	; 0x145
 80045e6:	f000 fd1f 	bl	8005028 <__assert_func>
 80045ea:	2301      	movs	r3, #1
 80045ec:	6144      	str	r4, [r0, #20]
 80045ee:	6103      	str	r3, [r0, #16]
 80045f0:	bd10      	pop	{r4, pc}
 80045f2:	bf00      	nop
 80045f4:	080053bd 	.word	0x080053bd
 80045f8:	080053ce 	.word	0x080053ce

080045fc <__multiply>:
 80045fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004600:	4691      	mov	r9, r2
 8004602:	690a      	ldr	r2, [r1, #16]
 8004604:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004608:	429a      	cmp	r2, r3
 800460a:	bfb8      	it	lt
 800460c:	460b      	movlt	r3, r1
 800460e:	460c      	mov	r4, r1
 8004610:	bfbc      	itt	lt
 8004612:	464c      	movlt	r4, r9
 8004614:	4699      	movlt	r9, r3
 8004616:	6927      	ldr	r7, [r4, #16]
 8004618:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800461c:	68a3      	ldr	r3, [r4, #8]
 800461e:	6861      	ldr	r1, [r4, #4]
 8004620:	eb07 060a 	add.w	r6, r7, sl
 8004624:	42b3      	cmp	r3, r6
 8004626:	b085      	sub	sp, #20
 8004628:	bfb8      	it	lt
 800462a:	3101      	addlt	r1, #1
 800462c:	f7ff feda 	bl	80043e4 <_Balloc>
 8004630:	b930      	cbnz	r0, 8004640 <__multiply+0x44>
 8004632:	4602      	mov	r2, r0
 8004634:	4b44      	ldr	r3, [pc, #272]	; (8004748 <__multiply+0x14c>)
 8004636:	4845      	ldr	r0, [pc, #276]	; (800474c <__multiply+0x150>)
 8004638:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800463c:	f000 fcf4 	bl	8005028 <__assert_func>
 8004640:	f100 0514 	add.w	r5, r0, #20
 8004644:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004648:	462b      	mov	r3, r5
 800464a:	2200      	movs	r2, #0
 800464c:	4543      	cmp	r3, r8
 800464e:	d321      	bcc.n	8004694 <__multiply+0x98>
 8004650:	f104 0314 	add.w	r3, r4, #20
 8004654:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004658:	f109 0314 	add.w	r3, r9, #20
 800465c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004660:	9202      	str	r2, [sp, #8]
 8004662:	1b3a      	subs	r2, r7, r4
 8004664:	3a15      	subs	r2, #21
 8004666:	f022 0203 	bic.w	r2, r2, #3
 800466a:	3204      	adds	r2, #4
 800466c:	f104 0115 	add.w	r1, r4, #21
 8004670:	428f      	cmp	r7, r1
 8004672:	bf38      	it	cc
 8004674:	2204      	movcc	r2, #4
 8004676:	9201      	str	r2, [sp, #4]
 8004678:	9a02      	ldr	r2, [sp, #8]
 800467a:	9303      	str	r3, [sp, #12]
 800467c:	429a      	cmp	r2, r3
 800467e:	d80c      	bhi.n	800469a <__multiply+0x9e>
 8004680:	2e00      	cmp	r6, #0
 8004682:	dd03      	ble.n	800468c <__multiply+0x90>
 8004684:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004688:	2b00      	cmp	r3, #0
 800468a:	d05b      	beq.n	8004744 <__multiply+0x148>
 800468c:	6106      	str	r6, [r0, #16]
 800468e:	b005      	add	sp, #20
 8004690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004694:	f843 2b04 	str.w	r2, [r3], #4
 8004698:	e7d8      	b.n	800464c <__multiply+0x50>
 800469a:	f8b3 a000 	ldrh.w	sl, [r3]
 800469e:	f1ba 0f00 	cmp.w	sl, #0
 80046a2:	d024      	beq.n	80046ee <__multiply+0xf2>
 80046a4:	f104 0e14 	add.w	lr, r4, #20
 80046a8:	46a9      	mov	r9, r5
 80046aa:	f04f 0c00 	mov.w	ip, #0
 80046ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80046b2:	f8d9 1000 	ldr.w	r1, [r9]
 80046b6:	fa1f fb82 	uxth.w	fp, r2
 80046ba:	b289      	uxth	r1, r1
 80046bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80046c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80046c4:	f8d9 2000 	ldr.w	r2, [r9]
 80046c8:	4461      	add	r1, ip
 80046ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80046ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80046d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80046d6:	b289      	uxth	r1, r1
 80046d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80046dc:	4577      	cmp	r7, lr
 80046de:	f849 1b04 	str.w	r1, [r9], #4
 80046e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80046e6:	d8e2      	bhi.n	80046ae <__multiply+0xb2>
 80046e8:	9a01      	ldr	r2, [sp, #4]
 80046ea:	f845 c002 	str.w	ip, [r5, r2]
 80046ee:	9a03      	ldr	r2, [sp, #12]
 80046f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80046f4:	3304      	adds	r3, #4
 80046f6:	f1b9 0f00 	cmp.w	r9, #0
 80046fa:	d021      	beq.n	8004740 <__multiply+0x144>
 80046fc:	6829      	ldr	r1, [r5, #0]
 80046fe:	f104 0c14 	add.w	ip, r4, #20
 8004702:	46ae      	mov	lr, r5
 8004704:	f04f 0a00 	mov.w	sl, #0
 8004708:	f8bc b000 	ldrh.w	fp, [ip]
 800470c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004710:	fb09 220b 	mla	r2, r9, fp, r2
 8004714:	4452      	add	r2, sl
 8004716:	b289      	uxth	r1, r1
 8004718:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800471c:	f84e 1b04 	str.w	r1, [lr], #4
 8004720:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004724:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004728:	f8be 1000 	ldrh.w	r1, [lr]
 800472c:	fb09 110a 	mla	r1, r9, sl, r1
 8004730:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004734:	4567      	cmp	r7, ip
 8004736:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800473a:	d8e5      	bhi.n	8004708 <__multiply+0x10c>
 800473c:	9a01      	ldr	r2, [sp, #4]
 800473e:	50a9      	str	r1, [r5, r2]
 8004740:	3504      	adds	r5, #4
 8004742:	e799      	b.n	8004678 <__multiply+0x7c>
 8004744:	3e01      	subs	r6, #1
 8004746:	e79b      	b.n	8004680 <__multiply+0x84>
 8004748:	080053bd 	.word	0x080053bd
 800474c:	080053ce 	.word	0x080053ce

08004750 <__pow5mult>:
 8004750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004754:	4615      	mov	r5, r2
 8004756:	f012 0203 	ands.w	r2, r2, #3
 800475a:	4606      	mov	r6, r0
 800475c:	460f      	mov	r7, r1
 800475e:	d007      	beq.n	8004770 <__pow5mult+0x20>
 8004760:	4c25      	ldr	r4, [pc, #148]	; (80047f8 <__pow5mult+0xa8>)
 8004762:	3a01      	subs	r2, #1
 8004764:	2300      	movs	r3, #0
 8004766:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800476a:	f7ff fe9d 	bl	80044a8 <__multadd>
 800476e:	4607      	mov	r7, r0
 8004770:	10ad      	asrs	r5, r5, #2
 8004772:	d03d      	beq.n	80047f0 <__pow5mult+0xa0>
 8004774:	69f4      	ldr	r4, [r6, #28]
 8004776:	b97c      	cbnz	r4, 8004798 <__pow5mult+0x48>
 8004778:	2010      	movs	r0, #16
 800477a:	f7ff fd7f 	bl	800427c <malloc>
 800477e:	4602      	mov	r2, r0
 8004780:	61f0      	str	r0, [r6, #28]
 8004782:	b928      	cbnz	r0, 8004790 <__pow5mult+0x40>
 8004784:	4b1d      	ldr	r3, [pc, #116]	; (80047fc <__pow5mult+0xac>)
 8004786:	481e      	ldr	r0, [pc, #120]	; (8004800 <__pow5mult+0xb0>)
 8004788:	f240 11b3 	movw	r1, #435	; 0x1b3
 800478c:	f000 fc4c 	bl	8005028 <__assert_func>
 8004790:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004794:	6004      	str	r4, [r0, #0]
 8004796:	60c4      	str	r4, [r0, #12]
 8004798:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800479c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80047a0:	b94c      	cbnz	r4, 80047b6 <__pow5mult+0x66>
 80047a2:	f240 2171 	movw	r1, #625	; 0x271
 80047a6:	4630      	mov	r0, r6
 80047a8:	f7ff ff12 	bl	80045d0 <__i2b>
 80047ac:	2300      	movs	r3, #0
 80047ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80047b2:	4604      	mov	r4, r0
 80047b4:	6003      	str	r3, [r0, #0]
 80047b6:	f04f 0900 	mov.w	r9, #0
 80047ba:	07eb      	lsls	r3, r5, #31
 80047bc:	d50a      	bpl.n	80047d4 <__pow5mult+0x84>
 80047be:	4639      	mov	r1, r7
 80047c0:	4622      	mov	r2, r4
 80047c2:	4630      	mov	r0, r6
 80047c4:	f7ff ff1a 	bl	80045fc <__multiply>
 80047c8:	4639      	mov	r1, r7
 80047ca:	4680      	mov	r8, r0
 80047cc:	4630      	mov	r0, r6
 80047ce:	f7ff fe49 	bl	8004464 <_Bfree>
 80047d2:	4647      	mov	r7, r8
 80047d4:	106d      	asrs	r5, r5, #1
 80047d6:	d00b      	beq.n	80047f0 <__pow5mult+0xa0>
 80047d8:	6820      	ldr	r0, [r4, #0]
 80047da:	b938      	cbnz	r0, 80047ec <__pow5mult+0x9c>
 80047dc:	4622      	mov	r2, r4
 80047de:	4621      	mov	r1, r4
 80047e0:	4630      	mov	r0, r6
 80047e2:	f7ff ff0b 	bl	80045fc <__multiply>
 80047e6:	6020      	str	r0, [r4, #0]
 80047e8:	f8c0 9000 	str.w	r9, [r0]
 80047ec:	4604      	mov	r4, r0
 80047ee:	e7e4      	b.n	80047ba <__pow5mult+0x6a>
 80047f0:	4638      	mov	r0, r7
 80047f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047f6:	bf00      	nop
 80047f8:	08005518 	.word	0x08005518
 80047fc:	0800534e 	.word	0x0800534e
 8004800:	080053ce 	.word	0x080053ce

08004804 <__lshift>:
 8004804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004808:	460c      	mov	r4, r1
 800480a:	6849      	ldr	r1, [r1, #4]
 800480c:	6923      	ldr	r3, [r4, #16]
 800480e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004812:	68a3      	ldr	r3, [r4, #8]
 8004814:	4607      	mov	r7, r0
 8004816:	4691      	mov	r9, r2
 8004818:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800481c:	f108 0601 	add.w	r6, r8, #1
 8004820:	42b3      	cmp	r3, r6
 8004822:	db0b      	blt.n	800483c <__lshift+0x38>
 8004824:	4638      	mov	r0, r7
 8004826:	f7ff fddd 	bl	80043e4 <_Balloc>
 800482a:	4605      	mov	r5, r0
 800482c:	b948      	cbnz	r0, 8004842 <__lshift+0x3e>
 800482e:	4602      	mov	r2, r0
 8004830:	4b28      	ldr	r3, [pc, #160]	; (80048d4 <__lshift+0xd0>)
 8004832:	4829      	ldr	r0, [pc, #164]	; (80048d8 <__lshift+0xd4>)
 8004834:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8004838:	f000 fbf6 	bl	8005028 <__assert_func>
 800483c:	3101      	adds	r1, #1
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	e7ee      	b.n	8004820 <__lshift+0x1c>
 8004842:	2300      	movs	r3, #0
 8004844:	f100 0114 	add.w	r1, r0, #20
 8004848:	f100 0210 	add.w	r2, r0, #16
 800484c:	4618      	mov	r0, r3
 800484e:	4553      	cmp	r3, sl
 8004850:	db33      	blt.n	80048ba <__lshift+0xb6>
 8004852:	6920      	ldr	r0, [r4, #16]
 8004854:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004858:	f104 0314 	add.w	r3, r4, #20
 800485c:	f019 091f 	ands.w	r9, r9, #31
 8004860:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004864:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004868:	d02b      	beq.n	80048c2 <__lshift+0xbe>
 800486a:	f1c9 0e20 	rsb	lr, r9, #32
 800486e:	468a      	mov	sl, r1
 8004870:	2200      	movs	r2, #0
 8004872:	6818      	ldr	r0, [r3, #0]
 8004874:	fa00 f009 	lsl.w	r0, r0, r9
 8004878:	4310      	orrs	r0, r2
 800487a:	f84a 0b04 	str.w	r0, [sl], #4
 800487e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004882:	459c      	cmp	ip, r3
 8004884:	fa22 f20e 	lsr.w	r2, r2, lr
 8004888:	d8f3      	bhi.n	8004872 <__lshift+0x6e>
 800488a:	ebac 0304 	sub.w	r3, ip, r4
 800488e:	3b15      	subs	r3, #21
 8004890:	f023 0303 	bic.w	r3, r3, #3
 8004894:	3304      	adds	r3, #4
 8004896:	f104 0015 	add.w	r0, r4, #21
 800489a:	4584      	cmp	ip, r0
 800489c:	bf38      	it	cc
 800489e:	2304      	movcc	r3, #4
 80048a0:	50ca      	str	r2, [r1, r3]
 80048a2:	b10a      	cbz	r2, 80048a8 <__lshift+0xa4>
 80048a4:	f108 0602 	add.w	r6, r8, #2
 80048a8:	3e01      	subs	r6, #1
 80048aa:	4638      	mov	r0, r7
 80048ac:	612e      	str	r6, [r5, #16]
 80048ae:	4621      	mov	r1, r4
 80048b0:	f7ff fdd8 	bl	8004464 <_Bfree>
 80048b4:	4628      	mov	r0, r5
 80048b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80048be:	3301      	adds	r3, #1
 80048c0:	e7c5      	b.n	800484e <__lshift+0x4a>
 80048c2:	3904      	subs	r1, #4
 80048c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80048c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80048cc:	459c      	cmp	ip, r3
 80048ce:	d8f9      	bhi.n	80048c4 <__lshift+0xc0>
 80048d0:	e7ea      	b.n	80048a8 <__lshift+0xa4>
 80048d2:	bf00      	nop
 80048d4:	080053bd 	.word	0x080053bd
 80048d8:	080053ce 	.word	0x080053ce

080048dc <__mcmp>:
 80048dc:	b530      	push	{r4, r5, lr}
 80048de:	6902      	ldr	r2, [r0, #16]
 80048e0:	690c      	ldr	r4, [r1, #16]
 80048e2:	1b12      	subs	r2, r2, r4
 80048e4:	d10e      	bne.n	8004904 <__mcmp+0x28>
 80048e6:	f100 0314 	add.w	r3, r0, #20
 80048ea:	3114      	adds	r1, #20
 80048ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80048f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80048f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80048f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80048fc:	42a5      	cmp	r5, r4
 80048fe:	d003      	beq.n	8004908 <__mcmp+0x2c>
 8004900:	d305      	bcc.n	800490e <__mcmp+0x32>
 8004902:	2201      	movs	r2, #1
 8004904:	4610      	mov	r0, r2
 8004906:	bd30      	pop	{r4, r5, pc}
 8004908:	4283      	cmp	r3, r0
 800490a:	d3f3      	bcc.n	80048f4 <__mcmp+0x18>
 800490c:	e7fa      	b.n	8004904 <__mcmp+0x28>
 800490e:	f04f 32ff 	mov.w	r2, #4294967295
 8004912:	e7f7      	b.n	8004904 <__mcmp+0x28>

08004914 <__mdiff>:
 8004914:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004918:	460c      	mov	r4, r1
 800491a:	4606      	mov	r6, r0
 800491c:	4611      	mov	r1, r2
 800491e:	4620      	mov	r0, r4
 8004920:	4690      	mov	r8, r2
 8004922:	f7ff ffdb 	bl	80048dc <__mcmp>
 8004926:	1e05      	subs	r5, r0, #0
 8004928:	d110      	bne.n	800494c <__mdiff+0x38>
 800492a:	4629      	mov	r1, r5
 800492c:	4630      	mov	r0, r6
 800492e:	f7ff fd59 	bl	80043e4 <_Balloc>
 8004932:	b930      	cbnz	r0, 8004942 <__mdiff+0x2e>
 8004934:	4b3a      	ldr	r3, [pc, #232]	; (8004a20 <__mdiff+0x10c>)
 8004936:	4602      	mov	r2, r0
 8004938:	f240 2137 	movw	r1, #567	; 0x237
 800493c:	4839      	ldr	r0, [pc, #228]	; (8004a24 <__mdiff+0x110>)
 800493e:	f000 fb73 	bl	8005028 <__assert_func>
 8004942:	2301      	movs	r3, #1
 8004944:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004948:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494c:	bfa4      	itt	ge
 800494e:	4643      	movge	r3, r8
 8004950:	46a0      	movge	r8, r4
 8004952:	4630      	mov	r0, r6
 8004954:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004958:	bfa6      	itte	ge
 800495a:	461c      	movge	r4, r3
 800495c:	2500      	movge	r5, #0
 800495e:	2501      	movlt	r5, #1
 8004960:	f7ff fd40 	bl	80043e4 <_Balloc>
 8004964:	b920      	cbnz	r0, 8004970 <__mdiff+0x5c>
 8004966:	4b2e      	ldr	r3, [pc, #184]	; (8004a20 <__mdiff+0x10c>)
 8004968:	4602      	mov	r2, r0
 800496a:	f240 2145 	movw	r1, #581	; 0x245
 800496e:	e7e5      	b.n	800493c <__mdiff+0x28>
 8004970:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004974:	6926      	ldr	r6, [r4, #16]
 8004976:	60c5      	str	r5, [r0, #12]
 8004978:	f104 0914 	add.w	r9, r4, #20
 800497c:	f108 0514 	add.w	r5, r8, #20
 8004980:	f100 0e14 	add.w	lr, r0, #20
 8004984:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8004988:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800498c:	f108 0210 	add.w	r2, r8, #16
 8004990:	46f2      	mov	sl, lr
 8004992:	2100      	movs	r1, #0
 8004994:	f859 3b04 	ldr.w	r3, [r9], #4
 8004998:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800499c:	fa11 f88b 	uxtah	r8, r1, fp
 80049a0:	b299      	uxth	r1, r3
 80049a2:	0c1b      	lsrs	r3, r3, #16
 80049a4:	eba8 0801 	sub.w	r8, r8, r1
 80049a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80049ac:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80049b0:	fa1f f888 	uxth.w	r8, r8
 80049b4:	1419      	asrs	r1, r3, #16
 80049b6:	454e      	cmp	r6, r9
 80049b8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80049bc:	f84a 3b04 	str.w	r3, [sl], #4
 80049c0:	d8e8      	bhi.n	8004994 <__mdiff+0x80>
 80049c2:	1b33      	subs	r3, r6, r4
 80049c4:	3b15      	subs	r3, #21
 80049c6:	f023 0303 	bic.w	r3, r3, #3
 80049ca:	3304      	adds	r3, #4
 80049cc:	3415      	adds	r4, #21
 80049ce:	42a6      	cmp	r6, r4
 80049d0:	bf38      	it	cc
 80049d2:	2304      	movcc	r3, #4
 80049d4:	441d      	add	r5, r3
 80049d6:	4473      	add	r3, lr
 80049d8:	469e      	mov	lr, r3
 80049da:	462e      	mov	r6, r5
 80049dc:	4566      	cmp	r6, ip
 80049de:	d30e      	bcc.n	80049fe <__mdiff+0xea>
 80049e0:	f10c 0203 	add.w	r2, ip, #3
 80049e4:	1b52      	subs	r2, r2, r5
 80049e6:	f022 0203 	bic.w	r2, r2, #3
 80049ea:	3d03      	subs	r5, #3
 80049ec:	45ac      	cmp	ip, r5
 80049ee:	bf38      	it	cc
 80049f0:	2200      	movcc	r2, #0
 80049f2:	4413      	add	r3, r2
 80049f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80049f8:	b17a      	cbz	r2, 8004a1a <__mdiff+0x106>
 80049fa:	6107      	str	r7, [r0, #16]
 80049fc:	e7a4      	b.n	8004948 <__mdiff+0x34>
 80049fe:	f856 8b04 	ldr.w	r8, [r6], #4
 8004a02:	fa11 f288 	uxtah	r2, r1, r8
 8004a06:	1414      	asrs	r4, r2, #16
 8004a08:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004a0c:	b292      	uxth	r2, r2
 8004a0e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004a12:	f84e 2b04 	str.w	r2, [lr], #4
 8004a16:	1421      	asrs	r1, r4, #16
 8004a18:	e7e0      	b.n	80049dc <__mdiff+0xc8>
 8004a1a:	3f01      	subs	r7, #1
 8004a1c:	e7ea      	b.n	80049f4 <__mdiff+0xe0>
 8004a1e:	bf00      	nop
 8004a20:	080053bd 	.word	0x080053bd
 8004a24:	080053ce 	.word	0x080053ce

08004a28 <__d2b>:
 8004a28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004a2c:	460f      	mov	r7, r1
 8004a2e:	2101      	movs	r1, #1
 8004a30:	ec59 8b10 	vmov	r8, r9, d0
 8004a34:	4616      	mov	r6, r2
 8004a36:	f7ff fcd5 	bl	80043e4 <_Balloc>
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	b930      	cbnz	r0, 8004a4c <__d2b+0x24>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	4b24      	ldr	r3, [pc, #144]	; (8004ad4 <__d2b+0xac>)
 8004a42:	4825      	ldr	r0, [pc, #148]	; (8004ad8 <__d2b+0xb0>)
 8004a44:	f240 310f 	movw	r1, #783	; 0x30f
 8004a48:	f000 faee 	bl	8005028 <__assert_func>
 8004a4c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004a50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004a54:	bb2d      	cbnz	r5, 8004aa2 <__d2b+0x7a>
 8004a56:	9301      	str	r3, [sp, #4]
 8004a58:	f1b8 0300 	subs.w	r3, r8, #0
 8004a5c:	d026      	beq.n	8004aac <__d2b+0x84>
 8004a5e:	4668      	mov	r0, sp
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	f7ff fd87 	bl	8004574 <__lo0bits>
 8004a66:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004a6a:	b1e8      	cbz	r0, 8004aa8 <__d2b+0x80>
 8004a6c:	f1c0 0320 	rsb	r3, r0, #32
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	430b      	orrs	r3, r1
 8004a76:	40c2      	lsrs	r2, r0
 8004a78:	6163      	str	r3, [r4, #20]
 8004a7a:	9201      	str	r2, [sp, #4]
 8004a7c:	9b01      	ldr	r3, [sp, #4]
 8004a7e:	61a3      	str	r3, [r4, #24]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bf14      	ite	ne
 8004a84:	2202      	movne	r2, #2
 8004a86:	2201      	moveq	r2, #1
 8004a88:	6122      	str	r2, [r4, #16]
 8004a8a:	b1bd      	cbz	r5, 8004abc <__d2b+0x94>
 8004a8c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004a90:	4405      	add	r5, r0
 8004a92:	603d      	str	r5, [r7, #0]
 8004a94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004a98:	6030      	str	r0, [r6, #0]
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	b003      	add	sp, #12
 8004a9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004aa2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aa6:	e7d6      	b.n	8004a56 <__d2b+0x2e>
 8004aa8:	6161      	str	r1, [r4, #20]
 8004aaa:	e7e7      	b.n	8004a7c <__d2b+0x54>
 8004aac:	a801      	add	r0, sp, #4
 8004aae:	f7ff fd61 	bl	8004574 <__lo0bits>
 8004ab2:	9b01      	ldr	r3, [sp, #4]
 8004ab4:	6163      	str	r3, [r4, #20]
 8004ab6:	3020      	adds	r0, #32
 8004ab8:	2201      	movs	r2, #1
 8004aba:	e7e5      	b.n	8004a88 <__d2b+0x60>
 8004abc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004ac0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004ac4:	6038      	str	r0, [r7, #0]
 8004ac6:	6918      	ldr	r0, [r3, #16]
 8004ac8:	f7ff fd34 	bl	8004534 <__hi0bits>
 8004acc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004ad0:	e7e2      	b.n	8004a98 <__d2b+0x70>
 8004ad2:	bf00      	nop
 8004ad4:	080053bd 	.word	0x080053bd
 8004ad8:	080053ce 	.word	0x080053ce

08004adc <__sfputc_r>:
 8004adc:	6893      	ldr	r3, [r2, #8]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	b410      	push	{r4}
 8004ae4:	6093      	str	r3, [r2, #8]
 8004ae6:	da08      	bge.n	8004afa <__sfputc_r+0x1e>
 8004ae8:	6994      	ldr	r4, [r2, #24]
 8004aea:	42a3      	cmp	r3, r4
 8004aec:	db01      	blt.n	8004af2 <__sfputc_r+0x16>
 8004aee:	290a      	cmp	r1, #10
 8004af0:	d103      	bne.n	8004afa <__sfputc_r+0x1e>
 8004af2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004af6:	f000 b9e3 	b.w	8004ec0 <__swbuf_r>
 8004afa:	6813      	ldr	r3, [r2, #0]
 8004afc:	1c58      	adds	r0, r3, #1
 8004afe:	6010      	str	r0, [r2, #0]
 8004b00:	7019      	strb	r1, [r3, #0]
 8004b02:	4608      	mov	r0, r1
 8004b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <__sfputs_r>:
 8004b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0c:	4606      	mov	r6, r0
 8004b0e:	460f      	mov	r7, r1
 8004b10:	4614      	mov	r4, r2
 8004b12:	18d5      	adds	r5, r2, r3
 8004b14:	42ac      	cmp	r4, r5
 8004b16:	d101      	bne.n	8004b1c <__sfputs_r+0x12>
 8004b18:	2000      	movs	r0, #0
 8004b1a:	e007      	b.n	8004b2c <__sfputs_r+0x22>
 8004b1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b20:	463a      	mov	r2, r7
 8004b22:	4630      	mov	r0, r6
 8004b24:	f7ff ffda 	bl	8004adc <__sfputc_r>
 8004b28:	1c43      	adds	r3, r0, #1
 8004b2a:	d1f3      	bne.n	8004b14 <__sfputs_r+0xa>
 8004b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b30 <_vfiprintf_r>:
 8004b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b34:	460d      	mov	r5, r1
 8004b36:	b09d      	sub	sp, #116	; 0x74
 8004b38:	4614      	mov	r4, r2
 8004b3a:	4698      	mov	r8, r3
 8004b3c:	4606      	mov	r6, r0
 8004b3e:	b118      	cbz	r0, 8004b48 <_vfiprintf_r+0x18>
 8004b40:	6a03      	ldr	r3, [r0, #32]
 8004b42:	b90b      	cbnz	r3, 8004b48 <_vfiprintf_r+0x18>
 8004b44:	f7fe fbc6 	bl	80032d4 <__sinit>
 8004b48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b4a:	07d9      	lsls	r1, r3, #31
 8004b4c:	d405      	bmi.n	8004b5a <_vfiprintf_r+0x2a>
 8004b4e:	89ab      	ldrh	r3, [r5, #12]
 8004b50:	059a      	lsls	r2, r3, #22
 8004b52:	d402      	bmi.n	8004b5a <_vfiprintf_r+0x2a>
 8004b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b56:	f7fe fcc6 	bl	80034e6 <__retarget_lock_acquire_recursive>
 8004b5a:	89ab      	ldrh	r3, [r5, #12]
 8004b5c:	071b      	lsls	r3, r3, #28
 8004b5e:	d501      	bpl.n	8004b64 <_vfiprintf_r+0x34>
 8004b60:	692b      	ldr	r3, [r5, #16]
 8004b62:	b99b      	cbnz	r3, 8004b8c <_vfiprintf_r+0x5c>
 8004b64:	4629      	mov	r1, r5
 8004b66:	4630      	mov	r0, r6
 8004b68:	f000 f9e8 	bl	8004f3c <__swsetup_r>
 8004b6c:	b170      	cbz	r0, 8004b8c <_vfiprintf_r+0x5c>
 8004b6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b70:	07dc      	lsls	r4, r3, #31
 8004b72:	d504      	bpl.n	8004b7e <_vfiprintf_r+0x4e>
 8004b74:	f04f 30ff 	mov.w	r0, #4294967295
 8004b78:	b01d      	add	sp, #116	; 0x74
 8004b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b7e:	89ab      	ldrh	r3, [r5, #12]
 8004b80:	0598      	lsls	r0, r3, #22
 8004b82:	d4f7      	bmi.n	8004b74 <_vfiprintf_r+0x44>
 8004b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b86:	f7fe fcaf 	bl	80034e8 <__retarget_lock_release_recursive>
 8004b8a:	e7f3      	b.n	8004b74 <_vfiprintf_r+0x44>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b90:	2320      	movs	r3, #32
 8004b92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b96:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b9a:	2330      	movs	r3, #48	; 0x30
 8004b9c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004d50 <_vfiprintf_r+0x220>
 8004ba0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ba4:	f04f 0901 	mov.w	r9, #1
 8004ba8:	4623      	mov	r3, r4
 8004baa:	469a      	mov	sl, r3
 8004bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bb0:	b10a      	cbz	r2, 8004bb6 <_vfiprintf_r+0x86>
 8004bb2:	2a25      	cmp	r2, #37	; 0x25
 8004bb4:	d1f9      	bne.n	8004baa <_vfiprintf_r+0x7a>
 8004bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8004bba:	d00b      	beq.n	8004bd4 <_vfiprintf_r+0xa4>
 8004bbc:	465b      	mov	r3, fp
 8004bbe:	4622      	mov	r2, r4
 8004bc0:	4629      	mov	r1, r5
 8004bc2:	4630      	mov	r0, r6
 8004bc4:	f7ff ffa1 	bl	8004b0a <__sfputs_r>
 8004bc8:	3001      	adds	r0, #1
 8004bca:	f000 80a9 	beq.w	8004d20 <_vfiprintf_r+0x1f0>
 8004bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bd0:	445a      	add	r2, fp
 8004bd2:	9209      	str	r2, [sp, #36]	; 0x24
 8004bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f000 80a1 	beq.w	8004d20 <_vfiprintf_r+0x1f0>
 8004bde:	2300      	movs	r3, #0
 8004be0:	f04f 32ff 	mov.w	r2, #4294967295
 8004be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004be8:	f10a 0a01 	add.w	sl, sl, #1
 8004bec:	9304      	str	r3, [sp, #16]
 8004bee:	9307      	str	r3, [sp, #28]
 8004bf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bf4:	931a      	str	r3, [sp, #104]	; 0x68
 8004bf6:	4654      	mov	r4, sl
 8004bf8:	2205      	movs	r2, #5
 8004bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bfe:	4854      	ldr	r0, [pc, #336]	; (8004d50 <_vfiprintf_r+0x220>)
 8004c00:	f7fb faee 	bl	80001e0 <memchr>
 8004c04:	9a04      	ldr	r2, [sp, #16]
 8004c06:	b9d8      	cbnz	r0, 8004c40 <_vfiprintf_r+0x110>
 8004c08:	06d1      	lsls	r1, r2, #27
 8004c0a:	bf44      	itt	mi
 8004c0c:	2320      	movmi	r3, #32
 8004c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c12:	0713      	lsls	r3, r2, #28
 8004c14:	bf44      	itt	mi
 8004c16:	232b      	movmi	r3, #43	; 0x2b
 8004c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8004c20:	2b2a      	cmp	r3, #42	; 0x2a
 8004c22:	d015      	beq.n	8004c50 <_vfiprintf_r+0x120>
 8004c24:	9a07      	ldr	r2, [sp, #28]
 8004c26:	4654      	mov	r4, sl
 8004c28:	2000      	movs	r0, #0
 8004c2a:	f04f 0c0a 	mov.w	ip, #10
 8004c2e:	4621      	mov	r1, r4
 8004c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c34:	3b30      	subs	r3, #48	; 0x30
 8004c36:	2b09      	cmp	r3, #9
 8004c38:	d94d      	bls.n	8004cd6 <_vfiprintf_r+0x1a6>
 8004c3a:	b1b0      	cbz	r0, 8004c6a <_vfiprintf_r+0x13a>
 8004c3c:	9207      	str	r2, [sp, #28]
 8004c3e:	e014      	b.n	8004c6a <_vfiprintf_r+0x13a>
 8004c40:	eba0 0308 	sub.w	r3, r0, r8
 8004c44:	fa09 f303 	lsl.w	r3, r9, r3
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	9304      	str	r3, [sp, #16]
 8004c4c:	46a2      	mov	sl, r4
 8004c4e:	e7d2      	b.n	8004bf6 <_vfiprintf_r+0xc6>
 8004c50:	9b03      	ldr	r3, [sp, #12]
 8004c52:	1d19      	adds	r1, r3, #4
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	9103      	str	r1, [sp, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bfbb      	ittet	lt
 8004c5c:	425b      	neglt	r3, r3
 8004c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8004c62:	9307      	strge	r3, [sp, #28]
 8004c64:	9307      	strlt	r3, [sp, #28]
 8004c66:	bfb8      	it	lt
 8004c68:	9204      	strlt	r2, [sp, #16]
 8004c6a:	7823      	ldrb	r3, [r4, #0]
 8004c6c:	2b2e      	cmp	r3, #46	; 0x2e
 8004c6e:	d10c      	bne.n	8004c8a <_vfiprintf_r+0x15a>
 8004c70:	7863      	ldrb	r3, [r4, #1]
 8004c72:	2b2a      	cmp	r3, #42	; 0x2a
 8004c74:	d134      	bne.n	8004ce0 <_vfiprintf_r+0x1b0>
 8004c76:	9b03      	ldr	r3, [sp, #12]
 8004c78:	1d1a      	adds	r2, r3, #4
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	9203      	str	r2, [sp, #12]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	bfb8      	it	lt
 8004c82:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c86:	3402      	adds	r4, #2
 8004c88:	9305      	str	r3, [sp, #20]
 8004c8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004d60 <_vfiprintf_r+0x230>
 8004c8e:	7821      	ldrb	r1, [r4, #0]
 8004c90:	2203      	movs	r2, #3
 8004c92:	4650      	mov	r0, sl
 8004c94:	f7fb faa4 	bl	80001e0 <memchr>
 8004c98:	b138      	cbz	r0, 8004caa <_vfiprintf_r+0x17a>
 8004c9a:	9b04      	ldr	r3, [sp, #16]
 8004c9c:	eba0 000a 	sub.w	r0, r0, sl
 8004ca0:	2240      	movs	r2, #64	; 0x40
 8004ca2:	4082      	lsls	r2, r0
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	3401      	adds	r4, #1
 8004ca8:	9304      	str	r3, [sp, #16]
 8004caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cae:	4829      	ldr	r0, [pc, #164]	; (8004d54 <_vfiprintf_r+0x224>)
 8004cb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004cb4:	2206      	movs	r2, #6
 8004cb6:	f7fb fa93 	bl	80001e0 <memchr>
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	d03f      	beq.n	8004d3e <_vfiprintf_r+0x20e>
 8004cbe:	4b26      	ldr	r3, [pc, #152]	; (8004d58 <_vfiprintf_r+0x228>)
 8004cc0:	bb1b      	cbnz	r3, 8004d0a <_vfiprintf_r+0x1da>
 8004cc2:	9b03      	ldr	r3, [sp, #12]
 8004cc4:	3307      	adds	r3, #7
 8004cc6:	f023 0307 	bic.w	r3, r3, #7
 8004cca:	3308      	adds	r3, #8
 8004ccc:	9303      	str	r3, [sp, #12]
 8004cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cd0:	443b      	add	r3, r7
 8004cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cd4:	e768      	b.n	8004ba8 <_vfiprintf_r+0x78>
 8004cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cda:	460c      	mov	r4, r1
 8004cdc:	2001      	movs	r0, #1
 8004cde:	e7a6      	b.n	8004c2e <_vfiprintf_r+0xfe>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	3401      	adds	r4, #1
 8004ce4:	9305      	str	r3, [sp, #20]
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	f04f 0c0a 	mov.w	ip, #10
 8004cec:	4620      	mov	r0, r4
 8004cee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cf2:	3a30      	subs	r2, #48	; 0x30
 8004cf4:	2a09      	cmp	r2, #9
 8004cf6:	d903      	bls.n	8004d00 <_vfiprintf_r+0x1d0>
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d0c6      	beq.n	8004c8a <_vfiprintf_r+0x15a>
 8004cfc:	9105      	str	r1, [sp, #20]
 8004cfe:	e7c4      	b.n	8004c8a <_vfiprintf_r+0x15a>
 8004d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d04:	4604      	mov	r4, r0
 8004d06:	2301      	movs	r3, #1
 8004d08:	e7f0      	b.n	8004cec <_vfiprintf_r+0x1bc>
 8004d0a:	ab03      	add	r3, sp, #12
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	462a      	mov	r2, r5
 8004d10:	4b12      	ldr	r3, [pc, #72]	; (8004d5c <_vfiprintf_r+0x22c>)
 8004d12:	a904      	add	r1, sp, #16
 8004d14:	4630      	mov	r0, r6
 8004d16:	f7fd fe8b 	bl	8002a30 <_printf_float>
 8004d1a:	4607      	mov	r7, r0
 8004d1c:	1c78      	adds	r0, r7, #1
 8004d1e:	d1d6      	bne.n	8004cce <_vfiprintf_r+0x19e>
 8004d20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d22:	07d9      	lsls	r1, r3, #31
 8004d24:	d405      	bmi.n	8004d32 <_vfiprintf_r+0x202>
 8004d26:	89ab      	ldrh	r3, [r5, #12]
 8004d28:	059a      	lsls	r2, r3, #22
 8004d2a:	d402      	bmi.n	8004d32 <_vfiprintf_r+0x202>
 8004d2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d2e:	f7fe fbdb 	bl	80034e8 <__retarget_lock_release_recursive>
 8004d32:	89ab      	ldrh	r3, [r5, #12]
 8004d34:	065b      	lsls	r3, r3, #25
 8004d36:	f53f af1d 	bmi.w	8004b74 <_vfiprintf_r+0x44>
 8004d3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d3c:	e71c      	b.n	8004b78 <_vfiprintf_r+0x48>
 8004d3e:	ab03      	add	r3, sp, #12
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	462a      	mov	r2, r5
 8004d44:	4b05      	ldr	r3, [pc, #20]	; (8004d5c <_vfiprintf_r+0x22c>)
 8004d46:	a904      	add	r1, sp, #16
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f7fe f915 	bl	8002f78 <_printf_i>
 8004d4e:	e7e4      	b.n	8004d1a <_vfiprintf_r+0x1ea>
 8004d50:	08005524 	.word	0x08005524
 8004d54:	0800552e 	.word	0x0800552e
 8004d58:	08002a31 	.word	0x08002a31
 8004d5c:	08004b0b 	.word	0x08004b0b
 8004d60:	0800552a 	.word	0x0800552a

08004d64 <__sflush_r>:
 8004d64:	898a      	ldrh	r2, [r1, #12]
 8004d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d6a:	4605      	mov	r5, r0
 8004d6c:	0710      	lsls	r0, r2, #28
 8004d6e:	460c      	mov	r4, r1
 8004d70:	d458      	bmi.n	8004e24 <__sflush_r+0xc0>
 8004d72:	684b      	ldr	r3, [r1, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	dc05      	bgt.n	8004d84 <__sflush_r+0x20>
 8004d78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	dc02      	bgt.n	8004d84 <__sflush_r+0x20>
 8004d7e:	2000      	movs	r0, #0
 8004d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d86:	2e00      	cmp	r6, #0
 8004d88:	d0f9      	beq.n	8004d7e <__sflush_r+0x1a>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004d90:	682f      	ldr	r7, [r5, #0]
 8004d92:	6a21      	ldr	r1, [r4, #32]
 8004d94:	602b      	str	r3, [r5, #0]
 8004d96:	d032      	beq.n	8004dfe <__sflush_r+0x9a>
 8004d98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004d9a:	89a3      	ldrh	r3, [r4, #12]
 8004d9c:	075a      	lsls	r2, r3, #29
 8004d9e:	d505      	bpl.n	8004dac <__sflush_r+0x48>
 8004da0:	6863      	ldr	r3, [r4, #4]
 8004da2:	1ac0      	subs	r0, r0, r3
 8004da4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004da6:	b10b      	cbz	r3, 8004dac <__sflush_r+0x48>
 8004da8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004daa:	1ac0      	subs	r0, r0, r3
 8004dac:	2300      	movs	r3, #0
 8004dae:	4602      	mov	r2, r0
 8004db0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004db2:	6a21      	ldr	r1, [r4, #32]
 8004db4:	4628      	mov	r0, r5
 8004db6:	47b0      	blx	r6
 8004db8:	1c43      	adds	r3, r0, #1
 8004dba:	89a3      	ldrh	r3, [r4, #12]
 8004dbc:	d106      	bne.n	8004dcc <__sflush_r+0x68>
 8004dbe:	6829      	ldr	r1, [r5, #0]
 8004dc0:	291d      	cmp	r1, #29
 8004dc2:	d82b      	bhi.n	8004e1c <__sflush_r+0xb8>
 8004dc4:	4a29      	ldr	r2, [pc, #164]	; (8004e6c <__sflush_r+0x108>)
 8004dc6:	410a      	asrs	r2, r1
 8004dc8:	07d6      	lsls	r6, r2, #31
 8004dca:	d427      	bmi.n	8004e1c <__sflush_r+0xb8>
 8004dcc:	2200      	movs	r2, #0
 8004dce:	6062      	str	r2, [r4, #4]
 8004dd0:	04d9      	lsls	r1, r3, #19
 8004dd2:	6922      	ldr	r2, [r4, #16]
 8004dd4:	6022      	str	r2, [r4, #0]
 8004dd6:	d504      	bpl.n	8004de2 <__sflush_r+0x7e>
 8004dd8:	1c42      	adds	r2, r0, #1
 8004dda:	d101      	bne.n	8004de0 <__sflush_r+0x7c>
 8004ddc:	682b      	ldr	r3, [r5, #0]
 8004dde:	b903      	cbnz	r3, 8004de2 <__sflush_r+0x7e>
 8004de0:	6560      	str	r0, [r4, #84]	; 0x54
 8004de2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004de4:	602f      	str	r7, [r5, #0]
 8004de6:	2900      	cmp	r1, #0
 8004de8:	d0c9      	beq.n	8004d7e <__sflush_r+0x1a>
 8004dea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dee:	4299      	cmp	r1, r3
 8004df0:	d002      	beq.n	8004df8 <__sflush_r+0x94>
 8004df2:	4628      	mov	r0, r5
 8004df4:	f7ff f9f6 	bl	80041e4 <_free_r>
 8004df8:	2000      	movs	r0, #0
 8004dfa:	6360      	str	r0, [r4, #52]	; 0x34
 8004dfc:	e7c0      	b.n	8004d80 <__sflush_r+0x1c>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	4628      	mov	r0, r5
 8004e02:	47b0      	blx	r6
 8004e04:	1c41      	adds	r1, r0, #1
 8004e06:	d1c8      	bne.n	8004d9a <__sflush_r+0x36>
 8004e08:	682b      	ldr	r3, [r5, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d0c5      	beq.n	8004d9a <__sflush_r+0x36>
 8004e0e:	2b1d      	cmp	r3, #29
 8004e10:	d001      	beq.n	8004e16 <__sflush_r+0xb2>
 8004e12:	2b16      	cmp	r3, #22
 8004e14:	d101      	bne.n	8004e1a <__sflush_r+0xb6>
 8004e16:	602f      	str	r7, [r5, #0]
 8004e18:	e7b1      	b.n	8004d7e <__sflush_r+0x1a>
 8004e1a:	89a3      	ldrh	r3, [r4, #12]
 8004e1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e20:	81a3      	strh	r3, [r4, #12]
 8004e22:	e7ad      	b.n	8004d80 <__sflush_r+0x1c>
 8004e24:	690f      	ldr	r7, [r1, #16]
 8004e26:	2f00      	cmp	r7, #0
 8004e28:	d0a9      	beq.n	8004d7e <__sflush_r+0x1a>
 8004e2a:	0793      	lsls	r3, r2, #30
 8004e2c:	680e      	ldr	r6, [r1, #0]
 8004e2e:	bf08      	it	eq
 8004e30:	694b      	ldreq	r3, [r1, #20]
 8004e32:	600f      	str	r7, [r1, #0]
 8004e34:	bf18      	it	ne
 8004e36:	2300      	movne	r3, #0
 8004e38:	eba6 0807 	sub.w	r8, r6, r7
 8004e3c:	608b      	str	r3, [r1, #8]
 8004e3e:	f1b8 0f00 	cmp.w	r8, #0
 8004e42:	dd9c      	ble.n	8004d7e <__sflush_r+0x1a>
 8004e44:	6a21      	ldr	r1, [r4, #32]
 8004e46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004e48:	4643      	mov	r3, r8
 8004e4a:	463a      	mov	r2, r7
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	47b0      	blx	r6
 8004e50:	2800      	cmp	r0, #0
 8004e52:	dc06      	bgt.n	8004e62 <__sflush_r+0xfe>
 8004e54:	89a3      	ldrh	r3, [r4, #12]
 8004e56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e5a:	81a3      	strh	r3, [r4, #12]
 8004e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e60:	e78e      	b.n	8004d80 <__sflush_r+0x1c>
 8004e62:	4407      	add	r7, r0
 8004e64:	eba8 0800 	sub.w	r8, r8, r0
 8004e68:	e7e9      	b.n	8004e3e <__sflush_r+0xda>
 8004e6a:	bf00      	nop
 8004e6c:	dfbffffe 	.word	0xdfbffffe

08004e70 <_fflush_r>:
 8004e70:	b538      	push	{r3, r4, r5, lr}
 8004e72:	690b      	ldr	r3, [r1, #16]
 8004e74:	4605      	mov	r5, r0
 8004e76:	460c      	mov	r4, r1
 8004e78:	b913      	cbnz	r3, 8004e80 <_fflush_r+0x10>
 8004e7a:	2500      	movs	r5, #0
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	bd38      	pop	{r3, r4, r5, pc}
 8004e80:	b118      	cbz	r0, 8004e8a <_fflush_r+0x1a>
 8004e82:	6a03      	ldr	r3, [r0, #32]
 8004e84:	b90b      	cbnz	r3, 8004e8a <_fflush_r+0x1a>
 8004e86:	f7fe fa25 	bl	80032d4 <__sinit>
 8004e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d0f3      	beq.n	8004e7a <_fflush_r+0xa>
 8004e92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004e94:	07d0      	lsls	r0, r2, #31
 8004e96:	d404      	bmi.n	8004ea2 <_fflush_r+0x32>
 8004e98:	0599      	lsls	r1, r3, #22
 8004e9a:	d402      	bmi.n	8004ea2 <_fflush_r+0x32>
 8004e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e9e:	f7fe fb22 	bl	80034e6 <__retarget_lock_acquire_recursive>
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	f7ff ff5d 	bl	8004d64 <__sflush_r>
 8004eaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004eac:	07da      	lsls	r2, r3, #31
 8004eae:	4605      	mov	r5, r0
 8004eb0:	d4e4      	bmi.n	8004e7c <_fflush_r+0xc>
 8004eb2:	89a3      	ldrh	r3, [r4, #12]
 8004eb4:	059b      	lsls	r3, r3, #22
 8004eb6:	d4e1      	bmi.n	8004e7c <_fflush_r+0xc>
 8004eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004eba:	f7fe fb15 	bl	80034e8 <__retarget_lock_release_recursive>
 8004ebe:	e7dd      	b.n	8004e7c <_fflush_r+0xc>

08004ec0 <__swbuf_r>:
 8004ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ec2:	460e      	mov	r6, r1
 8004ec4:	4614      	mov	r4, r2
 8004ec6:	4605      	mov	r5, r0
 8004ec8:	b118      	cbz	r0, 8004ed2 <__swbuf_r+0x12>
 8004eca:	6a03      	ldr	r3, [r0, #32]
 8004ecc:	b90b      	cbnz	r3, 8004ed2 <__swbuf_r+0x12>
 8004ece:	f7fe fa01 	bl	80032d4 <__sinit>
 8004ed2:	69a3      	ldr	r3, [r4, #24]
 8004ed4:	60a3      	str	r3, [r4, #8]
 8004ed6:	89a3      	ldrh	r3, [r4, #12]
 8004ed8:	071a      	lsls	r2, r3, #28
 8004eda:	d525      	bpl.n	8004f28 <__swbuf_r+0x68>
 8004edc:	6923      	ldr	r3, [r4, #16]
 8004ede:	b31b      	cbz	r3, 8004f28 <__swbuf_r+0x68>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	6922      	ldr	r2, [r4, #16]
 8004ee4:	1a98      	subs	r0, r3, r2
 8004ee6:	6963      	ldr	r3, [r4, #20]
 8004ee8:	b2f6      	uxtb	r6, r6
 8004eea:	4283      	cmp	r3, r0
 8004eec:	4637      	mov	r7, r6
 8004eee:	dc04      	bgt.n	8004efa <__swbuf_r+0x3a>
 8004ef0:	4621      	mov	r1, r4
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f7ff ffbc 	bl	8004e70 <_fflush_r>
 8004ef8:	b9e0      	cbnz	r0, 8004f34 <__swbuf_r+0x74>
 8004efa:	68a3      	ldr	r3, [r4, #8]
 8004efc:	3b01      	subs	r3, #1
 8004efe:	60a3      	str	r3, [r4, #8]
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	1c5a      	adds	r2, r3, #1
 8004f04:	6022      	str	r2, [r4, #0]
 8004f06:	701e      	strb	r6, [r3, #0]
 8004f08:	6962      	ldr	r2, [r4, #20]
 8004f0a:	1c43      	adds	r3, r0, #1
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d004      	beq.n	8004f1a <__swbuf_r+0x5a>
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	07db      	lsls	r3, r3, #31
 8004f14:	d506      	bpl.n	8004f24 <__swbuf_r+0x64>
 8004f16:	2e0a      	cmp	r6, #10
 8004f18:	d104      	bne.n	8004f24 <__swbuf_r+0x64>
 8004f1a:	4621      	mov	r1, r4
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	f7ff ffa7 	bl	8004e70 <_fflush_r>
 8004f22:	b938      	cbnz	r0, 8004f34 <__swbuf_r+0x74>
 8004f24:	4638      	mov	r0, r7
 8004f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f28:	4621      	mov	r1, r4
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	f000 f806 	bl	8004f3c <__swsetup_r>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d0d5      	beq.n	8004ee0 <__swbuf_r+0x20>
 8004f34:	f04f 37ff 	mov.w	r7, #4294967295
 8004f38:	e7f4      	b.n	8004f24 <__swbuf_r+0x64>
	...

08004f3c <__swsetup_r>:
 8004f3c:	b538      	push	{r3, r4, r5, lr}
 8004f3e:	4b2a      	ldr	r3, [pc, #168]	; (8004fe8 <__swsetup_r+0xac>)
 8004f40:	4605      	mov	r5, r0
 8004f42:	6818      	ldr	r0, [r3, #0]
 8004f44:	460c      	mov	r4, r1
 8004f46:	b118      	cbz	r0, 8004f50 <__swsetup_r+0x14>
 8004f48:	6a03      	ldr	r3, [r0, #32]
 8004f4a:	b90b      	cbnz	r3, 8004f50 <__swsetup_r+0x14>
 8004f4c:	f7fe f9c2 	bl	80032d4 <__sinit>
 8004f50:	89a3      	ldrh	r3, [r4, #12]
 8004f52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f56:	0718      	lsls	r0, r3, #28
 8004f58:	d422      	bmi.n	8004fa0 <__swsetup_r+0x64>
 8004f5a:	06d9      	lsls	r1, r3, #27
 8004f5c:	d407      	bmi.n	8004f6e <__swsetup_r+0x32>
 8004f5e:	2309      	movs	r3, #9
 8004f60:	602b      	str	r3, [r5, #0]
 8004f62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004f66:	81a3      	strh	r3, [r4, #12]
 8004f68:	f04f 30ff 	mov.w	r0, #4294967295
 8004f6c:	e034      	b.n	8004fd8 <__swsetup_r+0x9c>
 8004f6e:	0758      	lsls	r0, r3, #29
 8004f70:	d512      	bpl.n	8004f98 <__swsetup_r+0x5c>
 8004f72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f74:	b141      	cbz	r1, 8004f88 <__swsetup_r+0x4c>
 8004f76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f7a:	4299      	cmp	r1, r3
 8004f7c:	d002      	beq.n	8004f84 <__swsetup_r+0x48>
 8004f7e:	4628      	mov	r0, r5
 8004f80:	f7ff f930 	bl	80041e4 <_free_r>
 8004f84:	2300      	movs	r3, #0
 8004f86:	6363      	str	r3, [r4, #52]	; 0x34
 8004f88:	89a3      	ldrh	r3, [r4, #12]
 8004f8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004f8e:	81a3      	strh	r3, [r4, #12]
 8004f90:	2300      	movs	r3, #0
 8004f92:	6063      	str	r3, [r4, #4]
 8004f94:	6923      	ldr	r3, [r4, #16]
 8004f96:	6023      	str	r3, [r4, #0]
 8004f98:	89a3      	ldrh	r3, [r4, #12]
 8004f9a:	f043 0308 	orr.w	r3, r3, #8
 8004f9e:	81a3      	strh	r3, [r4, #12]
 8004fa0:	6923      	ldr	r3, [r4, #16]
 8004fa2:	b94b      	cbnz	r3, 8004fb8 <__swsetup_r+0x7c>
 8004fa4:	89a3      	ldrh	r3, [r4, #12]
 8004fa6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004faa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fae:	d003      	beq.n	8004fb8 <__swsetup_r+0x7c>
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	f000 f8c4 	bl	8005140 <__smakebuf_r>
 8004fb8:	89a0      	ldrh	r0, [r4, #12]
 8004fba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004fbe:	f010 0301 	ands.w	r3, r0, #1
 8004fc2:	d00a      	beq.n	8004fda <__swsetup_r+0x9e>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	60a3      	str	r3, [r4, #8]
 8004fc8:	6963      	ldr	r3, [r4, #20]
 8004fca:	425b      	negs	r3, r3
 8004fcc:	61a3      	str	r3, [r4, #24]
 8004fce:	6923      	ldr	r3, [r4, #16]
 8004fd0:	b943      	cbnz	r3, 8004fe4 <__swsetup_r+0xa8>
 8004fd2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004fd6:	d1c4      	bne.n	8004f62 <__swsetup_r+0x26>
 8004fd8:	bd38      	pop	{r3, r4, r5, pc}
 8004fda:	0781      	lsls	r1, r0, #30
 8004fdc:	bf58      	it	pl
 8004fde:	6963      	ldrpl	r3, [r4, #20]
 8004fe0:	60a3      	str	r3, [r4, #8]
 8004fe2:	e7f4      	b.n	8004fce <__swsetup_r+0x92>
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	e7f7      	b.n	8004fd8 <__swsetup_r+0x9c>
 8004fe8:	20000060 	.word	0x20000060

08004fec <_sbrk_r>:
 8004fec:	b538      	push	{r3, r4, r5, lr}
 8004fee:	4d06      	ldr	r5, [pc, #24]	; (8005008 <_sbrk_r+0x1c>)
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	4608      	mov	r0, r1
 8004ff6:	602b      	str	r3, [r5, #0]
 8004ff8:	f7fd fae2 	bl	80025c0 <_sbrk>
 8004ffc:	1c43      	adds	r3, r0, #1
 8004ffe:	d102      	bne.n	8005006 <_sbrk_r+0x1a>
 8005000:	682b      	ldr	r3, [r5, #0]
 8005002:	b103      	cbz	r3, 8005006 <_sbrk_r+0x1a>
 8005004:	6023      	str	r3, [r4, #0]
 8005006:	bd38      	pop	{r3, r4, r5, pc}
 8005008:	20000330 	.word	0x20000330

0800500c <memcpy>:
 800500c:	440a      	add	r2, r1
 800500e:	4291      	cmp	r1, r2
 8005010:	f100 33ff 	add.w	r3, r0, #4294967295
 8005014:	d100      	bne.n	8005018 <memcpy+0xc>
 8005016:	4770      	bx	lr
 8005018:	b510      	push	{r4, lr}
 800501a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800501e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005022:	4291      	cmp	r1, r2
 8005024:	d1f9      	bne.n	800501a <memcpy+0xe>
 8005026:	bd10      	pop	{r4, pc}

08005028 <__assert_func>:
 8005028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800502a:	4614      	mov	r4, r2
 800502c:	461a      	mov	r2, r3
 800502e:	4b09      	ldr	r3, [pc, #36]	; (8005054 <__assert_func+0x2c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4605      	mov	r5, r0
 8005034:	68d8      	ldr	r0, [r3, #12]
 8005036:	b14c      	cbz	r4, 800504c <__assert_func+0x24>
 8005038:	4b07      	ldr	r3, [pc, #28]	; (8005058 <__assert_func+0x30>)
 800503a:	9100      	str	r1, [sp, #0]
 800503c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005040:	4906      	ldr	r1, [pc, #24]	; (800505c <__assert_func+0x34>)
 8005042:	462b      	mov	r3, r5
 8005044:	f000 f844 	bl	80050d0 <fiprintf>
 8005048:	f000 f8d8 	bl	80051fc <abort>
 800504c:	4b04      	ldr	r3, [pc, #16]	; (8005060 <__assert_func+0x38>)
 800504e:	461c      	mov	r4, r3
 8005050:	e7f3      	b.n	800503a <__assert_func+0x12>
 8005052:	bf00      	nop
 8005054:	20000060 	.word	0x20000060
 8005058:	0800553f 	.word	0x0800553f
 800505c:	0800554c 	.word	0x0800554c
 8005060:	0800557a 	.word	0x0800557a

08005064 <_calloc_r>:
 8005064:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005066:	fba1 2402 	umull	r2, r4, r1, r2
 800506a:	b94c      	cbnz	r4, 8005080 <_calloc_r+0x1c>
 800506c:	4611      	mov	r1, r2
 800506e:	9201      	str	r2, [sp, #4]
 8005070:	f7ff f92c 	bl	80042cc <_malloc_r>
 8005074:	9a01      	ldr	r2, [sp, #4]
 8005076:	4605      	mov	r5, r0
 8005078:	b930      	cbnz	r0, 8005088 <_calloc_r+0x24>
 800507a:	4628      	mov	r0, r5
 800507c:	b003      	add	sp, #12
 800507e:	bd30      	pop	{r4, r5, pc}
 8005080:	220c      	movs	r2, #12
 8005082:	6002      	str	r2, [r0, #0]
 8005084:	2500      	movs	r5, #0
 8005086:	e7f8      	b.n	800507a <_calloc_r+0x16>
 8005088:	4621      	mov	r1, r4
 800508a:	f7fe f9ae 	bl	80033ea <memset>
 800508e:	e7f4      	b.n	800507a <_calloc_r+0x16>

08005090 <__ascii_mbtowc>:
 8005090:	b082      	sub	sp, #8
 8005092:	b901      	cbnz	r1, 8005096 <__ascii_mbtowc+0x6>
 8005094:	a901      	add	r1, sp, #4
 8005096:	b142      	cbz	r2, 80050aa <__ascii_mbtowc+0x1a>
 8005098:	b14b      	cbz	r3, 80050ae <__ascii_mbtowc+0x1e>
 800509a:	7813      	ldrb	r3, [r2, #0]
 800509c:	600b      	str	r3, [r1, #0]
 800509e:	7812      	ldrb	r2, [r2, #0]
 80050a0:	1e10      	subs	r0, r2, #0
 80050a2:	bf18      	it	ne
 80050a4:	2001      	movne	r0, #1
 80050a6:	b002      	add	sp, #8
 80050a8:	4770      	bx	lr
 80050aa:	4610      	mov	r0, r2
 80050ac:	e7fb      	b.n	80050a6 <__ascii_mbtowc+0x16>
 80050ae:	f06f 0001 	mvn.w	r0, #1
 80050b2:	e7f8      	b.n	80050a6 <__ascii_mbtowc+0x16>

080050b4 <__ascii_wctomb>:
 80050b4:	b149      	cbz	r1, 80050ca <__ascii_wctomb+0x16>
 80050b6:	2aff      	cmp	r2, #255	; 0xff
 80050b8:	bf85      	ittet	hi
 80050ba:	238a      	movhi	r3, #138	; 0x8a
 80050bc:	6003      	strhi	r3, [r0, #0]
 80050be:	700a      	strbls	r2, [r1, #0]
 80050c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80050c4:	bf98      	it	ls
 80050c6:	2001      	movls	r0, #1
 80050c8:	4770      	bx	lr
 80050ca:	4608      	mov	r0, r1
 80050cc:	4770      	bx	lr
	...

080050d0 <fiprintf>:
 80050d0:	b40e      	push	{r1, r2, r3}
 80050d2:	b503      	push	{r0, r1, lr}
 80050d4:	4601      	mov	r1, r0
 80050d6:	ab03      	add	r3, sp, #12
 80050d8:	4805      	ldr	r0, [pc, #20]	; (80050f0 <fiprintf+0x20>)
 80050da:	f853 2b04 	ldr.w	r2, [r3], #4
 80050de:	6800      	ldr	r0, [r0, #0]
 80050e0:	9301      	str	r3, [sp, #4]
 80050e2:	f7ff fd25 	bl	8004b30 <_vfiprintf_r>
 80050e6:	b002      	add	sp, #8
 80050e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80050ec:	b003      	add	sp, #12
 80050ee:	4770      	bx	lr
 80050f0:	20000060 	.word	0x20000060

080050f4 <__swhatbuf_r>:
 80050f4:	b570      	push	{r4, r5, r6, lr}
 80050f6:	460c      	mov	r4, r1
 80050f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050fc:	2900      	cmp	r1, #0
 80050fe:	b096      	sub	sp, #88	; 0x58
 8005100:	4615      	mov	r5, r2
 8005102:	461e      	mov	r6, r3
 8005104:	da0d      	bge.n	8005122 <__swhatbuf_r+0x2e>
 8005106:	89a3      	ldrh	r3, [r4, #12]
 8005108:	f013 0f80 	tst.w	r3, #128	; 0x80
 800510c:	f04f 0100 	mov.w	r1, #0
 8005110:	bf0c      	ite	eq
 8005112:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005116:	2340      	movne	r3, #64	; 0x40
 8005118:	2000      	movs	r0, #0
 800511a:	6031      	str	r1, [r6, #0]
 800511c:	602b      	str	r3, [r5, #0]
 800511e:	b016      	add	sp, #88	; 0x58
 8005120:	bd70      	pop	{r4, r5, r6, pc}
 8005122:	466a      	mov	r2, sp
 8005124:	f000 f848 	bl	80051b8 <_fstat_r>
 8005128:	2800      	cmp	r0, #0
 800512a:	dbec      	blt.n	8005106 <__swhatbuf_r+0x12>
 800512c:	9901      	ldr	r1, [sp, #4]
 800512e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005132:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005136:	4259      	negs	r1, r3
 8005138:	4159      	adcs	r1, r3
 800513a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800513e:	e7eb      	b.n	8005118 <__swhatbuf_r+0x24>

08005140 <__smakebuf_r>:
 8005140:	898b      	ldrh	r3, [r1, #12]
 8005142:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005144:	079d      	lsls	r5, r3, #30
 8005146:	4606      	mov	r6, r0
 8005148:	460c      	mov	r4, r1
 800514a:	d507      	bpl.n	800515c <__smakebuf_r+0x1c>
 800514c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	6123      	str	r3, [r4, #16]
 8005154:	2301      	movs	r3, #1
 8005156:	6163      	str	r3, [r4, #20]
 8005158:	b002      	add	sp, #8
 800515a:	bd70      	pop	{r4, r5, r6, pc}
 800515c:	ab01      	add	r3, sp, #4
 800515e:	466a      	mov	r2, sp
 8005160:	f7ff ffc8 	bl	80050f4 <__swhatbuf_r>
 8005164:	9900      	ldr	r1, [sp, #0]
 8005166:	4605      	mov	r5, r0
 8005168:	4630      	mov	r0, r6
 800516a:	f7ff f8af 	bl	80042cc <_malloc_r>
 800516e:	b948      	cbnz	r0, 8005184 <__smakebuf_r+0x44>
 8005170:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005174:	059a      	lsls	r2, r3, #22
 8005176:	d4ef      	bmi.n	8005158 <__smakebuf_r+0x18>
 8005178:	f023 0303 	bic.w	r3, r3, #3
 800517c:	f043 0302 	orr.w	r3, r3, #2
 8005180:	81a3      	strh	r3, [r4, #12]
 8005182:	e7e3      	b.n	800514c <__smakebuf_r+0xc>
 8005184:	89a3      	ldrh	r3, [r4, #12]
 8005186:	6020      	str	r0, [r4, #0]
 8005188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800518c:	81a3      	strh	r3, [r4, #12]
 800518e:	9b00      	ldr	r3, [sp, #0]
 8005190:	6163      	str	r3, [r4, #20]
 8005192:	9b01      	ldr	r3, [sp, #4]
 8005194:	6120      	str	r0, [r4, #16]
 8005196:	b15b      	cbz	r3, 80051b0 <__smakebuf_r+0x70>
 8005198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800519c:	4630      	mov	r0, r6
 800519e:	f000 f81d 	bl	80051dc <_isatty_r>
 80051a2:	b128      	cbz	r0, 80051b0 <__smakebuf_r+0x70>
 80051a4:	89a3      	ldrh	r3, [r4, #12]
 80051a6:	f023 0303 	bic.w	r3, r3, #3
 80051aa:	f043 0301 	orr.w	r3, r3, #1
 80051ae:	81a3      	strh	r3, [r4, #12]
 80051b0:	89a3      	ldrh	r3, [r4, #12]
 80051b2:	431d      	orrs	r5, r3
 80051b4:	81a5      	strh	r5, [r4, #12]
 80051b6:	e7cf      	b.n	8005158 <__smakebuf_r+0x18>

080051b8 <_fstat_r>:
 80051b8:	b538      	push	{r3, r4, r5, lr}
 80051ba:	4d07      	ldr	r5, [pc, #28]	; (80051d8 <_fstat_r+0x20>)
 80051bc:	2300      	movs	r3, #0
 80051be:	4604      	mov	r4, r0
 80051c0:	4608      	mov	r0, r1
 80051c2:	4611      	mov	r1, r2
 80051c4:	602b      	str	r3, [r5, #0]
 80051c6:	f7fd f9d2 	bl	800256e <_fstat>
 80051ca:	1c43      	adds	r3, r0, #1
 80051cc:	d102      	bne.n	80051d4 <_fstat_r+0x1c>
 80051ce:	682b      	ldr	r3, [r5, #0]
 80051d0:	b103      	cbz	r3, 80051d4 <_fstat_r+0x1c>
 80051d2:	6023      	str	r3, [r4, #0]
 80051d4:	bd38      	pop	{r3, r4, r5, pc}
 80051d6:	bf00      	nop
 80051d8:	20000330 	.word	0x20000330

080051dc <_isatty_r>:
 80051dc:	b538      	push	{r3, r4, r5, lr}
 80051de:	4d06      	ldr	r5, [pc, #24]	; (80051f8 <_isatty_r+0x1c>)
 80051e0:	2300      	movs	r3, #0
 80051e2:	4604      	mov	r4, r0
 80051e4:	4608      	mov	r0, r1
 80051e6:	602b      	str	r3, [r5, #0]
 80051e8:	f7fd f9d1 	bl	800258e <_isatty>
 80051ec:	1c43      	adds	r3, r0, #1
 80051ee:	d102      	bne.n	80051f6 <_isatty_r+0x1a>
 80051f0:	682b      	ldr	r3, [r5, #0]
 80051f2:	b103      	cbz	r3, 80051f6 <_isatty_r+0x1a>
 80051f4:	6023      	str	r3, [r4, #0]
 80051f6:	bd38      	pop	{r3, r4, r5, pc}
 80051f8:	20000330 	.word	0x20000330

080051fc <abort>:
 80051fc:	b508      	push	{r3, lr}
 80051fe:	2006      	movs	r0, #6
 8005200:	f000 f82c 	bl	800525c <raise>
 8005204:	2001      	movs	r0, #1
 8005206:	f7fd f963 	bl	80024d0 <_exit>

0800520a <_raise_r>:
 800520a:	291f      	cmp	r1, #31
 800520c:	b538      	push	{r3, r4, r5, lr}
 800520e:	4604      	mov	r4, r0
 8005210:	460d      	mov	r5, r1
 8005212:	d904      	bls.n	800521e <_raise_r+0x14>
 8005214:	2316      	movs	r3, #22
 8005216:	6003      	str	r3, [r0, #0]
 8005218:	f04f 30ff 	mov.w	r0, #4294967295
 800521c:	bd38      	pop	{r3, r4, r5, pc}
 800521e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005220:	b112      	cbz	r2, 8005228 <_raise_r+0x1e>
 8005222:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005226:	b94b      	cbnz	r3, 800523c <_raise_r+0x32>
 8005228:	4620      	mov	r0, r4
 800522a:	f000 f831 	bl	8005290 <_getpid_r>
 800522e:	462a      	mov	r2, r5
 8005230:	4601      	mov	r1, r0
 8005232:	4620      	mov	r0, r4
 8005234:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005238:	f000 b818 	b.w	800526c <_kill_r>
 800523c:	2b01      	cmp	r3, #1
 800523e:	d00a      	beq.n	8005256 <_raise_r+0x4c>
 8005240:	1c59      	adds	r1, r3, #1
 8005242:	d103      	bne.n	800524c <_raise_r+0x42>
 8005244:	2316      	movs	r3, #22
 8005246:	6003      	str	r3, [r0, #0]
 8005248:	2001      	movs	r0, #1
 800524a:	e7e7      	b.n	800521c <_raise_r+0x12>
 800524c:	2400      	movs	r4, #0
 800524e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005252:	4628      	mov	r0, r5
 8005254:	4798      	blx	r3
 8005256:	2000      	movs	r0, #0
 8005258:	e7e0      	b.n	800521c <_raise_r+0x12>
	...

0800525c <raise>:
 800525c:	4b02      	ldr	r3, [pc, #8]	; (8005268 <raise+0xc>)
 800525e:	4601      	mov	r1, r0
 8005260:	6818      	ldr	r0, [r3, #0]
 8005262:	f7ff bfd2 	b.w	800520a <_raise_r>
 8005266:	bf00      	nop
 8005268:	20000060 	.word	0x20000060

0800526c <_kill_r>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	4d07      	ldr	r5, [pc, #28]	; (800528c <_kill_r+0x20>)
 8005270:	2300      	movs	r3, #0
 8005272:	4604      	mov	r4, r0
 8005274:	4608      	mov	r0, r1
 8005276:	4611      	mov	r1, r2
 8005278:	602b      	str	r3, [r5, #0]
 800527a:	f7fd f919 	bl	80024b0 <_kill>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	d102      	bne.n	8005288 <_kill_r+0x1c>
 8005282:	682b      	ldr	r3, [r5, #0]
 8005284:	b103      	cbz	r3, 8005288 <_kill_r+0x1c>
 8005286:	6023      	str	r3, [r4, #0]
 8005288:	bd38      	pop	{r3, r4, r5, pc}
 800528a:	bf00      	nop
 800528c:	20000330 	.word	0x20000330

08005290 <_getpid_r>:
 8005290:	f7fd b906 	b.w	80024a0 <_getpid>

08005294 <_init>:
 8005294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005296:	bf00      	nop
 8005298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800529a:	bc08      	pop	{r3}
 800529c:	469e      	mov	lr, r3
 800529e:	4770      	bx	lr

080052a0 <_fini>:
 80052a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a2:	bf00      	nop
 80052a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052a6:	bc08      	pop	{r3}
 80052a8:	469e      	mov	lr, r3
 80052aa:	4770      	bx	lr
