

================================================================
== Vitis HLS Report for 'compute_node_embedding'
================================================================
* Date:           Mon Apr 12 19:27:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1                             |   300000|   300000|          1|          1|          1|  300000|       yes|
        |- VITIS_LOOP_256_1_VITIS_LOOP_257_2  |        ?|        ?|  308 ~ 316|          -|          -|       ?|        no|
        | + VITIS_LOOP_244_1                  |        0|        8|          2|          1|          1|   0 ~ 8|       yes|
        | + VITIS_LOOP_259_3                  |      300|      300|          2|          1|          1|     300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      450|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       62|    -|
|Memory               |        0|     -|        8|        9|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|      301|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      309|      705|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_8ns_10ns_16_1_1_U10  |mul_8ns_10ns_16_1_1  |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_19s_10ns_19_4_1_U11  |mul_mul_19s_10ns_19_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |nd_feature_table_1_U  |compute_node_embedding_nd_feature_table_1  |        0|  8|   9|    0|     9|    5|     1|           45|
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                           |        0|  8|   9|    0|     9|    5|     1|           45|
    +----------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add3_fu_390_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln244_fu_356_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln256_1_fu_266_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln256_2_fu_272_p2     |         +|   0|  0|  43|          36|           1|
    |add_ln256_fu_283_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln257_fu_452_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln258_1_fu_335_p2     |         +|   0|  0|  16|          14|          14|
    |add_ln258_fu_341_p2       |         +|   0|  0|  16|          14|          14|
    |add_ln259_fu_405_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln262_fu_435_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln703_6_fu_425_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln703_fu_445_p2       |         +|   0|  0|  39|          32|          32|
    |addr_1_fu_380_p2          |         +|   0|  0|  17|          10|          10|
    |empty_85_fu_235_p2        |         +|   0|  0|  26|          19|           1|
    |exitcond728_fu_241_p2     |      icmp|   0|  0|  14|          19|          19|
    |icmp_ln244_fu_362_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln256_fu_278_p2      |      icmp|   0|  0|  20|          36|          36|
    |icmp_ln257_fu_289_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln259_fu_411_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln256_1_fu_303_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln256_fu_295_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 450|         333|         266|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |addr_reg_212               |   9|          2|   10|         20|
    |ap_NS_fsm                  |  65|         12|    1|         12|
    |ap_enable_reg_pp1_iter1    |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1    |  14|          3|    1|          3|
    |dim_reg_224                |   9|          2|    9|         18|
    |empty_reg_157              |   9|          2|   19|         38|
    |i_reg_201                  |   9|          2|    4|          8|
    |indvar_flatten_reg_168     |   9|          2|   36|         72|
    |nd_reg_179                 |   9|          2|   32|         64|
    |nf_reg_190                 |   9|          2|    4|          8|
    |node_embedding_V_address1  |  14|          3|   19|         57|
    |node_embedding_V_d1        |  14|          3|   32|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 184|         38|  168|        399|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln256_1_reg_477              |  36|   0|   36|          0|
    |add_ln256_2_reg_482              |  36|   0|   36|          0|
    |addr_reg_212                     |  10|   0|   10|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |dim_reg_224                      |   9|   0|    9|          0|
    |empty_90_reg_511                 |   8|   0|    8|          0|
    |empty_reg_157                    |  19|   0|   19|          0|
    |i_reg_201                        |   4|   0|    4|          0|
    |icmp_ln244_reg_526               |   1|   0|    1|          0|
    |icmp_ln259_reg_550               |   1|   0|    1|          0|
    |indvar_flatten_reg_168           |  36|   0|   36|          0|
    |mul_ln259_reg_540                |  16|   0|   16|          0|
    |mul_ln703_reg_516                |  19|   0|   19|          0|
    |nd_reg_179                       |  32|   0|   32|          0|
    |nf_reg_190                       |   4|   0|    4|          0|
    |node_embedding_V_addr_1_reg_554  |  19|   0|   19|          0|
    |select_ln256_1_reg_496           |  32|   0|   32|          0|
    |select_ln256_reg_490             |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 301|   0|  301|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|num_of_nodes                     |   in|   32|     ap_none|            num_of_nodes|        scalar|
|node_embedding_V_address0        |  out|   19|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_ce0             |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_q0              |   in|   32|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_address1        |  out|   19|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_ce1             |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_we1             |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_d1              |  out|   32|   ap_memory|        node_embedding_V|         array|
|node_embedding_table_V_address0  |  out|   16|   ap_memory|  node_embedding_table_V|         array|
|node_embedding_table_V_ce0       |  out|    1|   ap_memory|  node_embedding_table_V|         array|
|node_embedding_table_V_q0        |   in|   32|   ap_memory|  node_embedding_table_V|         array|
|node_feature_address0            |  out|   14|   ap_memory|            node_feature|         array|
|node_feature_ce0                 |  out|    1|   ap_memory|            node_feature|         array|
|node_feature_q0                  |   in|   32|   ap_memory|            node_feature|         array|
+---------------------------------+-----+-----+------------+------------------------+--------------+

