`define BUS_ADDR_WIDTH	10
`define MEM_ADDR_WIDTH  8
`define DATA_WIDTH      8

`define Enable		1
`define Disable	0
`define Enable_		0
`define Disable_	1
`define BGRT0		0
`define BGRT1		1
`define Read 		1
`define Write		0

// dmode
`define Single		0
`define MtoM		1
`define MtoIO		2
`define IOtoM		3

//dmac state
`define Wait		0
`define Read1		1
`define Write1		2
`define Complete	3




