Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 10 20:36:16 2019
| Host         : DESKTOP-8HV8NOO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             285 |          167 |
| No           | No                    | Yes                    |              57 |           17 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |            8224 |         7612 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2080 |         1118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------+----------------------+------------------+----------------+
|             Clock Signal            |             Enable Signal             |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------+----------------------+------------------+----------------+
|  display7/seg7_clk                  |                                       | reset_IBUF           |                1 |              3 |
|  sccpu/cu/array_reg_reg[1][31]_3[0] |                                       |                      |                2 |              5 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/lo_reg[31]_2                 | sccpu/cu/lo_reg[0]_5 |                8 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[5][31][0]            | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[6][31][0]            | reset_IBUF           |               16 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[7][31][0]            | reset_IBUF           |               22 |             32 |
|  n_3_54133_BUFG                     |                                       |                      |               17 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          |                                       | reset_IBUF           |               14 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/hi_reg[31]_0                 | sccpu/cu/hi_reg[0]_2 |               10 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[15][31][0] | reset_IBUF           |               18 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[8][31][0]            | reset_IBUF           |               11 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/status_temp_reg[31]_0[0]     |                      |                7 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[10][31][0] | reset_IBUF           |               23 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[11][31][0] | reset_IBUF           |               21 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[12][31][0] | reset_IBUF           |               21 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[13][31][0] | reset_IBUF           |               23 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[14][31][0] | reset_IBUF           |               23 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[17][31][0] | reset_IBUF           |               17 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[9][31][0]            | reset_IBUF           |               18 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[16][31][0] | reset_IBUF           |               21 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[18][31][0] | reset_IBUF           |               17 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[19][31][0] | reset_IBUF           |               18 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[1][31][0]  | reset_IBUF           |               24 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[20][31][0] | reset_IBUF           |               18 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[21][31][0] | reset_IBUF           |               13 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[22][31][0] | reset_IBUF           |               19 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[23][31][0] | reset_IBUF           |               21 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[24][31][0] | reset_IBUF           |               24 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[25][31][0] | reset_IBUF           |               24 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[26][31][0] | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[27][31][0] | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[28][31][0] | reset_IBUF           |               21 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[29][31][0] | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[2][31][0]  | reset_IBUF           |               22 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[30][31][0] | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[31][0][0]  | reset_IBUF           |               22 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[3][31][0]  | reset_IBUF           |               22 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[4][31][0]  | reset_IBUF           |               18 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[5][31][0]  | reset_IBUF           |               19 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[6][31][0]  | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[7][31][0]  | reset_IBUF           |               24 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[8][31][0]  | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/mux_rd/array_reg_reg[9][31][0]  | reset_IBUF           |               21 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[0][31][0]            | reset_IBUF           |               14 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[10][31][0]           | reset_IBUF           |               13 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[11][31][0]           | reset_IBUF           |               10 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[12][0][0]            | reset_IBUF           |               10 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[13][0][0]            | reset_IBUF           |                8 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[14][0][0]            | reset_IBUF           |                6 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[15][31][0]           | reset_IBUF           |               12 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[16][31][0]           | reset_IBUF           |               18 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[17][31][0]           | reset_IBUF           |               19 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[18][31][0]           | reset_IBUF           |               16 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[19][31][0]           | reset_IBUF           |               19 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[1][31][0]            | reset_IBUF           |               12 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[20][31][0]           | reset_IBUF           |               14 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[21][31][0]           | reset_IBUF           |               17 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[22][31][0]           | reset_IBUF           |               20 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[23][31][0]           | reset_IBUF           |               23 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[24][31][0]           | reset_IBUF           |               14 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[25][31][0]           | reset_IBUF           |               11 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[26][31][0]           | reset_IBUF           |               16 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[27][31][0]           | reset_IBUF           |               11 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[28][31][0]           | reset_IBUF           |               13 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[29][31][0]           | reset_IBUF           |               13 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[2][31][0]            | reset_IBUF           |               13 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[30][31][0]           | reset_IBUF           |               11 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[31][31][0]           | reset_IBUF           |               17 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[3][31][0]            | reset_IBUF           |               15 |             32 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/cp0_reg[4][31][0]            | reset_IBUF           |               14 |             32 |
|  n_2_54324_BUFG                     |                                       |                      |               25 |             53 |
|  clk_in_IBUF_BUFG                   |                                       | reset_IBUF           |               16 |             54 |
|  n_1_3011_BUFG                      |                                       |                      |               41 |             64 |
|  n_0_3012_BUFG                      |                                       |                      |               82 |            131 |
| ~clk_wiz_0_1/inst/clk_out1          | sccpu/cu/E[0]                         |                      |             7605 |           8192 |
+-------------------------------------+---------------------------------------+----------------------+------------------+----------------+


