0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v,1668829145,verilog,,,,alu_tb,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/a_input.v,1668638291,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/adder.v,,a_input,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/adder.v,1668639640,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/adder_top.v,,adder,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/adder_top.v,1668640758,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/alu_top.v,,adder_top,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/alu_top.v,1668828227,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/b_input.v,,alu_top,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/b_input.v,1668638457,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/logic_unit.v,,b_input,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/logic_unit.v,1668636468,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/logic_unit_top.v,,logic_unit,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/logic_unit_top.v,1668653696,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/lookahead_adder.v,,logic_unit_top,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/lookahead_adder.v,1668640927,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/mux2to1.v,,lookahead_adder,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/mux2to1.v,1668631315,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/mux4to1.v,,mux2to1,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/mux4to1.v,1668637740,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v,,mux4to1,,,,,,,,
