[2025-09-16 22:56:47] START suite=qualcomm_srv trace=srv274_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv274_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2606517 heartbeat IPC: 3.837 cumulative IPC: 3.837 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5049494 heartbeat IPC: 4.093 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5049494 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5049494 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14178194 heartbeat IPC: 1.095 cumulative IPC: 1.095 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23231332 heartbeat IPC: 1.105 cumulative IPC: 1.1 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32310095 heartbeat IPC: 1.101 cumulative IPC: 1.1 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 41278986 heartbeat IPC: 1.115 cumulative IPC: 1.104 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50340097 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59381887 heartbeat IPC: 1.106 cumulative IPC: 1.104 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68551387 heartbeat IPC: 1.091 cumulative IPC: 1.102 (Simulation time: 00 hr 09 min 26 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77571333 heartbeat IPC: 1.109 cumulative IPC: 1.103 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv274_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 86597284 heartbeat IPC: 1.108 cumulative IPC: 1.104 (Simulation time: 00 hr 11 min 42 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 90616909 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 46 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 90616909 cumulative IPC: 1.104 (Simulation time: 00 hr 12 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv274_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.104 instructions: 100000003 cycles: 90616909
CPU 0 Branch Prediction Accuracy: 90.94% MPKI: 15.95 Average ROB Occupancy at Mispredict: 25.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3805
BRANCH_INDIRECT: 0.4198
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.929
BRANCH_INDIRECT_CALL: 0.6045
BRANCH_RETURN: 0.622


====Backend Stall Breakdown====
ROB_STALL: 38827
LQ_STALL: 0
SQ_STALL: 497754


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 54
REPLAY_LOAD: 53.357143
NON_REPLAY_LOAD: 12.782545

== Total ==
ADDR_TRANS: 1728
REPLAY_LOAD: 2241
NON_REPLAY_LOAD: 34858

== Counts ==
ADDR_TRANS: 32
REPLAY_LOAD: 42
NON_REPLAY_LOAD: 2727

cpu0->cpu0_STLB TOTAL        ACCESS:    1873063 HIT:    1868812 MISS:       4251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1873063 HIT:    1868812 MISS:       4251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 213.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8323754 HIT:    7247140 MISS:    1076614 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6772265 HIT:    5867855 MISS:     904410 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555074 HIT:     407830 MISS:     147244 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     988664 HIT:     970804 MISS:      17860 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7751 HIT:        651 MISS:       7100 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15008545 HIT:    8010834 MISS:    6997711 MSHR_MERGE:    1660891
cpu0->cpu0_L1I LOAD         ACCESS:   15008545 HIT:    8010834 MISS:    6997711 MSHR_MERGE:    1660891
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30480907 HIT:   27000851 MISS:    3480056 MSHR_MERGE:    1481786
cpu0->cpu0_L1D LOAD         ACCESS:   17125528 HIT:   15315817 MISS:    1809711 MSHR_MERGE:     374266
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13346721 HIT:   11684220 MISS:    1662501 MSHR_MERGE:    1107427
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8658 HIT:        814 MISS:       7844 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12454322 HIT:   10537731 MISS:    1916591 MSHR_MERGE:     962265
cpu0->cpu0_ITLB LOAD         ACCESS:   12454322 HIT:   10537731 MISS:    1916591 MSHR_MERGE:     962265
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.089 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28920025 HIT:   27689102 MISS:    1230923 MSHR_MERGE:     312186
cpu0->cpu0_DTLB LOAD         ACCESS:   28920025 HIT:   27689102 MISS:    1230923 MSHR_MERGE:     312186
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.901 cycles
cpu0->LLC TOTAL        ACCESS:    1292984 HIT:    1246710 MISS:      46274 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     904410 HIT:     886520 MISS:      17890 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     147239 HIT:     122976 MISS:      24263 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     234235 HIT:     234095 MISS:        140 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7100 HIT:       3119 MISS:       3981 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2899
  ROW_BUFFER_MISS:      43235
  AVG DBUS CONGESTED CYCLE: 3.53
Channel 0 WQ ROW_BUFFER_HIT:        788
  ROW_BUFFER_MISS:      17307
  FULL:          0
Channel 0 REFRESHES ISSUED:       7552

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522603       432702        84516         2306
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          117          400          290
  STLB miss resolved @ L2C                0           95          159          320           74
  STLB miss resolved @ LLC                0           99          301         1629          666
  STLB miss resolved @ MEM                0            2          314         2248         2154

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163594        48231      1268349       142742          239
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          110           63           39
  STLB miss resolved @ L2C                0           58          112           26            6
  STLB miss resolved @ LLC                0           55          245          361           31
  STLB miss resolved @ MEM                0            1           93          184          126
[2025-09-16 23:09:34] END   suite=qualcomm_srv trace=srv274_ap (rc=0)
