[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForeachClassParent/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 64
LIB: work
FILE: ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<19:1>
  n<> u<1> t<Null_rule> p<63> s<62> l<1:1>
  n<> u<62> t<Source_text> p<63> c<61> l<1:1> el<18:11>
    n<> u<61> t<Description> p<62> c<60> l<1:1> el<18:11>
      n<> u<60> t<Package_declaration> p<61> c<2> l<1:1> el<18:11>
        n<> u<2> t<PACKAGE> p<60> s<3> l<1:1> el<1:8>
        n<uvm> u<3> t<STRING_CONST> p<60> s<25> l<1:9> el<1:12>
        n<> u<25> t<Package_item> p<60> c<24> s<34> l<3:1> el<5:9>
          n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:1> el<5:9>
            n<> u<23> t<Class_declaration> p<24> c<21> l<3:1> el<5:9>
              n<> u<21> t<CLASS> p<23> s<4> l<3:1> el<3:6>
              n<root> u<4> t<STRING_CONST> p<23> s<20> l<3:7> el<3:11>
              n<> u<20> t<Class_item> p<23> c<19> s<22> l<4:3> el<4:43>
                n<> u<19> t<Class_property> p<20> c<6> l<4:3> el<4:43>
                  n<> u<6> t<PropQualifier_ClassItem> p<19> c<5> s<18> l<4:3> el<4:12>
                    n<> u<5> t<ClassItemQualifier_Protected> p<6> l<4:3> el<4:12>
                  n<> u<18> t<Data_declaration> p<19> c<17> l<4:13> el<4:43>
                    n<> u<17> t<Variable_declaration> p<18> c<8> l<4:13> el<4:43>
                      n<uvm_phase> u<8> t<Data_type> p<17> c<7> s<16> l<4:13> el<4:22>
                        n<uvm_phase> u<7> t<STRING_CONST> p<8> l<4:13> el<4:22>
                      n<> u<16> t<Variable_decl_assignment_list> p<17> c<15> l<4:23> el<4:42>
                        n<> u<15> t<Variable_decl_assignment> p<16> c<9> l<4:23> el<4:42>
                          n<m_type_overrides> u<9> t<STRING_CONST> p<15> s<14> l<4:23> el<4:39>
                          n<> u<14> t<Variable_dimension> p<15> c<13> l<4:39> el<4:42>
                            n<> u<13> t<Unpacked_dimension> p<14> c<12> l<4:39> el<4:42>
                              n<> u<12> t<Constant_expression> p<13> c<11> l<4:40> el<4:41>
                                n<> u<11> t<Constant_primary> p<12> c<10> l<4:40> el<4:41>
                                  n<> u<10> t<Dollar_keyword> p<11> l<4:40> el<4:41>
              n<> u<22> t<ENDCLASS> p<23> l<5:1> el<5:9>
        n<> u<34> t<Package_item> p<60> c<33> s<58> l<7:1> el<8:9>
          n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<7:1> el<8:9>
            n<> u<32> t<Class_declaration> p<33> c<29> l<7:1> el<8:9>
              n<> u<29> t<CLASS> p<32> s<26> l<7:1> el<7:6>
              n<uvm_phase> u<26> t<STRING_CONST> p<32> s<30> l<7:7> el<7:16>
              n<> u<30> t<EXTENDS> p<32> s<28> l<7:17> el<7:24>
              n<> u<28> t<Class_type> p<32> c<27> s<31> l<7:25> el<7:29>
                n<root> u<27> t<STRING_CONST> p<28> l<7:25> el<7:29>
              n<> u<31> t<ENDCLASS> p<32> l<8:1> el<8:9>
        n<> u<58> t<Package_item> p<60> c<57> s<59> l<10:3> el<15:14>
          n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<10:3> el<15:14>
            n<> u<56> t<Function_declaration> p<57> c<55> l<10:3> el<15:14>
              n<> u<55> t<Function_body_declaration> p<56> c<36> l<10:12> el<15:14>
                n<> u<36> t<Function_data_type_or_implicit> p<55> c<35> s<39> l<10:12> el<10:16>
                  n<> u<35> t<Function_data_type> p<36> l<10:12> el<10:16>
                n<> u<39> t<Class_scope> p<55> c<38> s<40> l<10:17> el<10:28>
                  n<> u<38> t<Class_type> p<39> c<37> l<10:17> el<10:26>
                    n<uvm_phase> u<37> t<STRING_CONST> p<38> l<10:17> el<10:26>
                n<get_adjacent_predecessor_nodes> u<40> t<STRING_CONST> p<55> s<53> l<10:28> el<10:58>
                n<> u<53> t<Function_statement_or_null> p<55> c<52> s<54> l<12:6> el<13:9>
                  n<> u<52> t<Statement> p<53> c<51> l<12:6> el<13:9>
                    n<> u<51> t<Statement_item> p<52> c<50> l<12:6> el<13:9>
                      n<> u<50> t<Loop_statement> p<51> c<49> l<12:6> el<13:9>
                        n<> u<49> t<FOREACH> p<50> s<42> l<12:6> el<12:13>
                        n<> u<42> t<Ps_or_hierarchical_array_identifier> p<50> c<41> s<44> l<12:15> el<12:31>
                          n<m_type_overrides> u<41> t<STRING_CONST> p<42> l<12:15> el<12:31>
                        n<> u<44> t<Loop_variables> p<50> c<43> s<48> l<12:32> el<12:37>
                          n<index> u<43> t<STRING_CONST> p<44> l<12:32> el<12:37>
                        n<> u<48> t<Statement> p<50> c<47> l<12:40> el<13:9>
                          n<> u<47> t<Statement_item> p<48> c<46> l<12:40> el<13:9>
                            n<> u<46> t<Seq_block> p<47> c<45> l<12:40> el<13:9>
                              n<> u<45> t<END> p<46> l<13:6> el<13:9>
                n<> u<54> t<ENDFUNCTION> p<55> l<15:3> el<15:14>
        n<> u<59> t<ENDPACKAGE> p<60> l<18:1> el<18:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:1:1: No timescale set for "uvm".
[INF:CP0300] Compilation...
[INF:CP0302] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:3:1: Compile class "uvm::root".
[INF:CP0302] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:7:1: Compile class "uvm::uvm_phase".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
ArrayVar                                               1
Begin                                                  1
ClassDefn                                              2
ClassTypespec                                          2
Constant                                               1
Design                                                 1
Extends                                                1
ForeachStmt                                            1
Function                                               1
Identifier                                             4
Package                                                1
Range                                                  1
RefTypespec                                            5
RefVar                                                 2
SourceFile                                             1
UnsupportedTypespec                                    1
VoidTypespec                                           1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachClassParent/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (uvm)
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
    |vpiName:uvm
  |vpiInternalScope:
  \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
    |vpiName:
    \_Identifier: (root)
      |vpiParent:
      \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
      |vpiName:root
    |vpiFullName:uvm::root
    |vpiVariables:
    \_ArrayVar: (uvm::root::m_type_overrides), line:4:23, endln:4:39
      |vpiParent:
      \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
      |vpiTypespec:
      \_RefTypespec: (uvm::root::m_type_overrides::uvm_phase), line:4:13, endln:4:22
        |vpiParent:
        \_ArrayVar: (uvm::root::m_type_overrides), line:4:23, endln:4:39
        |vpiName:uvm_phase
        |vpiFullName:uvm::root::m_type_overrides::uvm_phase
        |vpiActual:
        \_ArrayTypespec: 
      |vpiName:m_type_overrides
      |vpiFullName:uvm::root::m_type_overrides
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:2
    |vpiRegArray:
    \_ArrayVar: (uvm::root::m_type_overrides), line:4:23, endln:4:39
    |vpiTypedef:
    \_ArrayTypespec: 
      |vpiParent:
      \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
      |vpiArrayType:4
      |vpiElemTypespec:
      \_RefTypespec: (uvm::root::uvm_phase), line:4:13, endln:4:22
        |vpiParent:
        \_ArrayTypespec: 
        |vpiName:uvm_phase
        |vpiFullName:uvm::root::uvm_phase
        |vpiActual:
        \_ClassTypespec: (uvm_phase)
    |vpiImportTypespec:
    \_ArrayTypespec: 
    |vpiImportTypespec:
    \_ArrayVar: (uvm::root::m_type_overrides), line:4:23, endln:4:39
    |vpiDerivedClasses:
    \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
      |vpiParent:
      \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
      |vpiName:
      \_Identifier: (uvm_phase)
        |vpiParent:
        \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
        |vpiName:uvm_phase
      |vpiFullName:uvm::uvm_phase
      |vpiInternalScope:
      \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
        |vpiParent:
        \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
        |vpiName:
        \_Identifier: (get_adjacent_predecessor_nodes)
          |vpiParent:
          \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
          |vpiName:get_adjacent_predecessor_nodes
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiInternalScope:
        \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:13:9
          |vpiParent:
          \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiInternalScope:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:40, endln:13:9
            |vpiParent:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:13:9
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiImportTypespec:
          \_RefVar: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
            |vpiParent:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:13:9
            |vpiName:m_type_overrides
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
          |vpiImportTypespec:
          \_RefVar: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
            |vpiParent:
            \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:13:9
            |vpiTypespec:
            \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index::index), line:12:32, endln:12:37
              |vpiParent:
              \_RefVar: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
              |vpiName:index
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index::index
              |vpiActual:
              \_UnsupportedTypespec: (index)
            |vpiName:index
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
          |vpiVariables:
          \_RefVar: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
          |vpiLoopVars:
          \_RefVar: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
          |vpiStmt:
          \_Begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:40, endln:13:9
        |vpiTypedef:
        \_VoidTypespec: 
          |vpiParent:
          \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
        |vpiTypedef:
        \_UnsupportedTypespec: (index)
          |vpiParent:
          \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
          |vpiName:index
        |vpiImportTypespec:
        \_VoidTypespec: 
        |vpiImportTypespec:
        \_UnsupportedTypespec: (index)
        |vpiVisibility:1
        |vpiReturn:
        \_RefTypespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
          |vpiParent:
          \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiActual:
          \_VoidTypespec: 
        |vpiStmt:
        \_ForeachStmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:13:9
        |vpiInstance:
        \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
      |vpiImportTypespec:
      \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
      |vpiExtends:
      \_Extends: , line:7:25, endln:7:29
        |vpiParent:
        \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
        |vpiClassTypespec:
        \_RefTypespec: (uvm::uvm_phase::root), line:7:25, endln:7:29
          |vpiParent:
          \_Extends: , line:7:25, endln:7:29
          |vpiName:root
          |vpiFullName:uvm::uvm_phase::root
          |vpiActual:
          \_ClassTypespec: (root)
      |vpiMethod:
      \_Function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
  |vpiInternalScope:
  \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
  |vpiTypedef:
  \_ClassTypespec: (root)
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
    |vpiName:root
    |vpiClassDefn:
    \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
  |vpiTypedef:
  \_ClassTypespec: (uvm_phase)
    |vpiParent:
    \_Package: uvm (uvm), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
    |vpiName:uvm_phase
    |vpiClassDefn:
    \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
  |vpiImportTypespec:
  \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
  |vpiImportTypespec:
  \_ClassTypespec: (root)
  |vpiImportTypespec:
  \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_phase)
  |vpiDefName:uvm
  |vpiClassDefn:
  \_ClassDefn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
  |vpiClassDefn:
  \_ClassDefn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
