

================================================================
== Vivado HLS Report for 'shuffle_24_p'
================================================================
* Date:           Thu Dec 13 17:50:20 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  32929|  32929|  32929|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  32928|       686|          -|          -|    48|    no    |
        | + Loop 1.1      |    684|    684|        38|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     36|         2|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:233
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_20, %.loopexit.loopexit ]

ST_2: tmp_103 (7)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.loopexit:1  %tmp_103 = trunc i6 %co to i1

ST_2: exitcond2 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:233
.loopexit:2  %exitcond2 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_20 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:233
.loopexit:4  %co_20 = add i6 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader3.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:0  %tmp = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp, i4 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:2  %p_shl2_cast = zext i9 %tmp_s to i10

ST_2: tmp_262 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:3  %tmp_262 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader3.preheader:4  %p_shl3_cast = zext i6 %tmp_262 to i10

ST_2: tmp_263 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader3.preheader:5  %tmp_263 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_264 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:6  %tmp_264 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:7  %p_shl_cast = zext i10 %tmp_264 to i11

ST_2: tmp_265 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader3.preheader:8  %tmp_265 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader3.preheader:9  %p_shl1_cast = zext i7 %tmp_265 to i11

ST_2: tmp_266 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader3.preheader:10  %tmp_266 = add i11 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_24 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader3.preheader:11  br label %.preheader3

ST_2: StgValue_25 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:241
:0  ret void


 <State 3>: 4.68ns
ST_3: h (26)  [1/1] 0.00ns
.preheader3:0  %h = phi i5 [ 0, %.preheader3.preheader ], [ %h_20, %.preheader3.loopexit ]

ST_3: exitcond1 (27)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader3:1  %exitcond1 = icmp eq i5 %h, -14

ST_3: empty_71 (28)  [1/1] 0.00ns
.preheader3:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_20 (29)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader3:3  %h_20 = add i5 %h, 1

ST_3: StgValue_30 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:0  %tmp_cast9 = zext i5 %h to i11

ST_3: tmp_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:1  %tmp_cast = zext i5 %h to i10

ST_3: tmp_267 (34)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:2  %tmp_267 = add i10 %tmp_cast, %tmp_263

ST_3: p_shl6_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:3  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_267, i4 0)

ST_3: tmp_104 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:4  %tmp_104 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_267, i1 false)

ST_3: p_shl7_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:5  %p_shl7_cast = zext i11 %tmp_104 to i14

ST_3: tmp_268 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:6  %tmp_268 = add i14 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_269 (39)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:7  %tmp_269 = add i11 %tmp_cast9, %tmp_266

ST_3: p_shl4_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:8  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_269, i4 0)

ST_3: tmp_105 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:9  %tmp_105 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_269, i1 false)

ST_3: p_shl5_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:10  %p_shl5_cast = zext i12 %tmp_105 to i15

ST_3: tmp_270 (43)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:236
.preheader.preheader:11  %tmp_270 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_43 (44)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:235
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_44 (75)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (46)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_20, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (47)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:235
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_72 (48)  [1/1] 0.00ns
.preheader:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_20 (49)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:235
.preheader:3  %w_20 = add i5 %w, 1

ST_4: StgValue_49 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: tmp_80_cast8 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:0  %tmp_80_cast8 = zext i5 %w to i15

ST_4: tmp_80_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:1  %tmp_80_cast = zext i5 %w to i14

ST_4: tmp_271 (54)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:236
:2  %tmp_271 = add i14 %tmp_268, %tmp_80_cast

ST_4: tmp_388_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:3  %tmp_388_cast = zext i14 %tmp_271 to i64

ST_4: left_addr (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:4  %left_addr = getelementptr [7776 x float]* %left_r, i64 0, i64 %tmp_388_cast

ST_4: tmp_272 (57)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:236
:5  %tmp_272 = add i15 %tmp_270, %tmp_80_cast8

ST_4: tmp_389_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:6  %tmp_389_cast = zext i15 %tmp_272 to i64

ST_4: output_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:7  %output_addr = getelementptr [15552 x float]* %output_r, i64 0, i64 %tmp_389_cast

ST_4: buffer1_1_24_16x16_p (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:237
:8  %buffer1_1_24_16x16_p = getelementptr [7776 x float]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_388_cast

ST_4: StgValue_59 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:9  br i1 %tmp_103, label %3, label %2

ST_4: left_load (63)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:236
:0  %left_load = load float* %left_addr, align 4

ST_4: buffer1_1_24_16x16_p_1 (66)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:237
:0  %buffer1_1_24_16x16_p_1 = load float* %buffer1_1_24_16x16_p, align 4

ST_4: StgValue_62 (73)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 8.10ns
ST_5: left_load (63)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:236
:0  %left_load = load float* %left_addr, align 4

ST_5: StgValue_64 (64)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:236
:1  br label %4

ST_5: buffer1_1_24_16x16_p_1 (66)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:237
:0  %buffer1_1_24_16x16_p_1 = load float* %buffer1_1_24_16x16_p, align 4

ST_5: StgValue_66 (67)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
:0  %storemerge = phi float [ %left_load, %2 ], [ %buffer1_1_24_16x16_p_1, %3 ]

ST_5: StgValue_68 (70)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:237
:1  store float %storemerge, float* %output_addr, align 4

ST_5: StgValue_69 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6             (br               ) [ 011111]
co                     (phi              ) [ 001000]
tmp_103                (trunc            ) [ 000111]
exitcond2              (icmp             ) [ 001111]
empty                  (speclooptripcount) [ 000000]
co_20                  (add              ) [ 011111]
StgValue_12            (br               ) [ 000000]
tmp                    (partselect       ) [ 000000]
tmp_s                  (bitconcatenate   ) [ 000000]
p_shl2_cast            (zext             ) [ 000000]
tmp_262                (bitconcatenate   ) [ 000000]
p_shl3_cast            (zext             ) [ 000000]
tmp_263                (add              ) [ 000111]
tmp_264                (bitconcatenate   ) [ 000000]
p_shl_cast             (zext             ) [ 000000]
tmp_265                (bitconcatenate   ) [ 000000]
p_shl1_cast            (zext             ) [ 000000]
tmp_266                (add              ) [ 000111]
StgValue_24            (br               ) [ 001111]
StgValue_25            (ret              ) [ 000000]
h                      (phi              ) [ 000100]
exitcond1              (icmp             ) [ 001111]
empty_71               (speclooptripcount) [ 000000]
h_20                   (add              ) [ 001111]
StgValue_30            (br               ) [ 000000]
tmp_cast9              (zext             ) [ 000000]
tmp_cast               (zext             ) [ 000000]
tmp_267                (add              ) [ 000000]
p_shl6_cast            (bitconcatenate   ) [ 000000]
tmp_104                (bitconcatenate   ) [ 000000]
p_shl7_cast            (zext             ) [ 000000]
tmp_268                (add              ) [ 000011]
tmp_269                (add              ) [ 000000]
p_shl4_cast            (bitconcatenate   ) [ 000000]
tmp_105                (bitconcatenate   ) [ 000000]
p_shl5_cast            (zext             ) [ 000000]
tmp_270                (add              ) [ 000011]
StgValue_43            (br               ) [ 001111]
StgValue_44            (br               ) [ 011111]
w                      (phi              ) [ 000010]
exitcond               (icmp             ) [ 001111]
empty_72               (speclooptripcount) [ 000000]
w_20                   (add              ) [ 001111]
StgValue_49            (br               ) [ 000000]
tmp_80_cast8           (zext             ) [ 000000]
tmp_80_cast            (zext             ) [ 000000]
tmp_271                (add              ) [ 000000]
tmp_388_cast           (zext             ) [ 000000]
left_addr              (getelementptr    ) [ 000001]
tmp_272                (add              ) [ 000000]
tmp_389_cast           (zext             ) [ 000000]
output_addr            (getelementptr    ) [ 000001]
buffer1_1_24_16x16_p   (getelementptr    ) [ 000001]
StgValue_59            (br               ) [ 000000]
StgValue_62            (br               ) [ 001111]
left_load              (load             ) [ 000000]
StgValue_64            (br               ) [ 000000]
buffer1_1_24_16x16_p_1 (load             ) [ 000000]
StgValue_66            (br               ) [ 000000]
storemerge             (phi              ) [ 000000]
StgValue_68            (store            ) [ 000000]
StgValue_69            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_24_16x16_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="left_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="14" slack="0"/>
<pin id="56" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_addr/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="output_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="15" slack="0"/>
<pin id="63" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffer1_1_24_16x16_p_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_load/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_1/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_68_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="co_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="1"/>
<pin id="89" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="co_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="h_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="h_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="w_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="1"/>
<pin id="111" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="w_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="storemerge_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="storemerge_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_103_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exitcond2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="co_20_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_20/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="4" slack="0"/>
<pin id="153" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl2_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_262_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_262/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_shl3_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_263_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_263/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_264_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_264/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_shl_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_265_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_265/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl1_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_266_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_266/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="h_20_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_20/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_cast9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_267_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="1"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_267/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl6_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_104_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl7_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_268_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_268/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_269_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="1"/>
<pin id="272" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_269/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl4_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_105_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_shl5_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_270_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_270/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="w_20_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_20/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_80_cast8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast8/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_80_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_271_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="1"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_271/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_388_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_388_cast/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_272_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="1"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_272/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_389_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_389_cast/4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_103_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="348" class="1005" name="co_20_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_20 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_263_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_263 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_266_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="1"/>
<pin id="360" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_266 "/>
</bind>
</comp>

<comp id="366" class="1005" name="h_20_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_20 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_268_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_268 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_270_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="1"/>
<pin id="378" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_270 "/>
</bind>
</comp>

<comp id="384" class="1005" name="w_20_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_20 "/>
</bind>
</comp>

<comp id="389" class="1005" name="left_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="1"/>
<pin id="391" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="left_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="output_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="1"/>
<pin id="396" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="buffer1_1_24_16x16_p_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="1"/>
<pin id="401" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="50" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="50" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="50" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="52" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="129"><net_src comp="73" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="78" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="135"><net_src comp="91" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="91" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="91" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="91" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="148" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="148" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="166" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="91" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="91" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="102" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="102" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="102" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="102" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="238" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="243" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="230" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="274" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="113" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="113" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="113" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="113" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="335"><net_src comp="312" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="344"><net_src comp="132" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="142" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="356"><net_src comp="182" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="361"><net_src comp="212" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="369"><net_src comp="224" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="374"><net_src comp="263" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="379"><net_src comp="294" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="387"><net_src comp="306" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="392"><net_src comp="52" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="397"><net_src comp="59" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="402"><net_src comp="66" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: shuffle_24_p : left_r | {4 5 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_103 : 1
		exitcond2 : 1
		co_20 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_s : 2
		p_shl2_cast : 3
		tmp_262 : 2
		p_shl3_cast : 3
		tmp_263 : 4
		tmp_264 : 1
		p_shl_cast : 2
		tmp_265 : 1
		p_shl1_cast : 2
		tmp_266 : 3
	State 3
		exitcond1 : 1
		h_20 : 1
		StgValue_30 : 2
		tmp_cast9 : 1
		tmp_cast : 1
		tmp_267 : 2
		p_shl6_cast : 3
		tmp_104 : 3
		p_shl7_cast : 4
		tmp_268 : 5
		tmp_269 : 2
		p_shl4_cast : 3
		tmp_105 : 3
		p_shl5_cast : 4
		tmp_270 : 5
	State 4
		exitcond : 1
		w_20 : 1
		StgValue_49 : 2
		tmp_80_cast8 : 1
		tmp_80_cast : 1
		tmp_271 : 2
		tmp_388_cast : 3
		left_addr : 4
		tmp_272 : 2
		tmp_389_cast : 3
		output_addr : 4
		buffer1_1_24_16x16_p : 4
		left_load : 5
		buffer1_1_24_16x16_p_1 : 5
	State 5
		storemerge : 1
		StgValue_68 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     co_20_fu_142    |    23   |    11   |
|          |    tmp_263_fu_182   |    32   |    14   |
|          |    tmp_266_fu_212   |    35   |    15   |
|          |     h_20_fu_224     |    20   |    10   |
|          |    tmp_267_fu_238   |    35   |    15   |
|    add   |    tmp_268_fu_263   |    47   |    19   |
|          |    tmp_269_fu_269   |    38   |    16   |
|          |    tmp_270_fu_294   |    50   |    20   |
|          |     w_20_fu_306     |    20   |    10   |
|          |    tmp_271_fu_320   |    47   |    19   |
|          |    tmp_272_fu_331   |    50   |    20   |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_136  |    0    |    3    |
|   icmp   |   exitcond1_fu_218  |    0    |    2    |
|          |   exitcond_fu_300   |    0    |    2    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_103_fu_132   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_148     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_158    |    0    |    0    |
|          |    tmp_262_fu_170   |    0    |    0    |
|          |    tmp_264_fu_188   |    0    |    0    |
|bitconcatenate|    tmp_265_fu_200   |    0    |    0    |
|          |  p_shl6_cast_fu_243 |    0    |    0    |
|          |    tmp_104_fu_251   |    0    |    0    |
|          |  p_shl4_cast_fu_274 |    0    |    0    |
|          |    tmp_105_fu_282   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_shl2_cast_fu_166 |    0    |    0    |
|          |  p_shl3_cast_fu_178 |    0    |    0    |
|          |  p_shl_cast_fu_196  |    0    |    0    |
|          |  p_shl1_cast_fu_208 |    0    |    0    |
|          |   tmp_cast9_fu_230  |    0    |    0    |
|   zext   |   tmp_cast_fu_234   |    0    |    0    |
|          |  p_shl7_cast_fu_259 |    0    |    0    |
|          |  p_shl5_cast_fu_290 |    0    |    0    |
|          | tmp_80_cast8_fu_312 |    0    |    0    |
|          |  tmp_80_cast_fu_316 |    0    |    0    |
|          | tmp_388_cast_fu_325 |    0    |    0    |
|          | tmp_389_cast_fu_336 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   397   |   176   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|buffer1_1_24_16x16_p_reg_399|   13   |
|        co_20_reg_348       |    6   |
|          co_reg_87         |    6   |
|        h_20_reg_366        |    5   |
|          h_reg_98          |    5   |
|      left_addr_reg_389     |   13   |
|     output_addr_reg_394    |   14   |
|     storemerge_reg_120     |   32   |
|       tmp_103_reg_341      |    1   |
|       tmp_263_reg_353      |   10   |
|       tmp_266_reg_358      |   11   |
|       tmp_268_reg_371      |   14   |
|       tmp_270_reg_376      |   15   |
|        w_20_reg_384        |    5   |
|          w_reg_109         |    5   |
+----------------------------+--------+
|            Total           |   155  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   397  |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   155  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   552  |   194  |
+-----------+--------+--------+--------+
