Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Dec 20 12:10:44 2022
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -hierarchical -file kc705_utilization_hierarchical_synth.rpt
| Design       : kc705
| Device       : 7k325tffg900-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                        Instance                                        |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| kc705                                                                                  |                                                                            (top) |      20235 |      16832 |    3400 |    3 | 14895 |     28 |     16 |            8 |
|   (kc705)                                                                              |                                                                            (top) |       7715 |       5488 |    2224 |    3 |  6823 |     20 |      4 |            0 |
|   VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood |      12520 |      11344 |    1176 |    0 |  8072 |      8 |     12 |            8 |
|     (VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood) | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood |        306 |        306 |       0 |    0 |  2154 |      0 |      0 |            0 |
|     bufferCC_4                                                                         |                                                                       BufferCC_1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     bufferCC_5                                                                         |                                                                       BufferCC_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     bufferCC_6                                                                         |                                                                       BufferCC_3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     clintWishboneBridge_logic_bridge                                                   |                                                                  WishboneToBmb_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     clint_logic                                                                        |                                                                         BmbClint |        168 |        168 |       0 |    0 |   229 |      0 |      0 |            0 |
|     cores_0_cpu_logic_cpu                                                              |                                                                         VexRiscv |       3230 |       3180 |      50 |    0 |  2294 |      4 |      6 |            4 |
|       (cores_0_cpu_logic_cpu)                                                          |                                                                         VexRiscv |       1169 |       1121 |      48 |    0 |  1860 |      0 |      0 |            4 |
|       IBusCachedPlugin_cache                                                           |                                                               InstructionCache_5 |        736 |        736 |       0 |    0 |   115 |      2 |      2 |            0 |
|       dataCache_2                                                                      |                                                                      DataCache_6 |       1325 |       1323 |       2 |    0 |   319 |      2 |      4 |            0 |
|         (dataCache_2)                                                                  |                                                                      DataCache_6 |       1158 |       1156 |       2 |    0 |   319 |      0 |      4 |            0 |
|         ways_0_data                                                                    |                                                                     Ram_1w_1rs_7 |         45 |         45 |       0 |    0 |     0 |      1 |      0 |            0 |
|         ways_1_data                                                                    |                                                                     Ram_1w_1rs_8 |        122 |        122 |       0 |    0 |     0 |      1 |      0 |            0 |
|     cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo            |                                                                     StreamFifo_3 |         26 |         22 |       4 |    0 |    16 |      0 |      0 |            0 |
|     cores_1_cpu_logic_cpu                                                              |                                                                       VexRiscv_1 |       3093 |       3043 |      50 |    0 |  2222 |      4 |      6 |            4 |
|       (cores_1_cpu_logic_cpu)                                                          |                                                                       VexRiscv_1 |       1159 |       1111 |      48 |    0 |  1819 |      0 |      0 |            4 |
|       IBusCachedPlugin_cache                                                           |                                                                 InstructionCache |        720 |        720 |       0 |    0 |   115 |      2 |      2 |            0 |
|       dataCache_2                                                                      |                                                                        DataCache |       1214 |       1212 |       2 |    0 |   288 |      2 |      4 |            0 |
|         (dataCache_2)                                                                  |                                                                        DataCache |       1052 |       1050 |       2 |    0 |   288 |      0 |      4 |            0 |
|         ways_0_data                                                                    |                                                                       Ram_1w_1rs |         40 |         40 |       0 |    0 |     0 |      1 |      0 |            0 |
|         ways_1_data                                                                    |                                                                     Ram_1w_1rs_4 |        122 |        122 |       0 |    0 |     0 |      1 |      0 |            0 |
|     cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo            |                                                                   StreamFifo_3_0 |         26 |         22 |       4 |    0 |    16 |      0 |      0 |            0 |
|     dBridge_logic                                                                      |                                                                  BmbToLiteDram_1 |       3004 |       2480 |     524 |    0 |   147 |      0 |      0 |            0 |
|       (dBridge_logic)                                                                  |                                                                  BmbToLiteDram_1 |        218 |        218 |       0 |    0 |    40 |      0 |      0 |            0 |
|       cmdContext_fifo                                                                  |                                                                     StreamFifo_2 |         94 |         86 |       8 |    0 |    23 |      0 |      0 |            0 |
|       io_input_upSizer                                                                 |                                                               BmbUpSizerBridge_1 |         65 |         65 |       0 |    0 |    60 |      0 |      0 |            0 |
|       io_output_rdata_fifo                                                             |                                                           StreamFifoLowLatency_2 |       1813 |       1469 |     344 |    0 |    13 |      0 |      0 |            0 |
|       streamFifoLowLatency_4                                                           |                                                         StreamFifoLowLatency_2_3 |        814 |        642 |     172 |    0 |    11 |      0 |      0 |            0 |
|     dBusCoherent_bmb_arbiter                                                           |                                                                     BmbArbiter_1 |        212 |        212 |       0 |    0 |    19 |      0 |      0 |            0 |
|       (dBusCoherent_bmb_arbiter)                                                       |                                                                     BmbArbiter_1 |         13 |         13 |       0 |    0 |    15 |      0 |      0 |            0 |
|       memory_arbiter                                                                   |                                                                  StreamArbiter_3 |        199 |        199 |       0 |    0 |     4 |      0 |      0 |            0 |
|     dBusCoherent_bmb_syncRemover                                                       |                                                                   BmbSyncRemover |        149 |        101 |      48 |    0 |    14 |      0 |      0 |            0 |
|       (dBusCoherent_bmb_syncRemover)                                                   |                                                                   BmbSyncRemover |          2 |          2 |       0 |    0 |     7 |      0 |      0 |            0 |
|       io_output_rsp_fifo                                                               |                                                           StreamFifoLowLatency_1 |        147 |         99 |      48 |    0 |     7 |      0 |      0 |            0 |
|     dBusNonCoherent_bmb_decoder                                                        |                                                             BmbDecoderOutOfOrder |        565 |        425 |     140 |    0 |   418 |      0 |      0 |            0 |
|       (dBusNonCoherent_bmb_decoder)                                                    |                                                             BmbDecoderOutOfOrder |         48 |         48 |       0 |    0 |   268 |      0 |      0 |            0 |
|       portsLogic_0_rspFifo                                                             |                                              StreamFifoMultiChannelSharedSpace_1 |        217 |        165 |      52 |    0 |    56 |      0 |      0 |            0 |
|       portsLogic_1_rspFifo                                                             |                                            StreamFifoMultiChannelSharedSpace_1_1 |        140 |         88 |      52 |    0 |    56 |      0 |      0 |            0 |
|       sourceOrderingFifo                                                               |                                                StreamFifoMultiChannelSharedSpace |        160 |        124 |      36 |    0 |    38 |      0 |      0 |            0 |
|     dBusNonCoherent_bmb_downSizer                                                      |                                                               BmbDownSizerBridge |         80 |         80 |       0 |    0 |    36 |      0 |      0 |            0 |
|     debugBridge_bmb_decoder                                                            |                                                                       BmbDecoder |          9 |          9 |       0 |    0 |     7 |      0 |      0 |            0 |
|     debugBridge_logic_debugger                                                         |                                                                   SystemDebugger |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     debugBridge_logic_jtagBridge                                                       |                                                                  JtagBridgeNoTap |          2 |          2 |       0 |    0 |    38 |      0 |      0 |            0 |
|       (debugBridge_logic_jtagBridge)                                                   |                                                                  JtagBridgeNoTap |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|       flowCCByToggle_1                                                                 |                                                                   FlowCCByToggle |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|         (flowCCByToggle_1)                                                             |                                                                   FlowCCByToggle |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inputArea_target_buffercc                                                      |                                                                         BufferCC |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     iArbiter_bmb_arbiter                                                               |                                                                       BmbArbiter |         17 |         17 |       0 |    0 |     3 |      0 |      0 |            0 |
|       memory_arbiter                                                                   |                                                                    StreamArbiter |         17 |         17 |       0 |    0 |     3 |      0 |      0 |            0 |
|     iArbiter_bmb_decoder                                                               |                                                                     BmbDecoder_1 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |            0 |
|     iArbiter_bmb_downSizer                                                             |                                                             BmbDownSizerBridge_1 |         39 |         39 |       0 |    0 |    34 |      0 |      0 |            0 |
|     iBridge_logic                                                                      |                                                                    BmbToLiteDram |        637 |        285 |     352 |    0 |    76 |      0 |      0 |            0 |
|       (iBridge_logic)                                                                  |                                                                    BmbToLiteDram |         49 |         49 |       0 |    0 |    37 |      0 |      0 |            0 |
|       cmdContext_fifo                                                                  |                                                                       StreamFifo |         66 |         58 |       8 |    0 |    22 |      0 |      0 |            0 |
|       io_input_upSizer                                                                 |                                                                 BmbUpSizerBridge |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       io_output_rdata_fifo                                                             |                                                             StreamFifoLowLatency |        517 |        173 |     344 |    0 |    13 |      0 |      0 |            0 |
|     peripheralBridge_bmb_arbiter                                                       |                                                                     BmbArbiter_2 |         28 |         28 |       0 |    0 |     3 |      0 |      0 |            0 |
|       memory_arbiter                                                                   |                                                                  StreamArbiter_4 |         28 |         28 |       0 |    0 |     3 |      0 |      0 |            0 |
|     peripheralBridge_logic                                                             |                                                                    BmbToWishbone |        664 |        664 |       0 |    0 |   121 |      0 |      0 |            0 |
|     plicWishboneBridge_logic_bridge                                                    |                                                                  WishboneToBmb_2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     smp_exclusiveMonitor_logic                                                         |                                                              BmbExclusiveMonitor |        213 |        213 |       0 |    0 |   188 |      0 |      0 |            0 |
|       (smp_exclusiveMonitor_logic)                                                     |                                                              BmbExclusiveMonitor |        108 |        108 |       0 |    0 |   182 |      0 |      0 |            0 |
|       logic_cmdArbiter                                                                 |                                                                  StreamArbiter_2 |         99 |         99 |       0 |    0 |     3 |      0 |      0 |            0 |
|       logic_exclusiveReadArbiter                                                       |                                                                  StreamArbiter_1 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|     smp_invalidationMonitor_logic                                                      |                                                             BmbInvalidateMonitor |         34 |         30 |       4 |    0 |    18 |      0 |      0 |            0 |
|       (smp_invalidationMonitor_logic)                                                  |                                                             BmbInvalidateMonitor |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|       rspLogic_rspToSyncFiltred_s2mPipe_fifo                                           |                                                                     StreamFifo_1 |         25 |         21 |       4 |    0 |    12 |      0 |      0 |            0 |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


