// Seed: 2673851832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1 :-1] = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15
);
  assign module_3.id_3 = 0;
  assign id_4 = id_6;
endmodule
module module_3 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    output wand id_3,
    output tri0 id_4,
    input wire id_5,
    input uwire id_6
);
  assign id_4 = 1 + 1;
  module_2 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0,
      id_3,
      id_0,
      id_1,
      id_4,
      id_2,
      id_4,
      id_3,
      id_1,
      id_4,
      id_0,
      id_1,
      id_6
  );
endmodule
