# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sha256.srcs/sources_1/new" --include "../../../../sha256.srcs/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../sha256.srcs/sources_1/bd/test/ipshared/4fba" --include "../../../../sha256.srcs/sources_1/bd/test/ipshared/6711/src" \
"../../../../sha256.ip_user_files/bd/test/ip/test_xbar_0/sim/test_xbar_0.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_lmb_bram_0/sim/test_lmb_bram_0.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_clk_wiz_1_0/test_clk_wiz_1_0_clk_wiz.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_clk_wiz_1_0/test_clk_wiz_1_0.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/ffb8/hdl/led_axi_v1_0_LED_IO_AXI.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/ffb8/hdl/led_axi_v1_0.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_led_axi_0_0/sim/test_led_axi_0_0.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/hdl/axi_sha256_v1_0_S00_AXI.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/compressor.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/hasher.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/padder.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/reg_delay.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/rom.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/scheduler.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/src/sha256_update.v" \
"../../../../sha256.ip_user_files/bd/test/ipshared/6711/hdl/axi_sha256_v1_0.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_axi_sha256_0_0/sim/test_axi_sha256_0_0.v" \
"../../../../sha256.srcs/sources_1/new/compressor.v" \
"../../../../sha256.srcs/sources_1/new/ram.v" \
"../../../../sha256.srcs/sources_1/new/scheduler.v" \
"../../../../sha256.srcs/sources_1/new/sha256_core.v" \
"../../../../sha256.srcs/sources_1/new/sha256_update.v" \
"../../../../sha256.srcs/sources_1/new/hasher.v" \
"../../../../sha256.srcs/sources_1/new/rom.v" \
"../../../../sha256.srcs/sources_1/new/reg_delay.v" \
"../../../../sha256.srcs/sources_1/new/padder.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_microblaze_0_xlconcat_0/sim/test_microblaze_0_xlconcat_0.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_xlconstant_0_0/sim/test_xlconstant_0_0.v" \
"../../../../sha256.ip_user_files/bd/test/ip/test_auto_pc_0/sim/test_auto_pc_0.v" \
"../../../../sha256.ip_user_files/bd/test/sim/test.v" \
"../../../../sha256.srcs/sources_1/bd/test/hdl/test_wrapper.v" \
"../../../../sha256.srcs/sim_1/new/ram_tb.v" \
"../../../../sha256.srcs/sim_1/new/scheduler_tb.v" \
"../../../../sha256.srcs/sources_1/new/compressor_tb.v" \
"../../../../sha256.srcs/sim_1/new/sha256_update_tb.v" \
"../../../../sha256.srcs/sim_1/new/padder_tb.v" \
"../../../../sha256.srcs/sim_1/new/sha256_core_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
