<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › asm › processor.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>processor.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_PROCESSOR_H</span>
<span class="cp">#define __ASM_SH_PROCESSOR_H</span>

<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>
<span class="cp">#include &lt;asm/segment.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cm">/*</span>
<span class="cm"> *  CPU type and hardware bug flags. Kept separately for each CPU.</span>
<span class="cm"> *</span>
<span class="cm"> *  Each one of these also needs a CONFIG_CPU_SUBTYPE_xxx entry</span>
<span class="cm"> *  in arch/sh/mm/Kconfig, as well as an entry in arch/sh/kernel/setup.c</span>
<span class="cm"> *  for parsing the subtype in get_cpu_subtype().</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">cpu_type</span> <span class="p">{</span>
	<span class="cm">/* SH-2 types */</span>
	<span class="n">CPU_SH7619</span><span class="p">,</span>

	<span class="cm">/* SH-2A types */</span>
	<span class="n">CPU_SH7201</span><span class="p">,</span> <span class="n">CPU_SH7203</span><span class="p">,</span> <span class="n">CPU_SH7206</span><span class="p">,</span> <span class="n">CPU_SH7263</span><span class="p">,</span> <span class="n">CPU_SH7264</span><span class="p">,</span> <span class="n">CPU_SH7269</span><span class="p">,</span>
	<span class="n">CPU_MXG</span><span class="p">,</span>

	<span class="cm">/* SH-3 types */</span>
	<span class="n">CPU_SH7705</span><span class="p">,</span> <span class="n">CPU_SH7706</span><span class="p">,</span> <span class="n">CPU_SH7707</span><span class="p">,</span>
	<span class="n">CPU_SH7708</span><span class="p">,</span> <span class="n">CPU_SH7708S</span><span class="p">,</span> <span class="n">CPU_SH7708R</span><span class="p">,</span>
	<span class="n">CPU_SH7709</span><span class="p">,</span> <span class="n">CPU_SH7709A</span><span class="p">,</span> <span class="n">CPU_SH7710</span><span class="p">,</span> <span class="n">CPU_SH7712</span><span class="p">,</span>
	<span class="n">CPU_SH7720</span><span class="p">,</span> <span class="n">CPU_SH7721</span><span class="p">,</span> <span class="n">CPU_SH7729</span><span class="p">,</span>

	<span class="cm">/* SH-4 types */</span>
	<span class="n">CPU_SH7750</span><span class="p">,</span> <span class="n">CPU_SH7750S</span><span class="p">,</span> <span class="n">CPU_SH7750R</span><span class="p">,</span> <span class="n">CPU_SH7751</span><span class="p">,</span> <span class="n">CPU_SH7751R</span><span class="p">,</span>
	<span class="n">CPU_SH7760</span><span class="p">,</span> <span class="n">CPU_SH4_202</span><span class="p">,</span> <span class="n">CPU_SH4_501</span><span class="p">,</span>

	<span class="cm">/* SH-4A types */</span>
	<span class="n">CPU_SH7763</span><span class="p">,</span> <span class="n">CPU_SH7770</span><span class="p">,</span> <span class="n">CPU_SH7780</span><span class="p">,</span> <span class="n">CPU_SH7781</span><span class="p">,</span> <span class="n">CPU_SH7785</span><span class="p">,</span> <span class="n">CPU_SH7786</span><span class="p">,</span>
	<span class="n">CPU_SH7723</span><span class="p">,</span> <span class="n">CPU_SH7724</span><span class="p">,</span> <span class="n">CPU_SH7757</span><span class="p">,</span> <span class="n">CPU_SH7734</span><span class="p">,</span> <span class="n">CPU_SHX3</span><span class="p">,</span>

	<span class="cm">/* SH4AL-DSP types */</span>
	<span class="n">CPU_SH7343</span><span class="p">,</span> <span class="n">CPU_SH7722</span><span class="p">,</span> <span class="n">CPU_SH7366</span><span class="p">,</span> <span class="n">CPU_SH7372</span><span class="p">,</span>

	<span class="cm">/* SH-5 types */</span>
        <span class="n">CPU_SH5_101</span><span class="p">,</span> <span class="n">CPU_SH5_103</span><span class="p">,</span>

	<span class="cm">/* Unknown subtype */</span>
	<span class="n">CPU_SH_NONE</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">cpu_family</span> <span class="p">{</span>
	<span class="n">CPU_FAMILY_SH2</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_SH2A</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_SH3</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_SH4</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_SH4A</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_SH4AL_DSP</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_SH5</span><span class="p">,</span>
	<span class="n">CPU_FAMILY_UNKNOWN</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TLB information structure</span>
<span class="cm"> *</span>
<span class="cm"> * Defined for both I and D tlb, per-processor.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tlb_info</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">next</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">first</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">last</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entries</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">step</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sh_cpuinfo</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">,</span> <span class="n">family</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cut_major</span><span class="p">,</span> <span class="n">cut_minor</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">loops_per_jiffy</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">asid_cache</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cache_info</span> <span class="n">icache</span><span class="p">;</span>	<span class="cm">/* Primary I-cache */</span>
	<span class="k">struct</span> <span class="n">cache_info</span> <span class="n">dcache</span><span class="p">;</span>	<span class="cm">/* Primary D-cache */</span>
	<span class="k">struct</span> <span class="n">cache_info</span> <span class="n">scache</span><span class="p">;</span>	<span class="cm">/* Secondary cache */</span>

	<span class="cm">/* TLB info */</span>
	<span class="k">struct</span> <span class="n">tlb_info</span> <span class="n">itlb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tlb_info</span> <span class="n">dtlb</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">phys_bits</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="n">L1_CACHE_BYTES</span><span class="p">)));</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh_cpuinfo</span> <span class="n">cpu_data</span><span class="p">[];</span>
<span class="cp">#define boot_cpu_data cpu_data[0]</span>
<span class="cp">#define current_cpu_data cpu_data[smp_processor_id()]</span>
<span class="cp">#define raw_current_cpu_data cpu_data[raw_smp_processor_id()]</span>

<span class="cp">#define cpu_sleep()	__asm__ __volatile__ (&quot;sleep&quot; : : : &quot;memory&quot;)</span>
<span class="cp">#define cpu_relax()	barrier()</span>

<span class="kt">void</span> <span class="n">default_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">stop_this_cpu</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* Forward decl */</span>
<span class="k">struct</span> <span class="n">seq_operations</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">task_struct</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">fake_swapper_regs</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">cpu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cpu_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* arch/sh/kernel/process.c */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xstate_size</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">free_thread_xstate</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">kmem_cache</span> <span class="o">*</span><span class="n">task_xstate_cachep</span><span class="p">;</span>

<span class="cm">/* arch/sh/mm/alignment.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">get_unalign_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">set_unalign_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">);</span>

<span class="cp">#define GET_UNALIGN_CTL(tsk, addr)	get_unalign_ctl((tsk), (addr))</span>
<span class="cp">#define SET_UNALIGN_CTL(tsk, val)	set_unalign_ctl((tsk), (val))</span>

<span class="cm">/* arch/sh/mm/init.c */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mem_init_done</span><span class="p">;</span>

<span class="cm">/* arch/sh/kernel/setup.c */</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">get_cpu_subtype</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_cpuinfo</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">seq_operations</span> <span class="n">cpuinfo_op</span><span class="p">;</span>

<span class="cm">/* thread_struct flags */</span>
<span class="cp">#define SH_THREAD_UAC_NOPRINT	(1 &lt;&lt; 0)</span>
<span class="cp">#define SH_THREAD_UAC_SIGBUS	(1 &lt;&lt; 1)</span>
<span class="cp">#define SH_THREAD_UAC_MASK	(SH_THREAD_UAC_NOPRINT | SH_THREAD_UAC_SIGBUS)</span>

<span class="cm">/* processor boot mode configuration */</span>
<span class="cp">#define MODE_PIN0 (1 &lt;&lt; 0)</span>
<span class="cp">#define MODE_PIN1 (1 &lt;&lt; 1)</span>
<span class="cp">#define MODE_PIN2 (1 &lt;&lt; 2)</span>
<span class="cp">#define MODE_PIN3 (1 &lt;&lt; 3)</span>
<span class="cp">#define MODE_PIN4 (1 &lt;&lt; 4)</span>
<span class="cp">#define MODE_PIN5 (1 &lt;&lt; 5)</span>
<span class="cp">#define MODE_PIN6 (1 &lt;&lt; 6)</span>
<span class="cp">#define MODE_PIN7 (1 &lt;&lt; 7)</span>
<span class="cp">#define MODE_PIN8 (1 &lt;&lt; 8)</span>
<span class="cp">#define MODE_PIN9 (1 &lt;&lt; 9)</span>
<span class="cp">#define MODE_PIN10 (1 &lt;&lt; 10)</span>
<span class="cp">#define MODE_PIN11 (1 &lt;&lt; 11)</span>
<span class="cp">#define MODE_PIN12 (1 &lt;&lt; 12)</span>
<span class="cp">#define MODE_PIN13 (1 &lt;&lt; 13)</span>
<span class="cp">#define MODE_PIN14 (1 &lt;&lt; 14)</span>
<span class="cp">#define MODE_PIN15 (1 &lt;&lt; 15)</span>

<span class="kt">int</span> <span class="n">generic_mode_pins</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">test_mode_pin</span><span class="p">(</span><span class="kt">int</span> <span class="n">pin</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_VSYSCALL</span>
<span class="kt">int</span> <span class="n">vsyscall_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="cp">#define vsyscall_init() do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * SH-2A has both 16 and 32-bit opcodes, do lame encoding checks.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_CPU_SH2A</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">instruction_size</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">insn</span><span class="p">);</span>
<span class="cp">#elif defined(CONFIG_SUPERH32)</span>
<span class="cp">#define instruction_size(insn)	(2)</span>
<span class="cp">#else</span>
<span class="cp">#define instruction_size(insn)	(4)</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SUPERH32</span>
<span class="cp"># include &quot;processor_32.h&quot;</span>
<span class="cp">#else</span>
<span class="cp"># include &quot;processor_64.h&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SH_PROCESSOR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
