Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Feb 19 17:08:34 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sistema/CU/FSM_onehot_stato_corrente_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sistema/CU/FSM_onehot_stato_corrente_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sistema/CU/FSM_onehot_stato_corrente_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sistema/CU/FSM_onehot_stato_corrente_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sistema/CU/FSM_onehot_stato_corrente_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sistema/CU/FSM_onehot_stato_corrente_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.235        0.000                      0                  219        0.045        0.000                      0                  219        3.750        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.235        0.000                      0                  219        0.045        0.000                      0                  219        3.750        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.854ns (20.952%)  route 3.222ns (79.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  debouncerRead/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  debouncerRead/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.860     6.639    debouncerRead/deb.count_reg_n_0_[15]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.763 f  debouncerRead/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.815     7.579    debouncerRead/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.703 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.668     8.371    debouncerRead/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.150     8.521 r  debouncerRead/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.879     9.400    debouncerRead/deb.count[31]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[25]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.631    14.634    debouncerRead/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.854ns (20.952%)  route 3.222ns (79.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  debouncerRead/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  debouncerRead/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.860     6.639    debouncerRead/deb.count_reg_n_0_[15]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.763 f  debouncerRead/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.815     7.579    debouncerRead/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.703 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.668     8.371    debouncerRead/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.150     8.521 r  debouncerRead/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.879     9.400    debouncerRead/deb.count[31]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[26]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.631    14.634    debouncerRead/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.854ns (20.952%)  route 3.222ns (79.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  debouncerRead/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  debouncerRead/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.860     6.639    debouncerRead/deb.count_reg_n_0_[15]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.763 f  debouncerRead/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.815     7.579    debouncerRead/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.703 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.668     8.371    debouncerRead/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.150     8.521 r  debouncerRead/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.879     9.400    debouncerRead/deb.count[31]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[27]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.631    14.634    debouncerRead/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.854ns (20.952%)  route 3.222ns (79.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  debouncerRead/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  debouncerRead/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.860     6.639    debouncerRead/deb.count_reg_n_0_[15]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.763 f  debouncerRead/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=2, routed)           0.815     7.579    debouncerRead/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.703 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.668     8.371    debouncerRead/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.150     8.521 r  debouncerRead/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.879     9.400    debouncerRead/deb.count[31]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  debouncerRead/deb.count_reg[28]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.631    14.634    debouncerRead/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.822ns (20.083%)  route 3.271ns (79.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.136     6.915    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.039 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.813     7.853    debouncerStart/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.977 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.573     8.549    debouncerStart/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.118     8.667 r  debouncerStart/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.748     9.416    debouncerStart/deb.count[31]_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.023    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[1]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.631    14.656    debouncerStart/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.822ns (20.083%)  route 3.271ns (79.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.136     6.915    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.039 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.813     7.853    debouncerStart/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.977 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.573     8.549    debouncerStart/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.118     8.667 r  debouncerStart/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.748     9.416    debouncerStart/deb.count[31]_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.023    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[2]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.631    14.656    debouncerStart/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.822ns (20.083%)  route 3.271ns (79.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.136     6.915    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.039 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.813     7.853    debouncerStart/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.977 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.573     8.549    debouncerStart/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.118     8.667 r  debouncerStart/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.748     9.416    debouncerStart/deb.count[31]_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.023    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.631    14.656    debouncerStart/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.822ns (20.083%)  route 3.271ns (79.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.136     6.915    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.039 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.813     7.853    debouncerStart/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.977 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.573     8.549    debouncerStart/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.118     8.667 r  debouncerStart/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.748     9.416    debouncerStart/deb.count[31]_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.023    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[4]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.631    14.656    debouncerStart/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.822ns (20.326%)  route 3.222ns (79.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.136     6.915    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.039 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.813     7.853    debouncerStart/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.977 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.573     8.549    debouncerStart/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.118     8.667 r  debouncerStart/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.699     9.367    debouncerStart/deb.count[31]_i_1__0_n_0
    SLICE_X1Y86          FDRE                                         r  debouncerStart/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.023    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  debouncerStart/deb.count_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.631    14.631    debouncerStart/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 debouncerStart/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.822ns (20.326%)  route 3.222ns (79.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  debouncerStart/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncerStart/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.136     6.915    debouncerStart/deb.count_reg_n_0_[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.039 f  debouncerStart/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.813     7.853    debouncerStart/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.977 f  debouncerStart/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.573     8.549    debouncerStart/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.118     8.667 r  debouncerStart/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.699     9.367    debouncerStart/deb.count[31]_i_1__0_n_0
    SLICE_X1Y86          FDRE                                         r  debouncerStart/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.023    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  debouncerStart/deb.count_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.631    14.631    debouncerStart/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/ram_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sistema/COUNT/c_reg[0]/Q
                         net (fo=9, routed)           0.227     1.890    sistema/RAM/ram_reg_0_7_0_0/A0
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/ram_reg_0_7_0_0/WCLK
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.844    sistema/RAM/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/ram_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sistema/COUNT/c_reg[0]/Q
                         net (fo=9, routed)           0.227     1.890    sistema/RAM/ram_reg_0_7_1_1/A0
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/ram_reg_0_7_1_1/WCLK
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.844    sistema/RAM/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/ram_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sistema/COUNT/c_reg[0]/Q
                         net (fo=9, routed)           0.227     1.890    sistema/RAM/ram_reg_0_7_2_2/A0
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/ram_reg_0_7_2_2/WCLK
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.844    sistema/RAM/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/ram_reg_0_7_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sistema/COUNT/c_reg[2]/Q
                         net (fo=9, routed)           0.171     1.820    sistema/RAM/ram_reg_0_7_0_0/A2
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/ram_reg_0_7_0_0/WCLK
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.735    sistema/RAM/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/ram_reg_0_7_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sistema/COUNT/c_reg[2]/Q
                         net (fo=9, routed)           0.171     1.820    sistema/RAM/ram_reg_0_7_1_1/A2
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/ram_reg_0_7_1_1/WCLK
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.735    sistema/RAM/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/ram_reg_0_7_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sistema/COUNT/c_reg[2]/Q
                         net (fo=9, routed)           0.171     1.820    sistema/RAM/ram_reg_0_7_2_2/A2
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/ram_reg_0_7_2_2/WCLK
    SLICE_X2Y88          RAMS32                                       r  sistema/RAM/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.735    sistema/RAM/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debouncerRead/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.520    debouncerRead/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  debouncerRead/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.145     1.806    debouncerRead/count
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  debouncerRead/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    debouncerRead/BTN_state__0[0]
    SLICE_X3Y87          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    debouncerRead/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092     1.612    debouncerRead/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 debouncerRead/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.458%)  route 0.198ns (51.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.520    debouncerRead/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  debouncerRead/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.198     1.859    debouncerRead/count
    SLICE_X5Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  debouncerRead/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    debouncerRead/deb.count[0]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  debouncerRead/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.869     2.034    debouncerRead/clock_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  debouncerRead/deb.count_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091     1.645    debouncerRead/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sistema/COUNT/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/RAM/data_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.226ns (56.933%)  route 0.171ns (43.067%))
  Logic Levels:           1  (RAMS32=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sistema/COUNT/c_reg[2]/Q
                         net (fo=9, routed)           0.171     1.820    sistema/RAM/ram_reg_0_7_0_0/A2
    SLICE_X2Y88          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.098     1.918 r  sistema/RAM/ram_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.000     1.918    sistema/RAM/data_output0[0]
    SLICE_X2Y88          FDRE                                         r  sistema/RAM/data_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/RAM/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sistema/RAM/data_output_reg[0]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.655    sistema/RAM/data_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncerStart/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerStart/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  debouncerStart/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.174     1.860    debouncerStart/start
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  debouncerStart/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    debouncerStart/CLEARED_BTN_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     1.641    debouncerStart/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     debouncerRead/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y86     debouncerRead/deb.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     debouncerRead/deb.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     debouncerRead/deb.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     debouncerRead/deb.count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y88     debouncerRead/deb.count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y88     debouncerRead/deb.count_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     sistema/RAM/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     debouncerRead/FSM_sequential_BTN_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sistema/RAM/data_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 4.038ns (60.467%)  route 2.640ns (39.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.722     5.325    sistema/RAM/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sistema/RAM/data_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  sistema/RAM/data_output_reg[0]/Q
                         net (fo=1, routed)           2.640     8.483    ledResult_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.003 r  ledResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.003    ledResult[0]
    H17                                                               r  ledResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/RAM/data_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.071ns (61.941%)  route 2.501ns (38.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.722     5.325    sistema/RAM/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sistema/RAM/data_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  sistema/RAM/data_output_reg[2]/Q
                         net (fo=1, routed)           2.501     8.344    ledResult_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.896 r  ledResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.896    ledResult[2]
    J13                                                               r  ledResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/RAM/data_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.160ns  (logic 4.053ns (65.799%)  route 2.107ns (34.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.722     5.325    sistema/RAM/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sistema/RAM/data_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  sistema/RAM/data_output_reg[1]/Q
                         net (fo=1, routed)           2.107     7.949    ledResult_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.485 r  ledResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.485    ledResult[1]
    K15                                                               r  ledResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledFinished
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.078ns  (logic 4.035ns (66.391%)  route 2.043ns (33.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    sistema/CU/clock_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  sistema/CU/FSM_onehot_stato_corrente_reg[6]/Q
                         net (fo=1, routed)           2.043     7.884    ledFinished_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    11.401 r  ledFinished_OBUF_inst/O
                         net (fo=0)                   0.000    11.401    ledFinished
    N15                                                               r  ledFinished (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/RAM/data_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 4.007ns (70.531%)  route 1.674ns (29.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.720     5.323    sistema/RAM/clock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  sistema/RAM/data_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sistema/RAM/data_output_reg[3]/Q
                         net (fo=1, routed)           1.674     7.453    ledResult_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.003 r  ledResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.003    ledResult[3]
    N14                                                               r  ledResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.199ns  (logic 1.072ns (33.514%)  route 2.127ns (66.486%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721     5.324    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  sistema/CU/FSM_onehot_stato_corrente_reg[5]/Q
                         net (fo=6, routed)           0.989     6.732    sistema/COUNT/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.327     7.059 r  sistema/COUNT/FSM_onehot_stato_prossimo_reg[1]_i_2/O
                         net (fo=1, routed)           0.577     7.636    sistema/CU/FSM_onehot_stato_corrente_reg[1]_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.326     7.962 r  sistema/CU/FSM_onehot_stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.561     8.522    sistema/CU/FSM_onehot_stato_prossimo_reg[1]_i_1_n_0
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/COUNT/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.522ns  (logic 0.610ns (24.191%)  route 1.912ns (75.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.722     5.325    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  sistema/COUNT/c_reg[1]/Q
                         net (fo=9, routed)           1.310     7.091    sistema/COUNT/addr[1]
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.154     7.245 r  sistema/COUNT/FSM_onehot_stato_prossimo_reg[6]_i_1/O
                         net (fo=1, routed)           0.601     7.846    sistema/CU/D[0]
    SLICE_X2Y87          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerRead/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.550ns  (logic 0.580ns (37.415%)  route 0.970ns (62.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  debouncerRead/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.970     6.750    sistema/CU/enableRead
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.874 r  sistema/CU/FSM_onehot_stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.874    sistema/CU/FSM_onehot_stato_prossimo_reg[2]_i_1_n_0
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.475ns  (logic 0.608ns (41.234%)  route 0.867ns (58.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.326    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y90          FDSE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  sistema/CU/FSM_onehot_stato_corrente_reg[0]/Q
                         net (fo=3, routed)           0.867     6.648    sistema/CU/FSM_onehot_stato_corrente_reg_n_0_[0]
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.152     6.800 r  sistema/CU/FSM_onehot_stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.800    sistema/CU/FSM_onehot_stato_prossimo_reg[0]_i_1_n_0
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.950ns  (logic 0.456ns (47.999%)  route 0.494ns (52.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.722     5.325    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  sistema/CU/FSM_onehot_stato_corrente_reg[2]/Q
                         net (fo=2, routed)           0.494     6.275    sistema/CU/CU_read_ROM
    SLICE_X2Y87          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.977%)  route 0.139ns (52.023%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sistema/CU/FSM_onehot_stato_corrente_reg[4]/Q
                         net (fo=7, routed)           0.139     1.788    sistema/CU/Q[0]
    SLICE_X2Y87          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sistema/CU/FSM_onehot_stato_corrente_reg[3]/Q
                         net (fo=3, routed)           0.133     1.796    sistema/CU/CU_write_MEM
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerStart/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  debouncerStart/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.093     1.779    sistema/CU/start
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.048     1.827 r  sistema/CU/FSM_onehot_stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    sistema/CU/FSM_onehot_stato_prossimo_reg[0]_i_1_n_0
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.787%)  route 0.181ns (56.213%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sistema/CU/FSM_onehot_stato_corrente_reg[2]/Q
                         net (fo=2, routed)           0.181     1.843    sistema/CU/CU_read_ROM
    SLICE_X2Y87          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.933%)  route 0.202ns (52.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.522    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sistema/CU/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=3, routed)           0.202     1.865    sistema/CU/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.910 r  sistema/CU/FSM_onehot_stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    sistema/CU/FSM_onehot_stato_prossimo_reg[2]_i_1_n_0
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncerStart/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.209ns (42.739%)  route 0.280ns (57.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debouncerStart/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  debouncerStart/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.093     1.779    sistema/CU/start
    SLICE_X3Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  sistema/CU/FSM_onehot_stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.187     2.010    sistema/CU/FSM_onehot_stato_prossimo_reg[1]_i_1_n_0
    SLICE_X3Y89          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/COUNT/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/CU/FSM_onehot_stato_prossimo_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.232ns (41.869%)  route 0.322ns (58.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/COUNT/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/COUNT/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sistema/COUNT/c_reg[2]/Q
                         net (fo=9, routed)           0.116     1.765    sistema/COUNT/addr[2]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.104     1.869 r  sistema/COUNT/FSM_onehot_stato_prossimo_reg[6]_i_1/O
                         net (fo=1, routed)           0.206     2.075    sistema/CU/D[0]
    SLICE_X2Y87          LDCE                                         r  sistema/CU/FSM_onehot_stato_prossimo_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/RAM/data_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.392ns (80.373%)  route 0.340ns (19.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.600     1.519    sistema/RAM/clock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  sistema/RAM/data_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sistema/RAM/data_output_reg[3]/Q
                         net (fo=1, routed)           0.340     2.000    ledResult_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.252 r  ledResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.252    ledResult[3]
    N14                                                               r  ledResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_corrente_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledFinished
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.382ns (73.995%)  route 0.486ns (26.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.600     1.519    sistema/CU/clock_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  sistema/CU/FSM_onehot_stato_corrente_reg[6]/Q
                         net (fo=1, routed)           0.486     2.169    ledFinished_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.388 r  ledFinished_OBUF_inst/O
                         net (fo=0)                   0.000     3.388    ledFinished
    N15                                                               r  ledFinished (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/RAM/data_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.400ns (72.813%)  route 0.523ns (27.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    sistema/RAM/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sistema/RAM/data_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  sistema/RAM/data_output_reg[1]/Q
                         net (fo=1, routed)           0.523     2.208    ledResult_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.444 r  ledResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.444    ledResult[1]
    K15                                                               r  ledResult[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.610ns (37.003%)  route 2.741ns (62.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.127     4.350    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y92          FDRE                                         r  debouncerStart/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  debouncerStart/deb.count_reg[29]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.610ns (37.003%)  route 2.741ns (62.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.127     4.350    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y92          FDRE                                         r  debouncerStart/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  debouncerStart/deb.count_reg[30]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.610ns (37.003%)  route 2.741ns (62.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          1.127     4.350    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y92          FDRE                                         r  debouncerStart/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  debouncerStart/deb.count_reg[31]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.610ns (38.241%)  route 2.600ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.986     4.210    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[25]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.610ns (38.241%)  route 2.600ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.986     4.210    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[26]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.610ns (38.241%)  route 2.600ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.986     4.210    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[27]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.610ns (38.241%)  route 2.600ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.986     4.210    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604     5.027    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  debouncerStart/deb.count_reg[28]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.610ns (39.662%)  route 2.449ns (60.338%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.836     4.059    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y90          FDRE                                         r  debouncerStart/deb.count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.026    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  debouncerStart/deb.count_reg[21]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.610ns (39.662%)  route 2.449ns (60.338%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.836     4.059    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y90          FDRE                                         r  debouncerStart/deb.count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.026    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  debouncerStart/deb.count_reg[22]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/deb.count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.610ns (39.662%)  route 2.449ns (60.338%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=22, routed)          1.613     3.099    debouncerStart/btnReset_IBUF
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  debouncerStart/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.836     4.059    debouncerStart/deb.count[31]_i_2__0_n_0
    SLICE_X1Y90          FDRE                                         r  debouncerStart/deb.count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.026    debouncerStart/clock_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  debouncerStart/deb.count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sistema/CU/FSM_onehot_stato_prossimo_reg[2]/Q
                         net (fo=1, routed)           0.110     0.268    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[2]
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[4]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sistema/CU/FSM_onehot_stato_prossimo_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[4]
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[4]/C

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[0]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sistema/CU/FSM_onehot_stato_prossimo_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[0]
    SLICE_X3Y90          FDSE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y90          FDSE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[1]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sistema/CU/FSM_onehot_stato_prossimo_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[1]
    SLICE_X3Y90          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[5]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sistema/CU/FSM_onehot_stato_prossimo_reg[5]/Q
                         net (fo=1, routed)           0.116     0.294    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[5]
    SLICE_X3Y87          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[5]/C

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.314%)  route 0.169ns (48.686%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[6]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sistema/CU/FSM_onehot_stato_prossimo_reg[6]/Q
                         net (fo=1, routed)           0.169     0.347    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[6]
    SLICE_X2Y86          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    sistema/CU/clock_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[6]/C

Slack:                    inf
  Source:                 sistema/CU/FSM_onehot_stato_prossimo_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.178ns (51.042%)  route 0.171ns (48.958%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  sistema/CU/FSM_onehot_stato_prossimo_reg[3]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sistema/CU/FSM_onehot_stato_prossimo_reg[3]/Q
                         net (fo=1, routed)           0.171     0.349    sistema/CU/FSM_onehot_stato_prossimo_reg_n_0_[3]
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.254ns (37.350%)  route 0.425ns (62.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=22, routed)          0.425     0.679    debouncerStart/btnReset_IBUF
    SLICE_X2Y90          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerStart/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.254ns (37.350%)  route 0.425ns (62.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=22, routed)          0.425     0.679    debouncerStart/btnReset_IBUF
    SLICE_X2Y90          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    debouncerStart/clock_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  debouncerStart/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            sistema/CU/FSM_onehot_stato_corrente_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.254ns (37.350%)  route 0.425ns (62.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=22, routed)          0.425     0.679    sistema/CU/btnReset_IBUF
    SLICE_X3Y90          FDSE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    sistema/CU/clock_IBUF_BUFG
    SLICE_X3Y90          FDSE                                         r  sistema/CU/FSM_onehot_stato_corrente_reg[0]/C





