# PIN MAP for core < ddr3_b_p0 >
#
# Generated by ddr3_b_p0_pin_assignments.tcl
#
# This file is for reference only and is not used by Quartus II
#

INSTANCE: DDR3_A_B|DDR3B|ddr3_b_inst
DQS: {DDR3B_DQS[0]} {DDR3B_DQS[1]} {DDR3B_DQS[2]} {DDR3B_DQS[3]} {DDR3B_DQS[4]} {DDR3B_DQS[5]} {DDR3B_DQS[6]} {DDR3B_DQS[7]}
DQSn: {DDR3B_DQS_n[0]} {DDR3B_DQS_n[1]} {DDR3B_DQS_n[2]} {DDR3B_DQS_n[3]} {DDR3B_DQS_n[4]} {DDR3B_DQS_n[5]} {DDR3B_DQS_n[6]} {DDR3B_DQS_n[7]}
DQ: {{DDR3B_DQ[0]} {DDR3B_DQ[1]} {DDR3B_DQ[2]} {DDR3B_DQ[3]} {DDR3B_DQ[4]} {DDR3B_DQ[5]} {DDR3B_DQ[6]} {DDR3B_DQ[7]}} {{DDR3B_DQ[8]} {DDR3B_DQ[9]} {DDR3B_DQ[10]} {DDR3B_DQ[11]} {DDR3B_DQ[12]} {DDR3B_DQ[13]} {DDR3B_DQ[14]} {DDR3B_DQ[15]}} {{DDR3B_DQ[16]} {DDR3B_DQ[17]} {DDR3B_DQ[18]} {DDR3B_DQ[19]} {DDR3B_DQ[20]} {DDR3B_DQ[21]} {DDR3B_DQ[22]} {DDR3B_DQ[23]}} {{DDR3B_DQ[24]} {DDR3B_DQ[25]} {DDR3B_DQ[26]} {DDR3B_DQ[27]} {DDR3B_DQ[28]} {DDR3B_DQ[29]} {DDR3B_DQ[30]} {DDR3B_DQ[31]}} {{DDR3B_DQ[32]} {DDR3B_DQ[33]} {DDR3B_DQ[34]} {DDR3B_DQ[35]} {DDR3B_DQ[36]} {DDR3B_DQ[37]} {DDR3B_DQ[38]} {DDR3B_DQ[39]}} {{DDR3B_DQ[40]} {DDR3B_DQ[41]} {DDR3B_DQ[42]} {DDR3B_DQ[43]} {DDR3B_DQ[44]} {DDR3B_DQ[45]} {DDR3B_DQ[46]} {DDR3B_DQ[47]}} {{DDR3B_DQ[48]} {DDR3B_DQ[49]} {DDR3B_DQ[50]} {DDR3B_DQ[51]} {DDR3B_DQ[52]} {DDR3B_DQ[53]} {DDR3B_DQ[54]} {DDR3B_DQ[55]}} {{DDR3B_DQ[56]} {DDR3B_DQ[57]} {DDR3B_DQ[58]} {DDR3B_DQ[59]} {DDR3B_DQ[60]} {DDR3B_DQ[61]} {DDR3B_DQ[62]} {DDR3B_DQ[63]}}
DM {DDR3B_DM[0]} {DDR3B_DM[1]} {DDR3B_DM[2]} {DDR3B_DM[3]} {DDR3B_DM[4]} {DDR3B_DM[5]} {DDR3B_DM[6]} {DDR3B_DM[7]}
CK: {DDR3B_CK[0]}
CKn: {DDR3B_CK_n[0]}
ADD: {DDR3B_A[0]} {DDR3B_A[10]} {DDR3B_A[11]} {DDR3B_A[12]} {DDR3B_A[13]} {DDR3B_A[14]} {DDR3B_A[1]} {DDR3B_A[2]} {DDR3B_A[3]} {DDR3B_A[4]} {DDR3B_A[5]} {DDR3B_A[6]} {DDR3B_A[7]} {DDR3B_A[8]} {DDR3B_A[9]}
CMD: {DDR3B_CS_n[0]} DDR3B_WE_n DDR3B_RAS_n DDR3B_CAS_n {DDR3B_CKE[0]} {DDR3B_ODT[0]}
RESET: DDR3B_RESET_n
BA: {DDR3B_BA[0]} {DDR3B_BA[1]} {DDR3B_BA[2]}
REF CLK: OSC_50_B7A
PLL AFI: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk
PLL CK: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
PLL DQ WRITE: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll2~PLL_OUTPUT_COUNTER|divclk
PLL WRITE: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
PLL AC: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
PLL AVL: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk
PLL CONFIG: DDR3_A_B|DDR3B|ddr3_b_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk
DQS_IN_CLOCK DQS_PIN (0): DDR3B_DQS[0]
DQS_IN_CLOCK DQS_SHIFTED_PIN (0): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (0): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_0
DQS_IN_CLOCK DIV_PIN (0): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[0]
DQS_IN_CLOCK DQS_PIN (1): DDR3B_DQS[1]
DQS_IN_CLOCK DQS_SHIFTED_PIN (1): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (1): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_1
DQS_IN_CLOCK DIV_PIN (1): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[1]
DQS_IN_CLOCK DQS_PIN (2): DDR3B_DQS[2]
DQS_IN_CLOCK DQS_SHIFTED_PIN (2): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (2): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_2
DQS_IN_CLOCK DIV_PIN (2): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[2]
DQS_IN_CLOCK DQS_PIN (3): DDR3B_DQS[3]
DQS_IN_CLOCK DQS_SHIFTED_PIN (3): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (3): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_3
DQS_IN_CLOCK DIV_PIN (3): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[3]
DQS_IN_CLOCK DQS_PIN (4): DDR3B_DQS[4]
DQS_IN_CLOCK DQS_SHIFTED_PIN (4): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (4): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_4
DQS_IN_CLOCK DIV_PIN (4): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[4]
DQS_IN_CLOCK DQS_PIN (5): DDR3B_DQS[5]
DQS_IN_CLOCK DQS_SHIFTED_PIN (5): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (5): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_5
DQS_IN_CLOCK DIV_PIN (5): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[5]
DQS_IN_CLOCK DQS_PIN (6): DDR3B_DQS[6]
DQS_IN_CLOCK DQS_SHIFTED_PIN (6): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (6): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_6
DQS_IN_CLOCK DIV_PIN (6): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[6]
DQS_IN_CLOCK DQS_PIN (7): DDR3B_DQS[7]
DQS_IN_CLOCK DQS_SHIFTED_PIN (7): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (7): DDR3_A_B|DDR3B|ddr3_b_inst|div_clock_7
DQS_IN_CLOCK DIV_PIN (7): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[7]
DQS_OUT_CLOCK SRC (0): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (0): DDR3B_DQS[0]
DQS_OUT_CLOCK DM (0): DDR3B_DM[0]
DQS_OUT_CLOCK SRC (1): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (1): DDR3B_DQS[1]
DQS_OUT_CLOCK DM (1): DDR3B_DM[1]
DQS_OUT_CLOCK SRC (2): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (2): DDR3B_DQS[2]
DQS_OUT_CLOCK DM (2): DDR3B_DM[2]
DQS_OUT_CLOCK SRC (3): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (3): DDR3B_DQS[3]
DQS_OUT_CLOCK DM (3): DDR3B_DM[3]
DQS_OUT_CLOCK SRC (4): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (4): DDR3B_DQS[4]
DQS_OUT_CLOCK DM (4): DDR3B_DM[4]
DQS_OUT_CLOCK SRC (5): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (5): DDR3B_DQS[5]
DQS_OUT_CLOCK DM (5): DDR3B_DM[5]
DQS_OUT_CLOCK SRC (6): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (6): DDR3B_DQS[6]
DQS_OUT_CLOCK DM (6): DDR3B_DM[6]
DQS_OUT_CLOCK SRC (7): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (7): DDR3B_DQS[7]
DQS_OUT_CLOCK DM (7): DDR3B_DM[7]
DQSN_OUT_CLOCK SRC (0): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (0): DDR3B_DQS_n[0]
DQSN_OUT_CLOCK DM (0): DDR3B_DM[0]
DQSN_OUT_CLOCK SRC (1): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (1): DDR3B_DQS_n[1]
DQSN_OUT_CLOCK DM (1): DDR3B_DM[1]
DQSN_OUT_CLOCK SRC (2): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (2): DDR3B_DQS_n[2]
DQSN_OUT_CLOCK DM (2): DDR3B_DM[2]
DQSN_OUT_CLOCK SRC (3): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (3): DDR3B_DQS_n[3]
DQSN_OUT_CLOCK DM (3): DDR3B_DM[3]
DQSN_OUT_CLOCK SRC (4): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (4): DDR3B_DQS_n[4]
DQSN_OUT_CLOCK DM (4): DDR3B_DM[4]
DQSN_OUT_CLOCK SRC (5): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (5): DDR3B_DQS_n[5]
DQSN_OUT_CLOCK DM (5): DDR3B_DM[5]
DQSN_OUT_CLOCK SRC (6): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (6): DDR3B_DQS_n[6]
DQSN_OUT_CLOCK DM (6): DDR3B_DM[6]
DQSN_OUT_CLOCK SRC (7): DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (7): DDR3B_DQS_n[7]
DQSN_OUT_CLOCK DM (7): DDR3B_DM[7]
LEVELING PINS: DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment_*|clk DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk
DQ XPHASE CPS PINS: DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dq_shift_select*|clkout
DQS XPHASE CPS PINS: DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout DDR3_A_B|DDR3B|ddr3_b_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shift_select*|clkout
READ CAPTURE DDIO: {*:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*}
AFI RESET REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:ureset|*:ureset_afi_clk|reset_reg[3]
SEQ  RESET REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:s0|*
SYNCHRONIZERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uread_datapath|read_buffering[*].seq_read_fifo_reset_sync
SYNCHRONIZATION FIFO WRITE ADDRESS REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|*WRITE_ADDRESS_DFF*
SYNCHRONIZATION FIFO WRITE REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|*INPUT_DFF*
SYNCHRONIZATION FIFO READ REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|dataout[*]
VALID PREDICTION FIFO WRITE REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uread_datapath|*:read_valid_predict[*].uread_valid_fifo|data_stored[*][*]
VALID PREDICTION FIFO READ REGISTERS: *:DDR3_A_B|*:DDR3B|*:ddr3_b_inst|*:p0|*:umemphy|*:uread_datapath|*:read_valid_predict[*].uread_valid_fifo|rd_data[*]

#
# END OF INSTANCE: DDR3_A_B|DDR3B|ddr3_b_inst

