ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"UART_RS485_IntClock.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UART_RS485_IntClock_Start,"ax",%progbits
  20              		.align	2
  21              		.global	UART_RS485_IntClock_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	UART_RS485_IntClock_Start, %function
  25              	UART_RS485_IntClock_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\UART_RS485_IntClock.c"
   1:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * File Name: UART_RS485_IntClock.c
   3:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Version 2.20
   4:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
   5:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Description:
   6:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
   8:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Note:
   9:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  10:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  17:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #include "UART_RS485_IntClock.h"
  19:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  20:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  27:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  29:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  30:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 2


  31:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_Start
  32:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
  33:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  34:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
  35:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  38:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
  39:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
  40:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  41:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
  42:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
  43:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  44:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_Start(void) 
  46:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  47:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     UART_RS485_IntClock_CLKEN |= UART_RS485_IntClock_CLKEN_MASK;
  33              		.loc 1 48 0
  34 0000 0549     		ldr	r1, .L2
  49:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 	UART_RS485_IntClock_CLKSTBY |= UART_RS485_IntClock_CLKSTBY_MASK;
  35              		.loc 1 49 0
  36 0002 064A     		ldr	r2, .L2+4
  48:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 	UART_RS485_IntClock_CLKSTBY |= UART_RS485_IntClock_CLKSTBY_MASK;
  37              		.loc 1 48 0
  38 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  39 0006 43F00103 		orr	r3, r3, #1
  40 000a 0B70     		strb	r3, [r1]
  41              		.loc 1 49 0
  42 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  43 000e 43F00103 		orr	r3, r3, #1
  44 0012 1370     		strb	r3, [r2]
  45 0014 7047     		bx	lr
  46              	.L3:
  47 0016 00BF     		.align	2
  48              	.L2:
  49 0018 A2430040 		.word	1073759138
  50 001c B2430040 		.word	1073759154
  51              		.cfi_endproc
  52              	.LFE0:
  53              		.size	UART_RS485_IntClock_Start, .-UART_RS485_IntClock_Start
  54              		.section	.text.UART_RS485_IntClock_Stop,"ax",%progbits
  55              		.align	2
  56              		.global	UART_RS485_IntClock_Stop
  57              		.thumb
  58              		.thumb_func
  59              		.type	UART_RS485_IntClock_Stop, %function
  60              	UART_RS485_IntClock_Stop:
  61              	.LFB1:
  50:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
  51:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  52:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 3


  53:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_Stop
  55:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
  56:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  57:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
  58:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  64:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
  65:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
  66:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  67:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
  68:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
  69:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  70:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_Stop(void) 
  72:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
  62              		.loc 1 72 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  73:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     UART_RS485_IntClock_CLKEN &= (uint8)(~UART_RS485_IntClock_CLKEN_MASK);
  67              		.loc 1 74 0
  68 0000 0549     		ldr	r1, .L5
  75:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 	UART_RS485_IntClock_CLKSTBY &= (uint8)(~UART_RS485_IntClock_CLKSTBY_MASK);
  69              		.loc 1 75 0
  70 0002 064A     		ldr	r2, .L5+4
  74:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 	UART_RS485_IntClock_CLKSTBY &= (uint8)(~UART_RS485_IntClock_CLKSTBY_MASK);
  71              		.loc 1 74 0
  72 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  73 0006 03F0FE03 		and	r3, r3, #254
  74 000a 0B70     		strb	r3, [r1]
  75              		.loc 1 75 0
  76 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  77 000e 03F0FE03 		and	r3, r3, #254
  78 0012 1370     		strb	r3, [r2]
  79 0014 7047     		bx	lr
  80              	.L6:
  81 0016 00BF     		.align	2
  82              	.L5:
  83 0018 A2430040 		.word	1073759138
  84 001c B2430040 		.word	1073759154
  85              		.cfi_endproc
  86              	.LFE1:
  87              		.size	UART_RS485_IntClock_Stop, .-UART_RS485_IntClock_Stop
  88              		.section	.text.UART_RS485_IntClock_StopBlock,"ax",%progbits
  89              		.align	2
  90              		.global	UART_RS485_IntClock_StopBlock
  91              		.thumb
  92              		.thumb_func
  93              		.type	UART_RS485_IntClock_StopBlock, %function
  94              	UART_RS485_IntClock_StopBlock:
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 4


  95              	.LFB2:
  76:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
  77:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  78:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  79:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  81:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
  82:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_StopBlock
  84:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
  85:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  86:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
  87:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  93:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
  94:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
  95:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  96:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
  97:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
  98:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
  99:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_StopBlock(void) 
 101:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
  96              		.loc 1 101 0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 102:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     if ((UART_RS485_IntClock_CLKEN & UART_RS485_IntClock_CLKEN_MASK) != 0u)
 101              		.loc 1 102 0
 102 0000 164B     		ldr	r3, .L18
 103 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 104 0004 DB07     		lsls	r3, r3, #31
 105 0006 28D5     		bpl	.L16
 106              	.LBB10:
 103:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 104:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 107:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_LD = 0u;
 107              		.loc 1 107 0
 108 0008 154B     		ldr	r3, .L18+4
 109              	.LBE10:
 101:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     if ((UART_RS485_IntClock_CLKEN & UART_RS485_IntClock_CLKEN_MASK) != 0u)
 110              		.loc 1 101 0
 111 000a 70B4     		push	{r4, r5, r6}
 112              		.cfi_def_cfa_offset 12
 113              		.cfi_offset 4, -12
 114              		.cfi_offset 5, -8
 115              		.cfi_offset 6, -4
 116              	.LBB11:
 108:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 109:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Clear all the mask bits except ours. */
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 5


 110:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if defined(UART_RS485_IntClock__CFG3)
 111:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_AMASK = UART_RS485_IntClock_CLKEN_MASK;
 112:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #else
 114:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_DMASK = UART_RS485_IntClock_CLKEN_MASK;
 115:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 116:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* UART_RS485_IntClock__CFG3 */
 117:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 118:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 120:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 121:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         oldDivider = CY_GET_REG16(UART_RS485_IntClock_DIV_PTR);
 122:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 123:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 124:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 125:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 117              		.loc 1 126 0
 118 000c 1946     		mov	r1, r3
 115:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* UART_RS485_IntClock__CFG3 */
 119              		.loc 1 115 0
 120 000e 154C     		ldr	r4, .L18+8
 114:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 121              		.loc 1 114 0
 122 0010 154D     		ldr	r5, .L18+12
 107:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 123              		.loc 1 107 0
 124 0012 0022     		movs	r2, #0
 119:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 125              		.loc 1 119 0
 126 0014 1548     		ldr	r0, .L18+16
 114:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 127              		.loc 1 114 0
 128 0016 0126     		movs	r6, #1
 107:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 129              		.loc 1 107 0
 130 0018 1A70     		strb	r2, [r3]
 114:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 131              		.loc 1 114 0
 132 001a 2E70     		strb	r6, [r5]
 115:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* UART_RS485_IntClock__CFG3 */
 133              		.loc 1 115 0
 134 001c 2270     		strb	r2, [r4]
 119:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 135              		.loc 1 119 0
 136 001e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 137 0020 02F07F02 		and	r2, r2, #127
 138 0024 0270     		strb	r2, [r0]
 121:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 139              		.loc 1 121 0
 140 0026 B4F86C00 		ldrh	r0, [r4, #108]
 123:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 141              		.loc 1 123 0
 142 002a 0722     		movs	r2, #7
 121:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 143              		.loc 1 121 0
 144 002c 80B2     		uxth	r0, r0
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 6


 145              	.LVL0:
 122:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 146              		.loc 1 122 0
 147 002e 24F8120C 		strh	r0, [r4, #-18]	@ movhi
 123:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 148              		.loc 1 123 0
 149 0032 1A70     		strb	r2, [r3]
 150              	.L9:
 151              		.loc 1 126 0 discriminator 1
 152 0034 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 153 0036 0A4A     		ldr	r2, .L18+4
 154 0038 13F00103 		ands	r3, r3, #1
 155 003c FAD1     		bne	.L9
 127:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 129:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_CLKEN &= (uint8)(~UART_RS485_IntClock_CLKEN_MASK);
 156              		.loc 1 130 0
 157 003e 074D     		ldr	r5, .L18
 131:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_CLKSTBY &= (uint8)(~UART_RS485_IntClock_CLKSTBY_MASK);
 158              		.loc 1 131 0
 159 0040 0B4C     		ldr	r4, .L18+20
 130:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_CLKSTBY &= (uint8)(~UART_RS485_IntClock_CLKSTBY_MASK);
 160              		.loc 1 130 0
 161 0042 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 132:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 133:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CLK_DIST_LD = 0x00u;
 136:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CY_SET_REG16(UART_RS485_IntClock_DIV_PTR, oldDivider);
 162              		.loc 1 136 0
 163 0044 0B4E     		ldr	r6, .L18+24
 130:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_CLKSTBY &= (uint8)(~UART_RS485_IntClock_CLKSTBY_MASK);
 164              		.loc 1 130 0
 165 0046 01F0FE01 		and	r1, r1, #254
 166 004a 2970     		strb	r1, [r5]
 131:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 167              		.loc 1 131 0
 168 004c 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 169 004e 01F0FE01 		and	r1, r1, #254
 170 0052 2170     		strb	r1, [r4]
 135:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         CY_SET_REG16(UART_RS485_IntClock_DIV_PTR, oldDivider);
 171              		.loc 1 135 0
 172 0054 1370     		strb	r3, [r2]
 173              		.loc 1 136 0
 174 0056 3080     		strh	r0, [r6]	@ movhi
 175              	.LBE11:
 137:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 139:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 176              		.loc 1 139 0
 177 0058 70BC     		pop	{r4, r5, r6}
 178              		.cfi_restore 6
 179              		.cfi_restore 5
 180              		.cfi_restore 4
 181              		.cfi_def_cfa_offset 0
 182              	.LVL1:
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 7


 183              	.L16:
 184 005a 7047     		bx	lr
 185              	.L19:
 186              		.align	2
 187              	.L18:
 188 005c A2430040 		.word	1073759138
 189 0060 01400040 		.word	1073758209
 190 0064 14400040 		.word	1073758228
 191 0068 10400040 		.word	1073758224
 192 006c 08400040 		.word	1073758216
 193 0070 B2430040 		.word	1073759154
 194 0074 80400040 		.word	1073758336
 195              		.cfi_endproc
 196              	.LFE2:
 197              		.size	UART_RS485_IntClock_StopBlock, .-UART_RS485_IntClock_StopBlock
 198              		.section	.text.UART_RS485_IntClock_StandbyPower,"ax",%progbits
 199              		.align	2
 200              		.global	UART_RS485_IntClock_StandbyPower
 201              		.thumb
 202              		.thumb_func
 203              		.type	UART_RS485_IntClock_StandbyPower, %function
 204              	UART_RS485_IntClock_StandbyPower:
 205              	.LFB3:
 140:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 142:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 143:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_StandbyPower
 145:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 146:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 147:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 148:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 150:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 151:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 153:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 154:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 155:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 156:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 206              		.loc 1 158 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 211              	.LVL2:
 159:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     if(state == 0u)
 160:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 161:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_CLKSTBY &= (uint8)(~UART_RS485_IntClock_CLKSTBY_MASK);
 212              		.loc 1 161 0
 213 0000 054A     		ldr	r2, .L24
 214 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 159:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     if(state == 0u)
 215              		.loc 1 159 0
 216 0004 18B1     		cbz	r0, .L23
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 8


 162:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 163:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     else
 164:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 165:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_CLKSTBY |= UART_RS485_IntClock_CLKSTBY_MASK;
 217              		.loc 1 165 0
 218 0006 43F00103 		orr	r3, r3, #1
 219 000a 1370     		strb	r3, [r2]
 220 000c 7047     		bx	lr
 221              	.L23:
 161:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 222              		.loc 1 161 0
 223 000e 03F0FE03 		and	r3, r3, #254
 224 0012 1370     		strb	r3, [r2]
 225 0014 7047     		bx	lr
 226              	.L25:
 227 0016 00BF     		.align	2
 228              	.L24:
 229 0018 B2430040 		.word	1073759154
 230              		.cfi_endproc
 231              	.LFE3:
 232              		.size	UART_RS485_IntClock_StandbyPower, .-UART_RS485_IntClock_StandbyPower
 233              		.section	.text.UART_RS485_IntClock_SetDividerRegister,"ax",%progbits
 234              		.align	2
 235              		.global	UART_RS485_IntClock_SetDividerRegister
 236              		.thumb
 237              		.thumb_func
 238              		.type	UART_RS485_IntClock_SetDividerRegister, %function
 239              	UART_RS485_IntClock_SetDividerRegister:
 240              	.LFB4:
 166:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 167:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 168:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 169:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 170:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_SetDividerRegister
 172:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 173:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 174:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 175:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 180:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 181:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   cycle.
 188:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 189:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 190:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 191:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 192:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_SetDividerRegister(uint16 clkDivider, uint8 restart)
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 9


 194:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                                 
 195:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 241              		.loc 1 195 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 246              	.LVL3:
 247 0000 F0B4     		push	{r4, r5, r6, r7}
 248              		.cfi_def_cfa_offset 16
 249              		.cfi_offset 4, -16
 250              		.cfi_offset 5, -12
 251              		.cfi_offset 6, -8
 252              		.cfi_offset 7, -4
 253              	.LBB12:
 254              	.LBB13:
 196:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 198:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     uint8 currSrc = UART_RS485_IntClock_GetSourceRegister();
 199:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     uint16 oldDivider = UART_RS485_IntClock_GetDividerRegister();
 200:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 201:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 203:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         enabled = UART_RS485_IntClock_CLKEN & UART_RS485_IntClock_CLKEN_MASK;
 204:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 205:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         {
 207:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 210:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CY_SET_REG16(UART_RS485_IntClock_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 UART_RS485_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 216:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             else
 217:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 218:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 UART_RS485_IntClock_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CY_SET_REG16(UART_RS485_IntClock_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 223:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         }
 224:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         else
 225:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         {
 226:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 			
 227:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 229:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 231:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if defined(UART_RS485_IntClock__CFG3)
 233:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_AMASK = UART_RS485_IntClock_CLKEN_MASK;
 234:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #else
 236:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_DMASK = UART_RS485_IntClock_CLKEN_MASK;
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 10


 237:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* UART_RS485_IntClock__CFG3 */
 239:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 242:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 if (((UART_RS485_IntClock_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 {
 245:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 249:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 253:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     UART_RS485_IntClock_CLKEN &= (uint8)(~UART_RS485_IntClock_CLKEN_MASK);
 254:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 255:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 }
 260:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 261:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 262:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             if ((UART_RS485_IntClock_CLKEN & UART_RS485_IntClock_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 265:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 268:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 271:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             else
 272:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 273:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CY_SET_REG16(UART_RS485_IntClock_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 				UART_RS485_IntClock_CLKEN |= enabled;
 276:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 277:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         }
 278:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 279:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 280:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 281:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 282:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_GetDividerRegister
 284:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 285:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 286:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 287:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 289:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 290:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 291:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 292:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 293:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 11


 294:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 296:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/UART_RS485_IntClock.c **** uint16 UART_RS485_IntClock_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     return CY_GET_REG16(UART_RS485_IntClock_DIV_PTR);
 300:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 301:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 302:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 303:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_SetModeRegister
 305:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 306:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 307:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 308:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 313:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 314:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 value.
 319:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 source clock.
 323:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 328:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 329:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 330:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 331:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 334:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     UART_RS485_IntClock_MOD_SRC |= modeBitMask & (uint8)UART_RS485_IntClock_MODE_MASK;
 335:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 336:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 337:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 338:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_ClearModeRegister
 340:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 341:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 342:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 343:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 348:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 349:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 12


 351:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 value.
 354:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 source clock.
 358:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 363:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 364:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 365:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 366:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 369:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     UART_RS485_IntClock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(UART_RS485_IntClock_MOD
 370:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 371:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 372:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 373:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_GetModeRegister
 375:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 376:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 377:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 378:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 380:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 381:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 382:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 383:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 384:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 387:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/UART_RS485_IntClock.c **** uint8 UART_RS485_IntClock_GetModeRegister(void) 
 389:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 390:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     return UART_RS485_IntClock_MOD_SRC & (uint8)(UART_RS485_IntClock_MODE_MASK);
 391:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 392:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 393:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 394:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_SetSourceRegister
 396:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 397:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 398:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 399:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 402:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 403:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   following input sources:
 405:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_XTALM
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 13


 408:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 415:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 416:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 417:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 418:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/UART_RS485_IntClock.c **** void UART_RS485_IntClock_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 421:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     uint16 currDiv = UART_RS485_IntClock_GetDividerRegister();
 422:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     uint8 oldSrc = UART_RS485_IntClock_GetSourceRegister();
 423:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 424:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 427:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC =
 431:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (UART_RS485_IntClock_MOD_SRC & (uint8)(~UART_RS485_IntClock_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 433:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 436:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC =
 439:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (UART_RS485_IntClock_MOD_SRC & (uint8)(~UART_RS485_IntClock_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 442:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     else
 443:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 444:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC =
 445:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (UART_RS485_IntClock_MOD_SRC & (uint8)(~UART_RS485_IntClock_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 447:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 448:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 449:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 450:Generated_Source\PSoC5/UART_RS485_IntClock.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Function Name: UART_RS485_IntClock_GetSourceRegister
 452:Generated_Source\PSoC5/UART_RS485_IntClock.c **** ********************************************************************************
 453:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 454:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Summary:
 455:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 457:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Parameters:
 458:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  None
 459:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 460:Generated_Source\PSoC5/UART_RS485_IntClock.c **** * Returns:
 461:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *
 463:Generated_Source\PSoC5/UART_RS485_IntClock.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/UART_RS485_IntClock.c **** uint8 UART_RS485_IntClock_GetSourceRegister(void) 
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 14


 465:Generated_Source\PSoC5/UART_RS485_IntClock.c **** {
 466:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     return UART_RS485_IntClock_MOD_SRC & UART_RS485_IntClock_SRC_SEL_MSK;
 255              		.loc 1 466 0
 256 0002 314D     		ldr	r5, .L50
 257              	.LBE13:
 258              	.LBE12:
 259              	.LBB15:
 260              	.LBB16:
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 261              		.loc 1 299 0
 262 0004 314E     		ldr	r6, .L50+4
 263              	.LBE16:
 264              	.LBE15:
 265              	.LBB18:
 266              	.LBB14:
 267              		.loc 1 466 0
 268 0006 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 269              	.LBE14:
 270              	.LBE18:
 271              	.LBB19:
 272              	.LBB17:
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 273              		.loc 1 299 0
 274 0008 3388     		ldrh	r3, [r6]
 275 000a 9BB2     		uxth	r3, r3
 276              	.LBE17:
 277              	.LBE19:
 201:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 278              		.loc 1 201 0
 279 000c 9842     		cmp	r0, r3
 280 000e 0BD0     		beq	.L26
 203:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 281              		.loc 1 203 0
 282 0010 2F4C     		ldr	r4, .L50+8
 283 0012 02F00702 		and	r2, r2, #7
 284 0016 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 285 0018 E4B2     		uxtb	r4, r4
 286              	.LVL4:
 205:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         {
 287              		.loc 1 205 0
 288 001a 4AB9     		cbnz	r2, .L29
 205:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         {
 289              		.loc 1 205 0 is_stmt 0 discriminator 1
 290 001c 33B9     		cbnz	r3, .L48
 213:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 UART_RS485_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 291              		.loc 1 213 0 is_stmt 1
 292 001e 3080     		strh	r0, [r6]	@ movhi
 214:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 293              		.loc 1 214 0
 294 0020 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 295 0022 03F0BF03 		and	r3, r3, #191
 296 0026 2B70     		strb	r3, [r5]
 297              	.LVL5:
 298              	.L26:
 279:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 299              		.loc 1 279 0
 300 0028 F0BC     		pop	{r4, r5, r6, r7}
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 15


 301              		.cfi_remember_state
 302              		.cfi_restore 7
 303              		.cfi_restore 6
 304              		.cfi_restore 5
 305              		.cfi_restore 4
 306              		.cfi_def_cfa_offset 0
 307 002a 7047     		bx	lr
 308              	.LVL6:
 309              	.L48:
 310              		.cfi_restore_state
 205:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         {
 311              		.loc 1 205 0 discriminator 2
 312 002c 0028     		cmp	r0, #0
 313 002e 43D0     		beq	.L31
 314              	.L29:
 227:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 315              		.loc 1 227 0
 316 0030 14F00104 		ands	r4, r4, #1
 317              	.LVL7:
 318 0034 22D0     		beq	.L33
 229:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 319              		.loc 1 229 0
 320 0036 274F     		ldr	r7, .L50+12
 236:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 321              		.loc 1 236 0
 322 0038 274D     		ldr	r5, .L50+16
 237:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* UART_RS485_IntClock__CFG3 */
 323              		.loc 1 237 0
 324 003a 284E     		ldr	r6, .L50+20
 229:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 325              		.loc 1 229 0
 326 003c 0022     		movs	r2, #0
 327 003e 3A70     		strb	r2, [r7]
 236:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 328              		.loc 1 236 0
 329 0040 0127     		movs	r7, #1
 330 0042 2F70     		strb	r7, [r5]
 237:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* UART_RS485_IntClock__CFG3 */
 331              		.loc 1 237 0
 332 0044 3270     		strb	r2, [r6]
 240:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 333              		.loc 1 240 0
 334 0046 15F8082C 		ldrb	r2, [r5, #-8]	@ zero_extendqisi2
 335 004a 02F07F02 		and	r2, r2, #127
 336 004e 05F8082C 		strb	r2, [r5, #-8]
 243:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 {
 337              		.loc 1 243 0
 338 0052 96F86E20 		ldrb	r2, [r6, #110]	@ zero_extendqisi2
 339 0056 1607     		lsls	r6, r2, #28
 340 0058 2BD4     		bmi	.L49
 341              	.L34:
 247:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 342              		.loc 1 247 0
 343 005a 1E4A     		ldr	r2, .L50+12
 246:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 344              		.loc 1 246 0
 345 005c 204F     		ldr	r7, .L50+24
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 16


 250:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 346              		.loc 1 250 0
 347 005e 1546     		mov	r5, r2
 247:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 348              		.loc 1 247 0
 349 0060 0726     		movs	r6, #7
 246:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 350              		.loc 1 246 0
 351 0062 3B80     		strh	r3, [r7]	@ movhi
 247:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 352              		.loc 1 247 0
 353 0064 1670     		strb	r6, [r2]
 354              	.L36:
 250:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 355              		.loc 1 250 0 discriminator 1
 356 0066 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 357 0068 1A4A     		ldr	r2, .L50+12
 358 006a 13F00103 		ands	r3, r3, #1
 359 006e FAD1     		bne	.L36
 253:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 360              		.loc 1 253 0
 361 0070 174E     		ldr	r6, .L50+8
 362 0072 3578     		ldrb	r5, [r6]	@ zero_extendqisi2
 363 0074 05F0FE05 		and	r5, r5, #254
 364 0078 3570     		strb	r5, [r6]
 257:Generated_Source\PSoC5/UART_RS485_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 365              		.loc 1 257 0
 366 007a 1370     		strb	r3, [r2]
 367              	.L33:
 263:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             {
 368              		.loc 1 263 0
 369 007c 144B     		ldr	r3, .L50+8
 370 007e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 371 0080 D507     		lsls	r5, r2, #31
 372 0082 0FD5     		bpl	.L37
 268:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 373              		.loc 1 268 0
 374 0084 6FF46872 		mvn	r2, #928
 375 0088 1344     		add	r3, r3, r2
 269:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 376              		.loc 1 269 0
 377 008a 1A46     		mov	r2, r3
 268:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 378              		.loc 1 268 0
 379 008c 0029     		cmp	r1, #0
 266:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 380              		.loc 1 266 0
 381 008e 144C     		ldr	r4, .L50+24
 268:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 382              		.loc 1 268 0
 383 0090 14BF     		ite	ne
 384 0092 0321     		movne	r1, #3
 385              	.LVL8:
 386 0094 0121     		moveq	r1, #1
 266:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 387              		.loc 1 266 0
 388 0096 2080     		strh	r0, [r4]	@ movhi
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 17


 268:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 389              		.loc 1 268 0
 390 0098 1970     		strb	r1, [r3]
 391              	.L39:
 269:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 392              		.loc 1 269 0 discriminator 1
 393 009a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 394 009c DB07     		lsls	r3, r3, #31
 395 009e FCD4     		bmi	.L39
 279:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 396              		.loc 1 279 0
 397 00a0 F0BC     		pop	{r4, r5, r6, r7}
 398              		.cfi_remember_state
 399              		.cfi_restore 4
 400              		.cfi_restore 5
 401              		.cfi_restore 6
 402              		.cfi_restore 7
 403              		.cfi_def_cfa_offset 0
 404 00a2 7047     		bx	lr
 405              	.LVL9:
 406              	.L37:
 407              		.cfi_restore_state
 274:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 				UART_RS485_IntClock_CLKEN |= enabled;
 408              		.loc 1 274 0
 409 00a4 094A     		ldr	r2, .L50+4
 410 00a6 1080     		strh	r0, [r2]	@ movhi
 275:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 411              		.loc 1 275 0
 412 00a8 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 413 00aa 1443     		orrs	r4, r4, r2
 414 00ac 1C70     		strb	r4, [r3]
 279:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 415              		.loc 1 279 0
 416 00ae F0BC     		pop	{r4, r5, r6, r7}
 417              		.cfi_remember_state
 418              		.cfi_restore 4
 419              		.cfi_restore 5
 420              		.cfi_restore 6
 421              		.cfi_restore 7
 422              		.cfi_def_cfa_offset 0
 423 00b0 7047     		bx	lr
 424              	.L49:
 425              		.cfi_restore_state
 243:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 {
 426              		.loc 1 243 0 discriminator 1
 427 00b2 0028     		cmp	r0, #0
 428 00b4 E2D1     		bne	.L33
 429 00b6 D0E7     		b	.L34
 430              	.LVL10:
 431              	.L31:
 220:Generated_Source\PSoC5/UART_RS485_IntClock.c ****                 CY_SET_REG16(UART_RS485_IntClock_DIV_PTR, clkDivider);
 432              		.loc 1 220 0
 433 00b8 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 434 00ba 43F04003 		orr	r3, r3, #64
 435 00be 2B70     		strb	r3, [r5]
 221:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             }
 436              		.loc 1 221 0
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 18


 437 00c0 3080     		strh	r0, [r6]	@ movhi
 279:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 438              		.loc 1 279 0
 439 00c2 F0BC     		pop	{r4, r5, r6, r7}
 440              		.cfi_restore 4
 441              		.cfi_restore 5
 442              		.cfi_restore 6
 443              		.cfi_restore 7
 444              		.cfi_def_cfa_offset 0
 445              	.LVL11:
 446 00c4 7047     		bx	lr
 447              	.L51:
 448 00c6 00BF     		.align	2
 449              	.L50:
 450 00c8 82400040 		.word	1073758338
 451 00cc 80400040 		.word	1073758336
 452 00d0 A2430040 		.word	1073759138
 453 00d4 01400040 		.word	1073758209
 454 00d8 10400040 		.word	1073758224
 455 00dc 14400040 		.word	1073758228
 456 00e0 02400040 		.word	1073758210
 457              		.cfi_endproc
 458              	.LFE4:
 459              		.size	UART_RS485_IntClock_SetDividerRegister, .-UART_RS485_IntClock_SetDividerRegister
 460              		.section	.text.UART_RS485_IntClock_GetDividerRegister,"ax",%progbits
 461              		.align	2
 462              		.global	UART_RS485_IntClock_GetDividerRegister
 463              		.thumb
 464              		.thumb_func
 465              		.type	UART_RS485_IntClock_GetDividerRegister, %function
 466              	UART_RS485_IntClock_GetDividerRegister:
 467              	.LFB5:
 298:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     return CY_GET_REG16(UART_RS485_IntClock_DIV_PTR);
 468              		.loc 1 298 0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472              		@ link register save eliminated.
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 473              		.loc 1 299 0
 474 0000 014B     		ldr	r3, .L53
 475 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 476              		.loc 1 300 0
 477 0004 80B2     		uxth	r0, r0
 478 0006 7047     		bx	lr
 479              	.L54:
 480              		.align	2
 481              	.L53:
 482 0008 80400040 		.word	1073758336
 483              		.cfi_endproc
 484              	.LFE5:
 485              		.size	UART_RS485_IntClock_GetDividerRegister, .-UART_RS485_IntClock_GetDividerRegister
 486              		.section	.text.UART_RS485_IntClock_SetModeRegister,"ax",%progbits
 487              		.align	2
 488              		.global	UART_RS485_IntClock_SetModeRegister
 489              		.thumb
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 19


 490              		.thumb_func
 491              		.type	UART_RS485_IntClock_SetModeRegister, %function
 492              	UART_RS485_IntClock_SetModeRegister:
 493              	.LFB6:
 333:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     UART_RS485_IntClock_MOD_SRC |= modeBitMask & (uint8)UART_RS485_IntClock_MODE_MASK;
 494              		.loc 1 333 0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		@ link register save eliminated.
 499              	.LVL12:
 334:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 500              		.loc 1 334 0
 501 0000 034A     		ldr	r2, .L56
 502 0002 00F0F800 		and	r0, r0, #248
 503              	.LVL13:
 504 0006 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 505 0008 1843     		orrs	r0, r0, r3
 506 000a 1070     		strb	r0, [r2]
 507 000c 7047     		bx	lr
 508              	.L57:
 509 000e 00BF     		.align	2
 510              	.L56:
 511 0010 82400040 		.word	1073758338
 512              		.cfi_endproc
 513              	.LFE6:
 514              		.size	UART_RS485_IntClock_SetModeRegister, .-UART_RS485_IntClock_SetModeRegister
 515              		.section	.text.UART_RS485_IntClock_ClearModeRegister,"ax",%progbits
 516              		.align	2
 517              		.global	UART_RS485_IntClock_ClearModeRegister
 518              		.thumb
 519              		.thumb_func
 520              		.type	UART_RS485_IntClock_ClearModeRegister, %function
 521              	UART_RS485_IntClock_ClearModeRegister:
 522              	.LFB7:
 368:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     UART_RS485_IntClock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(UART_RS485_IntClock_MOD
 523              		.loc 1 368 0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 528              	.LVL14:
 369:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 529              		.loc 1 369 0
 530 0000 C043     		mvns	r0, r0
 531              	.LVL15:
 532 0002 034B     		ldr	r3, .L59
 533 0004 40F00700 		orr	r0, r0, #7
 534 0008 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 535 000a 1040     		ands	r0, r0, r2
 536 000c 1870     		strb	r0, [r3]
 537 000e 7047     		bx	lr
 538              	.L60:
 539              		.align	2
 540              	.L59:
 541 0010 82400040 		.word	1073758338
 542              		.cfi_endproc
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 20


 543              	.LFE7:
 544              		.size	UART_RS485_IntClock_ClearModeRegister, .-UART_RS485_IntClock_ClearModeRegister
 545              		.section	.text.UART_RS485_IntClock_GetModeRegister,"ax",%progbits
 546              		.align	2
 547              		.global	UART_RS485_IntClock_GetModeRegister
 548              		.thumb
 549              		.thumb_func
 550              		.type	UART_RS485_IntClock_GetModeRegister, %function
 551              	UART_RS485_IntClock_GetModeRegister:
 552              	.LFB8:
 389:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     return UART_RS485_IntClock_MOD_SRC & (uint8)(UART_RS485_IntClock_MODE_MASK);
 553              		.loc 1 389 0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557              		@ link register save eliminated.
 390:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 558              		.loc 1 390 0
 559 0000 024B     		ldr	r3, .L62
 560 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/UART_RS485_IntClock.c **** 
 561              		.loc 1 391 0
 562 0004 00F0F800 		and	r0, r0, #248
 563 0008 7047     		bx	lr
 564              	.L63:
 565 000a 00BF     		.align	2
 566              	.L62:
 567 000c 82400040 		.word	1073758338
 568              		.cfi_endproc
 569              	.LFE8:
 570              		.size	UART_RS485_IntClock_GetModeRegister, .-UART_RS485_IntClock_GetModeRegister
 571              		.section	.text.UART_RS485_IntClock_SetSourceRegister,"ax",%progbits
 572              		.align	2
 573              		.global	UART_RS485_IntClock_SetSourceRegister
 574              		.thumb
 575              		.thumb_func
 576              		.type	UART_RS485_IntClock_SetSourceRegister, %function
 577              	UART_RS485_IntClock_SetSourceRegister:
 578              	.LFB9:
 420:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     uint16 currDiv = UART_RS485_IntClock_GetDividerRegister();
 579              		.loc 1 420 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 584              	.LVL16:
 585              	.LBB20:
 586              	.LBB21:
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 587              		.loc 1 299 0
 588 0000 134B     		ldr	r3, .L72
 589              	.LBE21:
 590              	.LBE20:
 591              	.LBB24:
 592              	.LBB25:
 593              		.loc 1 466 0
 594 0002 144A     		ldr	r2, .L72+4
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 21


 595              	.LBE25:
 596              	.LBE24:
 597              	.LBB27:
 598              	.LBB22:
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 599              		.loc 1 299 0
 600 0004 1B88     		ldrh	r3, [r3]
 601              	.LBE22:
 602              	.LBE27:
 603              	.LBB28:
 604              	.LBB26:
 605              		.loc 1 466 0
 606 0006 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 607              	.LBE26:
 608              	.LBE28:
 609              	.LBB29:
 610              	.LBB23:
 299:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 611              		.loc 1 299 0
 612 0008 9BB2     		uxth	r3, r3
 613              	.LBE23:
 614              	.LBE29:
 424:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 615              		.loc 1 424 0
 616 000a 4907     		lsls	r1, r1, #29
 617 000c 08D0     		beq	.L65
 424:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 618              		.loc 1 424 0 is_stmt 0 discriminator 1
 619 000e 00B9     		cbnz	r0, .L66
 425:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 620              		.loc 1 425 0 is_stmt 1
 621 0010 A3B1     		cbz	r3, .L71
 622              	.L66:
 445:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 623              		.loc 1 445 0
 624 0012 104A     		ldr	r2, .L72+4
 625 0014 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (UART_RS485_IntClock_MOD_SRC & (uint8)(~UART_RS485_IntClock_SRC_SEL_MSK)) | clkSource;
 626              		.loc 1 444 0
 627 0016 03F0F803 		and	r3, r3, #248
 628 001a 1843     		orrs	r0, r0, r3
 629              	.LVL17:
 630 001c 1070     		strb	r0, [r2]
 631 001e 7047     		bx	lr
 632              	.LVL18:
 633              	.L65:
 433:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 634              		.loc 1 433 0 discriminator 1
 635 0020 0028     		cmp	r0, #0
 636 0022 F6D0     		beq	.L66
 434:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     {
 637              		.loc 1 434 0
 638 0024 002B     		cmp	r3, #0
 639 0026 F4D1     		bne	.L66
 439:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 640              		.loc 1 439 0
 641 0028 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 22


 438:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (UART_RS485_IntClock_MOD_SRC & (uint8)(~UART_RS485_IntClock_SRC_SEL_MSK)) | clkSource;
 642              		.loc 1 438 0
 643 002a 03F0F803 		and	r3, r3, #248
 644 002e 1843     		orrs	r0, r0, r3
 645              	.LVL19:
 646 0030 1070     		strb	r0, [r2]
 440:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 647              		.loc 1 440 0
 648 0032 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 649 0034 03F0BF03 		and	r3, r3, #191
 650 0038 1370     		strb	r3, [r2]
 651 003a 7047     		bx	lr
 652              	.LVL20:
 653              	.L71:
 429:Generated_Source\PSoC5/UART_RS485_IntClock.c ****         UART_RS485_IntClock_MOD_SRC =
 654              		.loc 1 429 0
 655 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 656 003e 43F04003 		orr	r3, r3, #64
 657 0042 1370     		strb	r3, [r2]
 431:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     }
 658              		.loc 1 431 0
 659 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/UART_RS485_IntClock.c ****             (UART_RS485_IntClock_MOD_SRC & (uint8)(~UART_RS485_IntClock_SRC_SEL_MSK)) | clkSource;
 660              		.loc 1 430 0
 661 0046 03F0F803 		and	r3, r3, #248
 662 004a 1370     		strb	r3, [r2]
 663 004c 7047     		bx	lr
 664              	.L73:
 665 004e 00BF     		.align	2
 666              	.L72:
 667 0050 80400040 		.word	1073758336
 668 0054 82400040 		.word	1073758338
 669              		.cfi_endproc
 670              	.LFE9:
 671              		.size	UART_RS485_IntClock_SetSourceRegister, .-UART_RS485_IntClock_SetSourceRegister
 672              		.section	.text.UART_RS485_IntClock_GetSourceRegister,"ax",%progbits
 673              		.align	2
 674              		.global	UART_RS485_IntClock_GetSourceRegister
 675              		.thumb
 676              		.thumb_func
 677              		.type	UART_RS485_IntClock_GetSourceRegister, %function
 678              	UART_RS485_IntClock_GetSourceRegister:
 679              	.LFB10:
 465:Generated_Source\PSoC5/UART_RS485_IntClock.c ****     return UART_RS485_IntClock_MOD_SRC & UART_RS485_IntClock_SRC_SEL_MSK;
 680              		.loc 1 465 0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		@ link register save eliminated.
 685              		.loc 1 466 0
 686 0000 024B     		ldr	r3, .L75
 687 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/UART_RS485_IntClock.c **** }
 688              		.loc 1 467 0
 689 0004 00F00700 		and	r0, r0, #7
 690 0008 7047     		bx	lr
 691              	.L76:
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 23


 692 000a 00BF     		.align	2
 693              	.L75:
 694 000c 82400040 		.word	1073758338
 695              		.cfi_endproc
 696              	.LFE10:
 697              		.size	UART_RS485_IntClock_GetSourceRegister, .-UART_RS485_IntClock_GetSourceRegister
 698              		.text
 699              	.Letext0:
 700              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 701              		.section	.debug_info,"",%progbits
 702              	.Ldebug_info0:
 703 0000 97020000 		.4byte	0x297
 704 0004 0400     		.2byte	0x4
 705 0006 00000000 		.4byte	.Ldebug_abbrev0
 706 000a 04       		.byte	0x4
 707 000b 01       		.uleb128 0x1
 708 000c 32010000 		.4byte	.LASF36
 709 0010 0C       		.byte	0xc
 710 0011 CE000000 		.4byte	.LASF37
 711 0015 6A000000 		.4byte	.LASF38
 712 0019 80000000 		.4byte	.Ldebug_ranges0+0x80
 713 001d 00000000 		.4byte	0
 714 0021 00000000 		.4byte	.Ldebug_line0
 715 0025 02       		.uleb128 0x2
 716 0026 01       		.byte	0x1
 717 0027 06       		.byte	0x6
 718 0028 DA010000 		.4byte	.LASF0
 719 002c 02       		.uleb128 0x2
 720 002d 01       		.byte	0x1
 721 002e 08       		.byte	0x8
 722 002f C0010000 		.4byte	.LASF1
 723 0033 02       		.uleb128 0x2
 724 0034 02       		.byte	0x2
 725 0035 05       		.byte	0x5
 726 0036 0E000000 		.4byte	.LASF2
 727 003a 02       		.uleb128 0x2
 728 003b 02       		.byte	0x2
 729 003c 07       		.byte	0x7
 730 003d 47020000 		.4byte	.LASF3
 731 0041 02       		.uleb128 0x2
 732 0042 04       		.byte	0x4
 733 0043 05       		.byte	0x5
 734 0044 29010000 		.4byte	.LASF4
 735 0048 02       		.uleb128 0x2
 736 0049 04       		.byte	0x4
 737 004a 07       		.byte	0x7
 738 004b A6020000 		.4byte	.LASF5
 739 004f 02       		.uleb128 0x2
 740 0050 08       		.byte	0x8
 741 0051 05       		.byte	0x5
 742 0052 1B010000 		.4byte	.LASF6
 743 0056 02       		.uleb128 0x2
 744 0057 08       		.byte	0x8
 745 0058 07       		.byte	0x7
 746 0059 E6010000 		.4byte	.LASF7
 747 005d 03       		.uleb128 0x3
 748 005e 04       		.byte	0x4
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 24


 749 005f 05       		.byte	0x5
 750 0060 696E7400 		.ascii	"int\000"
 751 0064 02       		.uleb128 0x2
 752 0065 04       		.byte	0x4
 753 0066 07       		.byte	0x7
 754 0067 3A020000 		.4byte	.LASF8
 755 006b 04       		.uleb128 0x4
 756 006c BD000000 		.4byte	.LASF9
 757 0070 02       		.byte	0x2
 758 0071 E401     		.2byte	0x1e4
 759 0073 2C000000 		.4byte	0x2c
 760 0077 04       		.uleb128 0x4
 761 0078 7C020000 		.4byte	.LASF10
 762 007c 02       		.byte	0x2
 763 007d E501     		.2byte	0x1e5
 764 007f 3A000000 		.4byte	0x3a
 765 0083 02       		.uleb128 0x2
 766 0084 04       		.byte	0x4
 767 0085 04       		.byte	0x4
 768 0086 FB000000 		.4byte	.LASF11
 769 008a 02       		.uleb128 0x2
 770 008b 08       		.byte	0x8
 771 008c 04       		.byte	0x4
 772 008d B8020000 		.4byte	.LASF12
 773 0091 02       		.uleb128 0x2
 774 0092 01       		.byte	0x1
 775 0093 08       		.byte	0x8
 776 0094 5A020000 		.4byte	.LASF13
 777 0098 04       		.uleb128 0x4
 778 0099 A1020000 		.4byte	.LASF14
 779 009d 02       		.byte	0x2
 780 009e 8E02     		.2byte	0x28e
 781 00a0 A4000000 		.4byte	0xa4
 782 00a4 05       		.uleb128 0x5
 783 00a5 6B000000 		.4byte	0x6b
 784 00a9 04       		.uleb128 0x4
 785 00aa 08000000 		.4byte	.LASF15
 786 00ae 02       		.byte	0x2
 787 00af 8F02     		.2byte	0x28f
 788 00b1 B5000000 		.4byte	0xb5
 789 00b5 05       		.uleb128 0x5
 790 00b6 77000000 		.4byte	0x77
 791 00ba 06       		.uleb128 0x6
 792 00bb 0D030000 		.4byte	.LASF16
 793 00bf 01       		.byte	0x1
 794 00c0 2901     		.2byte	0x129
 795 00c2 77000000 		.4byte	0x77
 796 00c6 01       		.byte	0x1
 797 00c7 06       		.uleb128 0x6
 798 00c8 34030000 		.4byte	.LASF17
 799 00cc 01       		.byte	0x1
 800 00cd D001     		.2byte	0x1d0
 801 00cf 6B000000 		.4byte	0x6b
 802 00d3 01       		.byte	0x1
 803 00d4 07       		.uleb128 0x7
 804 00d5 01010000 		.4byte	.LASF18
 805 00d9 01       		.byte	0x1
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 25


 806 00da 2D       		.byte	0x2d
 807 00db 00000000 		.4byte	.LFB0
 808 00df 20000000 		.4byte	.LFE0-.LFB0
 809 00e3 01       		.uleb128 0x1
 810 00e4 9C       		.byte	0x9c
 811 00e5 07       		.uleb128 0x7
 812 00e6 21020000 		.4byte	.LASF19
 813 00ea 01       		.byte	0x1
 814 00eb 47       		.byte	0x47
 815 00ec 00000000 		.4byte	.LFB1
 816 00f0 20000000 		.4byte	.LFE1-.LFB1
 817 00f4 01       		.uleb128 0x1
 818 00f5 9C       		.byte	0x9c
 819 00f6 08       		.uleb128 0x8
 820 00f7 83020000 		.4byte	.LASF20
 821 00fb 01       		.byte	0x1
 822 00fc 64       		.byte	0x64
 823 00fd 00000000 		.4byte	.LFB2
 824 0101 78000000 		.4byte	.LFE2-.LFB2
 825 0105 01       		.uleb128 0x1
 826 0106 9C       		.byte	0x9c
 827 0107 21010000 		.4byte	0x121
 828 010b 09       		.uleb128 0x9
 829 010c 00000000 		.4byte	.Ldebug_ranges0+0
 830 0110 0A       		.uleb128 0xa
 831 0111 71020000 		.4byte	.LASF26
 832 0115 01       		.byte	0x1
 833 0116 69       		.byte	0x69
 834 0117 77000000 		.4byte	0x77
 835 011b 00000000 		.4byte	.LLST0
 836 011f 00       		.byte	0
 837 0120 00       		.byte	0
 838 0121 08       		.uleb128 0x8
 839 0122 EC020000 		.4byte	.LASF21
 840 0126 01       		.byte	0x1
 841 0127 9D       		.byte	0x9d
 842 0128 00000000 		.4byte	.LFB3
 843 012c 1C000000 		.4byte	.LFE3-.LFB3
 844 0130 01       		.uleb128 0x1
 845 0131 9C       		.byte	0x9c
 846 0132 44010000 		.4byte	0x144
 847 0136 0B       		.uleb128 0xb
 848 0137 BF020000 		.4byte	.LASF23
 849 013b 01       		.byte	0x1
 850 013c 9D       		.byte	0x9d
 851 013d 6B000000 		.4byte	0x6b
 852 0141 01       		.uleb128 0x1
 853 0142 50       		.byte	0x50
 854 0143 00       		.byte	0
 855 0144 08       		.uleb128 0x8
 856 0145 C5020000 		.4byte	.LASF22
 857 0149 01       		.byte	0x1
 858 014a C1       		.byte	0xc1
 859 014b 00000000 		.4byte	.LFB4
 860 014f E4000000 		.4byte	.LFE4-.LFB4
 861 0153 01       		.uleb128 0x1
 862 0154 9C       		.byte	0x9c
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 26


 863 0155 B9010000 		.4byte	0x1b9
 864 0159 0B       		.uleb128 0xb
 865 015a C3000000 		.4byte	.LASF24
 866 015e 01       		.byte	0x1
 867 015f C1       		.byte	0xc1
 868 0160 77000000 		.4byte	0x77
 869 0164 01       		.uleb128 0x1
 870 0165 50       		.byte	0x50
 871 0166 0C       		.uleb128 0xc
 872 0167 AE000000 		.4byte	.LASF25
 873 016b 01       		.byte	0x1
 874 016c C1       		.byte	0xc1
 875 016d 6B000000 		.4byte	0x6b
 876 0171 13000000 		.4byte	.LLST1
 877 0175 0A       		.uleb128 0xa
 878 0176 3C000000 		.4byte	.LASF27
 879 017a 01       		.byte	0x1
 880 017b C4       		.byte	0xc4
 881 017c 6B000000 		.4byte	0x6b
 882 0180 3F000000 		.4byte	.LLST2
 883 0184 0D       		.uleb128 0xd
 884 0185 69020000 		.4byte	.LASF28
 885 0189 01       		.byte	0x1
 886 018a C6       		.byte	0xc6
 887 018b 6B000000 		.4byte	0x6b
 888 018f 0D       		.uleb128 0xd
 889 0190 71020000 		.4byte	.LASF26
 890 0194 01       		.byte	0x1
 891 0195 C7       		.byte	0xc7
 892 0196 77000000 		.4byte	0x77
 893 019a 0E       		.uleb128 0xe
 894 019b C7000000 		.4byte	0xc7
 895 019f 02000000 		.4byte	.LBB12
 896 01a3 18000000 		.4byte	.Ldebug_ranges0+0x18
 897 01a7 01       		.byte	0x1
 898 01a8 C6       		.byte	0xc6
 899 01a9 0E       		.uleb128 0xe
 900 01aa BA000000 		.4byte	0xba
 901 01ae 04000000 		.4byte	.LBB15
 902 01b2 30000000 		.4byte	.Ldebug_ranges0+0x30
 903 01b6 01       		.byte	0x1
 904 01b7 C7       		.byte	0xc7
 905 01b8 00       		.byte	0
 906 01b9 0F       		.uleb128 0xf
 907 01ba BA000000 		.4byte	0xba
 908 01be 00000000 		.4byte	.LFB5
 909 01c2 0C000000 		.4byte	.LFE5-.LFB5
 910 01c6 01       		.uleb128 0x1
 911 01c7 9C       		.byte	0x9c
 912 01c8 10       		.uleb128 0x10
 913 01c9 18000000 		.4byte	.LASF29
 914 01cd 01       		.byte	0x1
 915 01ce 4C01     		.2byte	0x14c
 916 01d0 00000000 		.4byte	.LFB6
 917 01d4 14000000 		.4byte	.LFE6-.LFB6
 918 01d8 01       		.uleb128 0x1
 919 01d9 9C       		.byte	0x9c
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 27


 920 01da EF010000 		.4byte	0x1ef
 921 01de 11       		.uleb128 0x11
 922 01df CE010000 		.4byte	.LASF30
 923 01e3 01       		.byte	0x1
 924 01e4 4C01     		.2byte	0x14c
 925 01e6 6B000000 		.4byte	0x6b
 926 01ea 74000000 		.4byte	.LLST3
 927 01ee 00       		.byte	0
 928 01ef 10       		.uleb128 0x10
 929 01f0 44000000 		.4byte	.LASF31
 930 01f4 01       		.byte	0x1
 931 01f5 6F01     		.2byte	0x16f
 932 01f7 00000000 		.4byte	.LFB7
 933 01fb 14000000 		.4byte	.LFE7-.LFB7
 934 01ff 01       		.uleb128 0x1
 935 0200 9C       		.byte	0x9c
 936 0201 16020000 		.4byte	0x216
 937 0205 11       		.uleb128 0x11
 938 0206 CE010000 		.4byte	.LASF30
 939 020a 01       		.byte	0x1
 940 020b 6F01     		.2byte	0x16f
 941 020d 6B000000 		.4byte	0x6b
 942 0211 95000000 		.4byte	.LLST4
 943 0215 00       		.byte	0
 944 0216 12       		.uleb128 0x12
 945 0217 FD010000 		.4byte	.LASF39
 946 021b 01       		.byte	0x1
 947 021c 8401     		.2byte	0x184
 948 021e 6B000000 		.4byte	0x6b
 949 0222 00000000 		.4byte	.LFB8
 950 0226 10000000 		.4byte	.LFE8-.LFB8
 951 022a 01       		.uleb128 0x1
 952 022b 9C       		.byte	0x9c
 953 022c 10       		.uleb128 0x10
 954 022d 5A030000 		.4byte	.LASF32
 955 0231 01       		.byte	0x1
 956 0232 A301     		.2byte	0x1a3
 957 0234 00000000 		.4byte	.LFB9
 958 0238 58000000 		.4byte	.LFE9-.LFB9
 959 023c 01       		.uleb128 0x1
 960 023d 9C       		.byte	0x9c
 961 023e 8B020000 		.4byte	0x28b
 962 0242 11       		.uleb128 0x11
 963 0243 5F020000 		.4byte	.LASF33
 964 0247 01       		.byte	0x1
 965 0248 A301     		.2byte	0x1a3
 966 024a 6B000000 		.4byte	0x6b
 967 024e B6000000 		.4byte	.LLST5
 968 0252 13       		.uleb128 0x13
 969 0253 00000000 		.4byte	.LASF34
 970 0257 01       		.byte	0x1
 971 0258 A501     		.2byte	0x1a5
 972 025a 77000000 		.4byte	0x77
 973 025e 13       		.uleb128 0x13
 974 025f B6000000 		.4byte	.LASF35
 975 0263 01       		.byte	0x1
 976 0264 A601     		.2byte	0x1a6
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 28


 977 0266 6B000000 		.4byte	0x6b
 978 026a 14       		.uleb128 0x14
 979 026b BA000000 		.4byte	0xba
 980 026f 00000000 		.4byte	.LBB20
 981 0273 48000000 		.4byte	.Ldebug_ranges0+0x48
 982 0277 01       		.byte	0x1
 983 0278 A501     		.2byte	0x1a5
 984 027a 14       		.uleb128 0x14
 985 027b C7000000 		.4byte	0xc7
 986 027f 02000000 		.4byte	.LBB24
 987 0283 68000000 		.4byte	.Ldebug_ranges0+0x68
 988 0287 01       		.byte	0x1
 989 0288 A601     		.2byte	0x1a6
 990 028a 00       		.byte	0
 991 028b 0F       		.uleb128 0xf
 992 028c C7000000 		.4byte	0xc7
 993 0290 00000000 		.4byte	.LFB10
 994 0294 10000000 		.4byte	.LFE10-.LFB10
 995 0298 01       		.uleb128 0x1
 996 0299 9C       		.byte	0x9c
 997 029a 00       		.byte	0
 998              		.section	.debug_abbrev,"",%progbits
 999              	.Ldebug_abbrev0:
 1000 0000 01       		.uleb128 0x1
 1001 0001 11       		.uleb128 0x11
 1002 0002 01       		.byte	0x1
 1003 0003 25       		.uleb128 0x25
 1004 0004 0E       		.uleb128 0xe
 1005 0005 13       		.uleb128 0x13
 1006 0006 0B       		.uleb128 0xb
 1007 0007 03       		.uleb128 0x3
 1008 0008 0E       		.uleb128 0xe
 1009 0009 1B       		.uleb128 0x1b
 1010 000a 0E       		.uleb128 0xe
 1011 000b 55       		.uleb128 0x55
 1012 000c 17       		.uleb128 0x17
 1013 000d 11       		.uleb128 0x11
 1014 000e 01       		.uleb128 0x1
 1015 000f 10       		.uleb128 0x10
 1016 0010 17       		.uleb128 0x17
 1017 0011 00       		.byte	0
 1018 0012 00       		.byte	0
 1019 0013 02       		.uleb128 0x2
 1020 0014 24       		.uleb128 0x24
 1021 0015 00       		.byte	0
 1022 0016 0B       		.uleb128 0xb
 1023 0017 0B       		.uleb128 0xb
 1024 0018 3E       		.uleb128 0x3e
 1025 0019 0B       		.uleb128 0xb
 1026 001a 03       		.uleb128 0x3
 1027 001b 0E       		.uleb128 0xe
 1028 001c 00       		.byte	0
 1029 001d 00       		.byte	0
 1030 001e 03       		.uleb128 0x3
 1031 001f 24       		.uleb128 0x24
 1032 0020 00       		.byte	0
 1033 0021 0B       		.uleb128 0xb
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 29


 1034 0022 0B       		.uleb128 0xb
 1035 0023 3E       		.uleb128 0x3e
 1036 0024 0B       		.uleb128 0xb
 1037 0025 03       		.uleb128 0x3
 1038 0026 08       		.uleb128 0x8
 1039 0027 00       		.byte	0
 1040 0028 00       		.byte	0
 1041 0029 04       		.uleb128 0x4
 1042 002a 16       		.uleb128 0x16
 1043 002b 00       		.byte	0
 1044 002c 03       		.uleb128 0x3
 1045 002d 0E       		.uleb128 0xe
 1046 002e 3A       		.uleb128 0x3a
 1047 002f 0B       		.uleb128 0xb
 1048 0030 3B       		.uleb128 0x3b
 1049 0031 05       		.uleb128 0x5
 1050 0032 49       		.uleb128 0x49
 1051 0033 13       		.uleb128 0x13
 1052 0034 00       		.byte	0
 1053 0035 00       		.byte	0
 1054 0036 05       		.uleb128 0x5
 1055 0037 35       		.uleb128 0x35
 1056 0038 00       		.byte	0
 1057 0039 49       		.uleb128 0x49
 1058 003a 13       		.uleb128 0x13
 1059 003b 00       		.byte	0
 1060 003c 00       		.byte	0
 1061 003d 06       		.uleb128 0x6
 1062 003e 2E       		.uleb128 0x2e
 1063 003f 00       		.byte	0
 1064 0040 3F       		.uleb128 0x3f
 1065 0041 19       		.uleb128 0x19
 1066 0042 03       		.uleb128 0x3
 1067 0043 0E       		.uleb128 0xe
 1068 0044 3A       		.uleb128 0x3a
 1069 0045 0B       		.uleb128 0xb
 1070 0046 3B       		.uleb128 0x3b
 1071 0047 05       		.uleb128 0x5
 1072 0048 27       		.uleb128 0x27
 1073 0049 19       		.uleb128 0x19
 1074 004a 49       		.uleb128 0x49
 1075 004b 13       		.uleb128 0x13
 1076 004c 20       		.uleb128 0x20
 1077 004d 0B       		.uleb128 0xb
 1078 004e 00       		.byte	0
 1079 004f 00       		.byte	0
 1080 0050 07       		.uleb128 0x7
 1081 0051 2E       		.uleb128 0x2e
 1082 0052 00       		.byte	0
 1083 0053 3F       		.uleb128 0x3f
 1084 0054 19       		.uleb128 0x19
 1085 0055 03       		.uleb128 0x3
 1086 0056 0E       		.uleb128 0xe
 1087 0057 3A       		.uleb128 0x3a
 1088 0058 0B       		.uleb128 0xb
 1089 0059 3B       		.uleb128 0x3b
 1090 005a 0B       		.uleb128 0xb
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 30


 1091 005b 27       		.uleb128 0x27
 1092 005c 19       		.uleb128 0x19
 1093 005d 11       		.uleb128 0x11
 1094 005e 01       		.uleb128 0x1
 1095 005f 12       		.uleb128 0x12
 1096 0060 06       		.uleb128 0x6
 1097 0061 40       		.uleb128 0x40
 1098 0062 18       		.uleb128 0x18
 1099 0063 9742     		.uleb128 0x2117
 1100 0065 19       		.uleb128 0x19
 1101 0066 00       		.byte	0
 1102 0067 00       		.byte	0
 1103 0068 08       		.uleb128 0x8
 1104 0069 2E       		.uleb128 0x2e
 1105 006a 01       		.byte	0x1
 1106 006b 3F       		.uleb128 0x3f
 1107 006c 19       		.uleb128 0x19
 1108 006d 03       		.uleb128 0x3
 1109 006e 0E       		.uleb128 0xe
 1110 006f 3A       		.uleb128 0x3a
 1111 0070 0B       		.uleb128 0xb
 1112 0071 3B       		.uleb128 0x3b
 1113 0072 0B       		.uleb128 0xb
 1114 0073 27       		.uleb128 0x27
 1115 0074 19       		.uleb128 0x19
 1116 0075 11       		.uleb128 0x11
 1117 0076 01       		.uleb128 0x1
 1118 0077 12       		.uleb128 0x12
 1119 0078 06       		.uleb128 0x6
 1120 0079 40       		.uleb128 0x40
 1121 007a 18       		.uleb128 0x18
 1122 007b 9742     		.uleb128 0x2117
 1123 007d 19       		.uleb128 0x19
 1124 007e 01       		.uleb128 0x1
 1125 007f 13       		.uleb128 0x13
 1126 0080 00       		.byte	0
 1127 0081 00       		.byte	0
 1128 0082 09       		.uleb128 0x9
 1129 0083 0B       		.uleb128 0xb
 1130 0084 01       		.byte	0x1
 1131 0085 55       		.uleb128 0x55
 1132 0086 17       		.uleb128 0x17
 1133 0087 00       		.byte	0
 1134 0088 00       		.byte	0
 1135 0089 0A       		.uleb128 0xa
 1136 008a 34       		.uleb128 0x34
 1137 008b 00       		.byte	0
 1138 008c 03       		.uleb128 0x3
 1139 008d 0E       		.uleb128 0xe
 1140 008e 3A       		.uleb128 0x3a
 1141 008f 0B       		.uleb128 0xb
 1142 0090 3B       		.uleb128 0x3b
 1143 0091 0B       		.uleb128 0xb
 1144 0092 49       		.uleb128 0x49
 1145 0093 13       		.uleb128 0x13
 1146 0094 02       		.uleb128 0x2
 1147 0095 17       		.uleb128 0x17
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 31


 1148 0096 00       		.byte	0
 1149 0097 00       		.byte	0
 1150 0098 0B       		.uleb128 0xb
 1151 0099 05       		.uleb128 0x5
 1152 009a 00       		.byte	0
 1153 009b 03       		.uleb128 0x3
 1154 009c 0E       		.uleb128 0xe
 1155 009d 3A       		.uleb128 0x3a
 1156 009e 0B       		.uleb128 0xb
 1157 009f 3B       		.uleb128 0x3b
 1158 00a0 0B       		.uleb128 0xb
 1159 00a1 49       		.uleb128 0x49
 1160 00a2 13       		.uleb128 0x13
 1161 00a3 02       		.uleb128 0x2
 1162 00a4 18       		.uleb128 0x18
 1163 00a5 00       		.byte	0
 1164 00a6 00       		.byte	0
 1165 00a7 0C       		.uleb128 0xc
 1166 00a8 05       		.uleb128 0x5
 1167 00a9 00       		.byte	0
 1168 00aa 03       		.uleb128 0x3
 1169 00ab 0E       		.uleb128 0xe
 1170 00ac 3A       		.uleb128 0x3a
 1171 00ad 0B       		.uleb128 0xb
 1172 00ae 3B       		.uleb128 0x3b
 1173 00af 0B       		.uleb128 0xb
 1174 00b0 49       		.uleb128 0x49
 1175 00b1 13       		.uleb128 0x13
 1176 00b2 02       		.uleb128 0x2
 1177 00b3 17       		.uleb128 0x17
 1178 00b4 00       		.byte	0
 1179 00b5 00       		.byte	0
 1180 00b6 0D       		.uleb128 0xd
 1181 00b7 34       		.uleb128 0x34
 1182 00b8 00       		.byte	0
 1183 00b9 03       		.uleb128 0x3
 1184 00ba 0E       		.uleb128 0xe
 1185 00bb 3A       		.uleb128 0x3a
 1186 00bc 0B       		.uleb128 0xb
 1187 00bd 3B       		.uleb128 0x3b
 1188 00be 0B       		.uleb128 0xb
 1189 00bf 49       		.uleb128 0x49
 1190 00c0 13       		.uleb128 0x13
 1191 00c1 00       		.byte	0
 1192 00c2 00       		.byte	0
 1193 00c3 0E       		.uleb128 0xe
 1194 00c4 1D       		.uleb128 0x1d
 1195 00c5 00       		.byte	0
 1196 00c6 31       		.uleb128 0x31
 1197 00c7 13       		.uleb128 0x13
 1198 00c8 52       		.uleb128 0x52
 1199 00c9 01       		.uleb128 0x1
 1200 00ca 55       		.uleb128 0x55
 1201 00cb 17       		.uleb128 0x17
 1202 00cc 58       		.uleb128 0x58
 1203 00cd 0B       		.uleb128 0xb
 1204 00ce 59       		.uleb128 0x59
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 32


 1205 00cf 0B       		.uleb128 0xb
 1206 00d0 00       		.byte	0
 1207 00d1 00       		.byte	0
 1208 00d2 0F       		.uleb128 0xf
 1209 00d3 2E       		.uleb128 0x2e
 1210 00d4 00       		.byte	0
 1211 00d5 31       		.uleb128 0x31
 1212 00d6 13       		.uleb128 0x13
 1213 00d7 11       		.uleb128 0x11
 1214 00d8 01       		.uleb128 0x1
 1215 00d9 12       		.uleb128 0x12
 1216 00da 06       		.uleb128 0x6
 1217 00db 40       		.uleb128 0x40
 1218 00dc 18       		.uleb128 0x18
 1219 00dd 9742     		.uleb128 0x2117
 1220 00df 19       		.uleb128 0x19
 1221 00e0 00       		.byte	0
 1222 00e1 00       		.byte	0
 1223 00e2 10       		.uleb128 0x10
 1224 00e3 2E       		.uleb128 0x2e
 1225 00e4 01       		.byte	0x1
 1226 00e5 3F       		.uleb128 0x3f
 1227 00e6 19       		.uleb128 0x19
 1228 00e7 03       		.uleb128 0x3
 1229 00e8 0E       		.uleb128 0xe
 1230 00e9 3A       		.uleb128 0x3a
 1231 00ea 0B       		.uleb128 0xb
 1232 00eb 3B       		.uleb128 0x3b
 1233 00ec 05       		.uleb128 0x5
 1234 00ed 27       		.uleb128 0x27
 1235 00ee 19       		.uleb128 0x19
 1236 00ef 11       		.uleb128 0x11
 1237 00f0 01       		.uleb128 0x1
 1238 00f1 12       		.uleb128 0x12
 1239 00f2 06       		.uleb128 0x6
 1240 00f3 40       		.uleb128 0x40
 1241 00f4 18       		.uleb128 0x18
 1242 00f5 9742     		.uleb128 0x2117
 1243 00f7 19       		.uleb128 0x19
 1244 00f8 01       		.uleb128 0x1
 1245 00f9 13       		.uleb128 0x13
 1246 00fa 00       		.byte	0
 1247 00fb 00       		.byte	0
 1248 00fc 11       		.uleb128 0x11
 1249 00fd 05       		.uleb128 0x5
 1250 00fe 00       		.byte	0
 1251 00ff 03       		.uleb128 0x3
 1252 0100 0E       		.uleb128 0xe
 1253 0101 3A       		.uleb128 0x3a
 1254 0102 0B       		.uleb128 0xb
 1255 0103 3B       		.uleb128 0x3b
 1256 0104 05       		.uleb128 0x5
 1257 0105 49       		.uleb128 0x49
 1258 0106 13       		.uleb128 0x13
 1259 0107 02       		.uleb128 0x2
 1260 0108 17       		.uleb128 0x17
 1261 0109 00       		.byte	0
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 33


 1262 010a 00       		.byte	0
 1263 010b 12       		.uleb128 0x12
 1264 010c 2E       		.uleb128 0x2e
 1265 010d 00       		.byte	0
 1266 010e 3F       		.uleb128 0x3f
 1267 010f 19       		.uleb128 0x19
 1268 0110 03       		.uleb128 0x3
 1269 0111 0E       		.uleb128 0xe
 1270 0112 3A       		.uleb128 0x3a
 1271 0113 0B       		.uleb128 0xb
 1272 0114 3B       		.uleb128 0x3b
 1273 0115 05       		.uleb128 0x5
 1274 0116 27       		.uleb128 0x27
 1275 0117 19       		.uleb128 0x19
 1276 0118 49       		.uleb128 0x49
 1277 0119 13       		.uleb128 0x13
 1278 011a 11       		.uleb128 0x11
 1279 011b 01       		.uleb128 0x1
 1280 011c 12       		.uleb128 0x12
 1281 011d 06       		.uleb128 0x6
 1282 011e 40       		.uleb128 0x40
 1283 011f 18       		.uleb128 0x18
 1284 0120 9742     		.uleb128 0x2117
 1285 0122 19       		.uleb128 0x19
 1286 0123 00       		.byte	0
 1287 0124 00       		.byte	0
 1288 0125 13       		.uleb128 0x13
 1289 0126 34       		.uleb128 0x34
 1290 0127 00       		.byte	0
 1291 0128 03       		.uleb128 0x3
 1292 0129 0E       		.uleb128 0xe
 1293 012a 3A       		.uleb128 0x3a
 1294 012b 0B       		.uleb128 0xb
 1295 012c 3B       		.uleb128 0x3b
 1296 012d 05       		.uleb128 0x5
 1297 012e 49       		.uleb128 0x49
 1298 012f 13       		.uleb128 0x13
 1299 0130 00       		.byte	0
 1300 0131 00       		.byte	0
 1301 0132 14       		.uleb128 0x14
 1302 0133 1D       		.uleb128 0x1d
 1303 0134 00       		.byte	0
 1304 0135 31       		.uleb128 0x31
 1305 0136 13       		.uleb128 0x13
 1306 0137 52       		.uleb128 0x52
 1307 0138 01       		.uleb128 0x1
 1308 0139 55       		.uleb128 0x55
 1309 013a 17       		.uleb128 0x17
 1310 013b 58       		.uleb128 0x58
 1311 013c 0B       		.uleb128 0xb
 1312 013d 59       		.uleb128 0x59
 1313 013e 05       		.uleb128 0x5
 1314 013f 00       		.byte	0
 1315 0140 00       		.byte	0
 1316 0141 00       		.byte	0
 1317              		.section	.debug_loc,"",%progbits
 1318              	.Ldebug_loc0:
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 34


 1319              	.LLST0:
 1320 0000 2E000000 		.4byte	.LVL0
 1321 0004 5A000000 		.4byte	.LVL1
 1322 0008 0100     		.2byte	0x1
 1323 000a 50       		.byte	0x50
 1324 000b 00000000 		.4byte	0
 1325 000f 00000000 		.4byte	0
 1326              	.LLST1:
 1327 0013 00000000 		.4byte	.LVL3
 1328 0017 94000000 		.4byte	.LVL8
 1329 001b 0100     		.2byte	0x1
 1330 001d 51       		.byte	0x51
 1331 001e 94000000 		.4byte	.LVL8
 1332 0022 A4000000 		.4byte	.LVL9
 1333 0026 0400     		.2byte	0x4
 1334 0028 F3       		.byte	0xf3
 1335 0029 01       		.uleb128 0x1
 1336 002a 51       		.byte	0x51
 1337 002b 9F       		.byte	0x9f
 1338 002c A4000000 		.4byte	.LVL9
 1339 0030 E4000000 		.4byte	.LFE4
 1340 0034 0100     		.2byte	0x1
 1341 0036 51       		.byte	0x51
 1342 0037 00000000 		.4byte	0
 1343 003b 00000000 		.4byte	0
 1344              	.LLST2:
 1345 003f 1A000000 		.4byte	.LVL4
 1346 0043 28000000 		.4byte	.LVL5
 1347 0047 0500     		.2byte	0x5
 1348 0049 74       		.byte	0x74
 1349 004a 00       		.sleb128 0
 1350 004b 31       		.byte	0x31
 1351 004c 1A       		.byte	0x1a
 1352 004d 9F       		.byte	0x9f
 1353 004e 2C000000 		.4byte	.LVL6
 1354 0052 34000000 		.4byte	.LVL7
 1355 0056 0500     		.2byte	0x5
 1356 0058 74       		.byte	0x74
 1357 0059 00       		.sleb128 0
 1358 005a 31       		.byte	0x31
 1359 005b 1A       		.byte	0x1a
 1360 005c 9F       		.byte	0x9f
 1361 005d B8000000 		.4byte	.LVL10
 1362 0061 C4000000 		.4byte	.LVL11
 1363 0065 0500     		.2byte	0x5
 1364 0067 74       		.byte	0x74
 1365 0068 00       		.sleb128 0
 1366 0069 31       		.byte	0x31
 1367 006a 1A       		.byte	0x1a
 1368 006b 9F       		.byte	0x9f
 1369 006c 00000000 		.4byte	0
 1370 0070 00000000 		.4byte	0
 1371              	.LLST3:
 1372 0074 00000000 		.4byte	.LVL12
 1373 0078 06000000 		.4byte	.LVL13
 1374 007c 0100     		.2byte	0x1
 1375 007e 50       		.byte	0x50
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 35


 1376 007f 06000000 		.4byte	.LVL13
 1377 0083 14000000 		.4byte	.LFE6
 1378 0087 0400     		.2byte	0x4
 1379 0089 F3       		.byte	0xf3
 1380 008a 01       		.uleb128 0x1
 1381 008b 50       		.byte	0x50
 1382 008c 9F       		.byte	0x9f
 1383 008d 00000000 		.4byte	0
 1384 0091 00000000 		.4byte	0
 1385              	.LLST4:
 1386 0095 00000000 		.4byte	.LVL14
 1387 0099 02000000 		.4byte	.LVL15
 1388 009d 0100     		.2byte	0x1
 1389 009f 50       		.byte	0x50
 1390 00a0 02000000 		.4byte	.LVL15
 1391 00a4 14000000 		.4byte	.LFE7
 1392 00a8 0400     		.2byte	0x4
 1393 00aa F3       		.byte	0xf3
 1394 00ab 01       		.uleb128 0x1
 1395 00ac 50       		.byte	0x50
 1396 00ad 9F       		.byte	0x9f
 1397 00ae 00000000 		.4byte	0
 1398 00b2 00000000 		.4byte	0
 1399              	.LLST5:
 1400 00b6 00000000 		.4byte	.LVL16
 1401 00ba 1C000000 		.4byte	.LVL17
 1402 00be 0100     		.2byte	0x1
 1403 00c0 50       		.byte	0x50
 1404 00c1 1C000000 		.4byte	.LVL17
 1405 00c5 20000000 		.4byte	.LVL18
 1406 00c9 0400     		.2byte	0x4
 1407 00cb F3       		.byte	0xf3
 1408 00cc 01       		.uleb128 0x1
 1409 00cd 50       		.byte	0x50
 1410 00ce 9F       		.byte	0x9f
 1411 00cf 20000000 		.4byte	.LVL18
 1412 00d3 30000000 		.4byte	.LVL19
 1413 00d7 0100     		.2byte	0x1
 1414 00d9 50       		.byte	0x50
 1415 00da 30000000 		.4byte	.LVL19
 1416 00de 3C000000 		.4byte	.LVL20
 1417 00e2 0400     		.2byte	0x4
 1418 00e4 F3       		.byte	0xf3
 1419 00e5 01       		.uleb128 0x1
 1420 00e6 50       		.byte	0x50
 1421 00e7 9F       		.byte	0x9f
 1422 00e8 3C000000 		.4byte	.LVL20
 1423 00ec 58000000 		.4byte	.LFE9
 1424 00f0 0100     		.2byte	0x1
 1425 00f2 50       		.byte	0x50
 1426 00f3 00000000 		.4byte	0
 1427 00f7 00000000 		.4byte	0
 1428              		.section	.debug_aranges,"",%progbits
 1429 0000 6C000000 		.4byte	0x6c
 1430 0004 0200     		.2byte	0x2
 1431 0006 00000000 		.4byte	.Ldebug_info0
 1432 000a 04       		.byte	0x4
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 36


 1433 000b 00       		.byte	0
 1434 000c 0000     		.2byte	0
 1435 000e 0000     		.2byte	0
 1436 0010 00000000 		.4byte	.LFB0
 1437 0014 20000000 		.4byte	.LFE0-.LFB0
 1438 0018 00000000 		.4byte	.LFB1
 1439 001c 20000000 		.4byte	.LFE1-.LFB1
 1440 0020 00000000 		.4byte	.LFB2
 1441 0024 78000000 		.4byte	.LFE2-.LFB2
 1442 0028 00000000 		.4byte	.LFB3
 1443 002c 1C000000 		.4byte	.LFE3-.LFB3
 1444 0030 00000000 		.4byte	.LFB4
 1445 0034 E4000000 		.4byte	.LFE4-.LFB4
 1446 0038 00000000 		.4byte	.LFB5
 1447 003c 0C000000 		.4byte	.LFE5-.LFB5
 1448 0040 00000000 		.4byte	.LFB6
 1449 0044 14000000 		.4byte	.LFE6-.LFB6
 1450 0048 00000000 		.4byte	.LFB7
 1451 004c 14000000 		.4byte	.LFE7-.LFB7
 1452 0050 00000000 		.4byte	.LFB8
 1453 0054 10000000 		.4byte	.LFE8-.LFB8
 1454 0058 00000000 		.4byte	.LFB9
 1455 005c 58000000 		.4byte	.LFE9-.LFB9
 1456 0060 00000000 		.4byte	.LFB10
 1457 0064 10000000 		.4byte	.LFE10-.LFB10
 1458 0068 00000000 		.4byte	0
 1459 006c 00000000 		.4byte	0
 1460              		.section	.debug_ranges,"",%progbits
 1461              	.Ldebug_ranges0:
 1462 0000 08000000 		.4byte	.LBB10
 1463 0004 0A000000 		.4byte	.LBE10
 1464 0008 0C000000 		.4byte	.LBB11
 1465 000c 58000000 		.4byte	.LBE11
 1466 0010 00000000 		.4byte	0
 1467 0014 00000000 		.4byte	0
 1468 0018 02000000 		.4byte	.LBB12
 1469 001c 04000000 		.4byte	.LBE12
 1470 0020 06000000 		.4byte	.LBB18
 1471 0024 08000000 		.4byte	.LBE18
 1472 0028 00000000 		.4byte	0
 1473 002c 00000000 		.4byte	0
 1474 0030 04000000 		.4byte	.LBB15
 1475 0034 06000000 		.4byte	.LBE15
 1476 0038 08000000 		.4byte	.LBB19
 1477 003c 0C000000 		.4byte	.LBE19
 1478 0040 00000000 		.4byte	0
 1479 0044 00000000 		.4byte	0
 1480 0048 00000000 		.4byte	.LBB20
 1481 004c 02000000 		.4byte	.LBE20
 1482 0050 04000000 		.4byte	.LBB27
 1483 0054 06000000 		.4byte	.LBE27
 1484 0058 08000000 		.4byte	.LBB29
 1485 005c 0A000000 		.4byte	.LBE29
 1486 0060 00000000 		.4byte	0
 1487 0064 00000000 		.4byte	0
 1488 0068 02000000 		.4byte	.LBB24
 1489 006c 04000000 		.4byte	.LBE24
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 37


 1490 0070 06000000 		.4byte	.LBB28
 1491 0074 08000000 		.4byte	.LBE28
 1492 0078 00000000 		.4byte	0
 1493 007c 00000000 		.4byte	0
 1494 0080 00000000 		.4byte	.LFB0
 1495 0084 20000000 		.4byte	.LFE0
 1496 0088 00000000 		.4byte	.LFB1
 1497 008c 20000000 		.4byte	.LFE1
 1498 0090 00000000 		.4byte	.LFB2
 1499 0094 78000000 		.4byte	.LFE2
 1500 0098 00000000 		.4byte	.LFB3
 1501 009c 1C000000 		.4byte	.LFE3
 1502 00a0 00000000 		.4byte	.LFB4
 1503 00a4 E4000000 		.4byte	.LFE4
 1504 00a8 00000000 		.4byte	.LFB5
 1505 00ac 0C000000 		.4byte	.LFE5
 1506 00b0 00000000 		.4byte	.LFB6
 1507 00b4 14000000 		.4byte	.LFE6
 1508 00b8 00000000 		.4byte	.LFB7
 1509 00bc 14000000 		.4byte	.LFE7
 1510 00c0 00000000 		.4byte	.LFB8
 1511 00c4 10000000 		.4byte	.LFE8
 1512 00c8 00000000 		.4byte	.LFB9
 1513 00cc 58000000 		.4byte	.LFE9
 1514 00d0 00000000 		.4byte	.LFB10
 1515 00d4 10000000 		.4byte	.LFE10
 1516 00d8 00000000 		.4byte	0
 1517 00dc 00000000 		.4byte	0
 1518              		.section	.debug_line,"",%progbits
 1519              	.Ldebug_line0:
 1520 0000 E0010000 		.section	.debug_str,"MS",%progbits,1
 1520      02005000 
 1520      00000201 
 1520      FB0E0D00 
 1520      01010101 
 1521              	.LASF34:
 1522 0000 63757272 		.ascii	"currDiv\000"
 1522      44697600 
 1523              	.LASF15:
 1524 0008 72656731 		.ascii	"reg16\000"
 1524      3600
 1525              	.LASF2:
 1526 000e 73686F72 		.ascii	"short int\000"
 1526      7420696E 
 1526      7400
 1527              	.LASF29:
 1528 0018 55415254 		.ascii	"UART_RS485_IntClock_SetModeRegister\000"
 1528      5F525334 
 1528      38355F49 
 1528      6E74436C 
 1528      6F636B5F 
 1529              	.LASF27:
 1530 003c 656E6162 		.ascii	"enabled\000"
 1530      6C656400 
 1531              	.LASF31:
 1532 0044 55415254 		.ascii	"UART_RS485_IntClock_ClearModeRegister\000"
 1532      5F525334 
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 38


 1532      38355F49 
 1532      6E74436C 
 1532      6F636B5F 
 1533              	.LASF38:
 1534 006a 433A5C55 		.ascii	"C:\\Users\\MattiaCP\\Desktop\\SoftPro firmware (PSo"
 1534      73657273 
 1534      5C4D6174 
 1534      74696143 
 1534      505C4465 
 1535 0099 4335295C 		.ascii	"C5)\\bootloader.cydsn\000"
 1535      626F6F74 
 1535      6C6F6164 
 1535      65722E63 
 1535      7964736E 
 1536              	.LASF25:
 1537 00ae 72657374 		.ascii	"restart\000"
 1537      61727400 
 1538              	.LASF35:
 1539 00b6 6F6C6453 		.ascii	"oldSrc\000"
 1539      726300
 1540              	.LASF9:
 1541 00bd 75696E74 		.ascii	"uint8\000"
 1541      3800
 1542              	.LASF24:
 1543 00c3 636C6B44 		.ascii	"clkDivider\000"
 1543      69766964 
 1543      657200
 1544              	.LASF37:
 1545 00ce 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_RS485_IntClock.c\000"
 1545      72617465 
 1545      645F536F 
 1545      75726365 
 1545      5C50536F 
 1546              	.LASF11:
 1547 00fb 666C6F61 		.ascii	"float\000"
 1547      7400
 1548              	.LASF18:
 1549 0101 55415254 		.ascii	"UART_RS485_IntClock_Start\000"
 1549      5F525334 
 1549      38355F49 
 1549      6E74436C 
 1549      6F636B5F 
 1550              	.LASF6:
 1551 011b 6C6F6E67 		.ascii	"long long int\000"
 1551      206C6F6E 
 1551      6720696E 
 1551      7400
 1552              	.LASF4:
 1553 0129 6C6F6E67 		.ascii	"long int\000"
 1553      20696E74 
 1553      00
 1554              	.LASF36:
 1555 0132 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1555      43313120 
 1555      352E342E 
 1555      31203230 
 1555      31363036 
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 39


 1556 0165 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1556      20726576 
 1556      6973696F 
 1556      6E203233 
 1556      37373135 
 1557 0198 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects\000"
 1557      66756E63 
 1557      74696F6E 
 1557      2D736563 
 1557      74696F6E 
 1558              	.LASF1:
 1559 01c0 756E7369 		.ascii	"unsigned char\000"
 1559      676E6564 
 1559      20636861 
 1559      7200
 1560              	.LASF30:
 1561 01ce 6D6F6465 		.ascii	"modeBitMask\000"
 1561      4269744D 
 1561      61736B00 
 1562              	.LASF0:
 1563 01da 7369676E 		.ascii	"signed char\000"
 1563      65642063 
 1563      68617200 
 1564              	.LASF7:
 1565 01e6 6C6F6E67 		.ascii	"long long unsigned int\000"
 1565      206C6F6E 
 1565      6720756E 
 1565      7369676E 
 1565      65642069 
 1566              	.LASF39:
 1567 01fd 55415254 		.ascii	"UART_RS485_IntClock_GetModeRegister\000"
 1567      5F525334 
 1567      38355F49 
 1567      6E74436C 
 1567      6F636B5F 
 1568              	.LASF19:
 1569 0221 55415254 		.ascii	"UART_RS485_IntClock_Stop\000"
 1569      5F525334 
 1569      38355F49 
 1569      6E74436C 
 1569      6F636B5F 
 1570              	.LASF8:
 1571 023a 756E7369 		.ascii	"unsigned int\000"
 1571      676E6564 
 1571      20696E74 
 1571      00
 1572              	.LASF3:
 1573 0247 73686F72 		.ascii	"short unsigned int\000"
 1573      7420756E 
 1573      7369676E 
 1573      65642069 
 1573      6E7400
 1574              	.LASF13:
 1575 025a 63686172 		.ascii	"char\000"
 1575      00
 1576              	.LASF33:
 1577 025f 636C6B53 		.ascii	"clkSource\000"
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 40


 1577      6F757263 
 1577      6500
 1578              	.LASF28:
 1579 0269 63757272 		.ascii	"currSrc\000"
 1579      53726300 
 1580              	.LASF26:
 1581 0271 6F6C6444 		.ascii	"oldDivider\000"
 1581      69766964 
 1581      657200
 1582              	.LASF10:
 1583 027c 75696E74 		.ascii	"uint16\000"
 1583      313600
 1584              	.LASF20:
 1585 0283 55415254 		.ascii	"UART_RS485_IntClock_StopBlock\000"
 1585      5F525334 
 1585      38355F49 
 1585      6E74436C 
 1585      6F636B5F 
 1586              	.LASF14:
 1587 02a1 72656738 		.ascii	"reg8\000"
 1587      00
 1588              	.LASF5:
 1589 02a6 6C6F6E67 		.ascii	"long unsigned int\000"
 1589      20756E73 
 1589      69676E65 
 1589      6420696E 
 1589      7400
 1590              	.LASF12:
 1591 02b8 646F7562 		.ascii	"double\000"
 1591      6C6500
 1592              	.LASF23:
 1593 02bf 73746174 		.ascii	"state\000"
 1593      6500
 1594              	.LASF22:
 1595 02c5 55415254 		.ascii	"UART_RS485_IntClock_SetDividerRegister\000"
 1595      5F525334 
 1595      38355F49 
 1595      6E74436C 
 1595      6F636B5F 
 1596              	.LASF21:
 1597 02ec 55415254 		.ascii	"UART_RS485_IntClock_StandbyPower\000"
 1597      5F525334 
 1597      38355F49 
 1597      6E74436C 
 1597      6F636B5F 
 1598              	.LASF16:
 1599 030d 55415254 		.ascii	"UART_RS485_IntClock_GetDividerRegister\000"
 1599      5F525334 
 1599      38355F49 
 1599      6E74436C 
 1599      6F636B5F 
 1600              	.LASF17:
 1601 0334 55415254 		.ascii	"UART_RS485_IntClock_GetSourceRegister\000"
 1601      5F525334 
 1601      38355F49 
 1601      6E74436C 
 1601      6F636B5F 
ARM GAS  C:\Users\MattiaCP\AppData\Local\Temp\cc3dVeqm.s 			page 41


 1602              	.LASF32:
 1603 035a 55415254 		.ascii	"UART_RS485_IntClock_SetSourceRegister\000"
 1603      5F525334 
 1603      38355F49 
 1603      6E74436C 
 1603      6F636B5F 
 1604              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
