Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 11 16:35:07 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             300 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            4 |
| Yes          | No                    | No                     |              34 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------+-------------------------------+------------------+----------------+
|           Clock Signal          |    Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------+-------------------------------+------------------+----------------+
|  S1/baud_clk_reg_n_0            | S1/jtag_rx0        |                               |                1 |              2 |
|  M1/mux_clk_div/temp_out_reg[1] |                    |                               |                2 |              4 |
|  S1/baud_clk_reg_n_0            | S1/sel             | S1/bit_number_send[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                  | transmit_deb/E[0]  |                               |                2 |             16 |
|  clk_IBUF_BUFG                  | transmit_deb/O3[0] |                               |                3 |             16 |
|  clk_IBUF_BUFG                  |                    | S1/ltOp_carry__0_n_4          |                4 |             32 |
|  clk_IBUF_BUFG                  |                    |                               |               31 |            296 |
+---------------------------------+--------------------+-------------------------------+------------------+----------------+


