@I [HLS-0] Workspace /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1 opened at Wed Apr 19 16:58:02 CEST 2017
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7 
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.lib 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.lib 
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_old.lib 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_vivado.lib 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/dsp48e1.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.02 sec.
@I [HLS-100] Execute     source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7.gen 
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command           ap_source returned 0; 0.11 sec.
@I [HLS-100] Command         ap_source returned 0; 0.14 sec.
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.14 sec.
@I [HLS-100] Command     ap_source returned 0; 0.14 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7_fpv6 
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7_hp.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.02 sec.
@I [HLS-100] Execute     source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7_fpv6.gen 
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Command     ap_source returned 0; 0 sec.
@I [HLS-100] Execute     set_part xc7a100tcsg324-1 
@I [HLS-100] Execute       add_library xilinx/artix7/artix7:xc7a100t:csg324:-1 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         license_isbetapart xc7a100t 
@I [HLS-100] Command         license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0.01 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed slow 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0.01 sec.
@I [HLS-100] Execute       add_library xilinx/artix7/artix7_fpv6 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0 sec.
@I [HLS-10] Setting target device to 'xc7a100tcsg324-1'
@I [HLS-100] Command     set_part returned 0; 0.01 sec.
@I [HLS-100] Execute     get_default_platform 
@I [HLS-100] Command     get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -speed slow 
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Command   open_solution returned 0; 0.21 sec.
@I [HLS-100] Execute   set_part xc7a100tcsg324-1 -tool vivado 
@I [HLS-100] Execute     add_library xilinx/artix7/artix7:xc7a100t:csg324:-1 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       license_isbetapart xc7a100t 
@I [HLS-100] Command       license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed slow 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0 sec.
@I [HLS-100] Execute     add_library xilinx/artix7/artix7_fpv6 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0 sec.
@I [HLS-100] Command   set_part returned 0; 0.01 sec.
@I [HLS-100] Execute   create_clock -period 10 -name default 
@I [HLS-100] Command   create_clock returned 0; 0 sec.
@I [HLS-100] Execute   source ./hls_filterbank/solution1/directives.tcl 
@I [HLS-100] Command   ap_source returned 0; 0 sec.
@I [HLS-100] Execute   csynth_design 
@I [HLS-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
@I [HLS-10] Analyzing design file 'filterbank.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling filterbank.c as C
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "filterbank.c"  -o "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 0.16 sec.
@I [HLS-100] Execute       is_encrypted /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "filterbank.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c" 
@I [HLS-100] Command       clang returned 0; 0.15 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c.ap-line.c /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c.ap-line.c"  -m "filterbank_core_hwa" -o "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c.ap-cdt.c" -c --pp --directive /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/solution1.directive --source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/filterbank.c --error /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --pd --p2d /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db --sd --scff /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-100] Command       cdt returned 0; 1.13 sec.
@I [HLS-0] Marker-Pragma convertor: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pp.0.c.ap-cdt.c /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pragma.0.c /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pragma.0.c.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pragma.2.c" 
@I [HLS-100] Command       clang returned 0; 0.14 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.13 sec.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 534 ; free virtual = 9830
@I [HLS-0] Linking Release ...
@I [HLS-100] Execute       llvm-ld /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.bc -disable-opt -L/opt/Xilinx/Vivado_HLS/2016.4/lnx64/lib -lm_basic -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o 
@I [HLS-100] Command       llvm-ld returned 0; 0.05 sec.
@I [HLS-100] Execute       disassemble /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o 
@I [HLS-100] Execute         is_encrypted /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.05 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-0] Linking Debug ...
@I [HLS-100] Execute       llvm-ld /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank.g.bc -disable-opt -L/opt/Xilinx/Vivado_HLS/2016.4/lnx64/lib -lm_basic -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g 
@I [HLS-100] Command       llvm-ld returned 0; 0.06 sec.
@I [HLS-100] Execute       disassemble /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g 
@I [HLS-100] Execute         is_encrypted /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.06 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 562 ; free virtual = 9858
@I [HLS-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
@I [HLS-100] Execute         cleanup_all_models 
@I [HLS-100] Command         cleanup_all_models returned 0; 0 sec.
@I [HLS-10] Starting code transformations ...
@I [HLS-100] Execute         transform -promote-dbg-pointer /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.pp.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.pp.0.bc -f 
@I [HLS-100] Command         transform returned 0; 0.01 sec.
@I [HLS-100] Execute         llvm-ld /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado_HLS/2016.4/lnx64/lib -lfloatconversion -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.0 
@I [HLS-100] Command         llvm-ld returned 0; 0.08 sec.
@I [HLS-0] Running Standard Transforms...
@I [HLS-100] Execute         transform -hls -share-std-xform -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filterbank_core_hwa -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -promote-dbg-pointer -norm-name /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.0.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
@I [HLS-100] Command         transform returned 0; 0.08 sec.
@I [HLS-100] Execute         disassemble /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.1 /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.1 
@I [HLS-100] Execute           is_encrypted /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.1.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.09 sec.
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 561 ; free virtual = 9857
@I [HLS-10] Checking synthesizability ...
@I [HLS-0] Checking Synthesizability 1/2..
@I [HLS-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.1.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.2.prechk.bc -f 
@I [HLS-100] Command         transform returned 0; 0.11 sec.
@I [HLS-0] Checking Synthesizability 2/2..
@I [HLS-100] Execute         transform -syn-check /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
@I [HLS-100] Command         transform returned 0; 0.01 sec.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 561 ; free virtual = 9857
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.g.1.bc to /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] Presyn 1...
@I [HLS-100] Execute         transform -hls -tmp /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.1.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.1.tmp.bc -f 
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (filterbank.c:79) in function 'filterbank_core_hwa' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.5' (filterbank.c:107) in function 'filterbank_core_hwa' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (filterbank.c:82) in function 'filterbank_core_hwa' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.5.1' (filterbank.c:110) in function 'filterbank_core_hwa' completely.
@I [HLS-100] Command         transform returned 0; 0.87 sec.
@I [HLS-0] Presyn 2...
@I [HLS-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
@I [HLS-100] Command         transform returned 0; 0.55 sec.
@I [HLS-100] Execute         disassemble /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.2 /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.2 
@I [HLS-100] Execute           is_encrypted /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.2.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.06 sec.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 452.852 ; gain = 140.582 ; free physical = 558 ; free virtual = 9855
@I [HLS-0] Building ssdm...
@I [HLS-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -cdfg-build /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.2.bc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
@W [XFORM-542] Cannot flatten a loop nest 'Loop-2' (filterbank.c:62:9) in function 'filterbank_core_hwa' : 
               more than one sub loop.
@I [HLS-100] Command         transform returned 0; 1.73 sec.
@I [HLS-100] Execute         disassemble /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.3 /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.3 
@I [HLS-100] Execute           is_encrypted /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.o.3.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.05 sec.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 452.852 ; gain = 140.582 ; free physical = 536 ; free virtual = 9832
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command       opt_and_import_c returned 0; 3.65 sec.
@I [HLS-100] Command     elaborate returned 0; 5.93 sec.
@I [HLS-100] Execute     autosyn 
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'filterbank_core_hwa' ...
@I [HLS-100] Execute       ap_set_top_model filterbank_core_hwa 
@I [HLS-100] Command       ap_set_top_model returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list filterbank_core_hwa -filter all-wo-channel -topdown 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model filterbank_core_hwa 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list filterbank_core_hwa -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Model list for configure: filterbank_core_hwa
@I [HLS-0] Configuring Module : filterbank_core_hwa ...
@I [HLS-100] Execute       set_default_model filterbank_core_hwa 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit filterbank_core_hwa 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0.01 sec.
@I [HLS-0] Model list for preprocess: filterbank_core_hwa
@I [HLS-0] Preprocessing Module: filterbank_core_hwa ...
@I [HLS-100] Execute       set_default_model filterbank_core_hwa 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model filterbank_core_hwa 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0.08 sec.
@I [HLS-100] Execute       rtl_gen_preprocess filterbank_core_hwa 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for synthesis: filterbank_core_hwa
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'filterbank_core_hwa' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model filterbank_core_hwa 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model filterbank_core_hwa 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@W [SCHED-69] Unable to schedule 'load' operation ('r_load_1', filterbank.c:84) on array 'r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 32, Depth: 166.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.5'.
@W [SCHED-69] Unable to schedule 'load' operation ('Vect_Up_load_2', filterbank.c:112) on array 'Vect_Up', filterbank.c:68 due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 16, Depth: 166.
@I [SCHED-61] Pipelining loop 'Loop 2.6'.
@W [SCHED-69] Unable to schedule 'store' operation (filterbank.c:120) of variable 'tmp_20_53', filterbank.c:120 on array 'y' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 3.18 sec.
@I [HLS-111]  Elapsed time: 9.71 seconds; current allocated memory: 78.320 MB.
@I [HLS-100] Execute       report -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.31 sec.
@I [HLS-100] Execute       db_write -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.11 sec.
@I [HLS-0] Finish scheduling filterbank_core_hwa.
@I [HLS-100] Execute       set_default_model filterbank_core_hwa 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model filterbank_core_hwa 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=filterbank_core_hwa
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.58 sec.
@I [HLS-111]  Elapsed time: 1 seconds; current allocated memory: 85.506 MB.
@I [HLS-100] Execute       report -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.31 sec.
@I [HLS-100] Execute       db_write -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.15 sec.
@I [HLS-0] Finish binding filterbank_core_hwa.
@I [HLS-100] Execute       get_model_list filterbank_core_hwa -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Execute       rtl_gen_preprocess filterbank_core_hwa 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for RTL generation: filterbank_core_hwa
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filterbank_core_hwa' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model filterbank_core_hwa -vendor xilinx -mg_file /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.compgen.tcl 
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/r' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/y' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/H' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/F' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'filterbank_core_hwa' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_H' to 'filterbank_core_hbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_Dn' to 'filterbank_core_hcud' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_Up' to 'filterbank_core_hdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_F' to 'filterbank_core_heOg' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_fadd_32ns_32ns_32_5_full_dsp' to 'filterbank_core_hfYi' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_fmul_32ns_32ns_32_4_max_dsp' to 'filterbank_core_hg8j' due to the length limit 20
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/r_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/r_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/H_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/H_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/F_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/F_Din_A' to 0.
@I [RTGEN-100] Generating core module 'filterbank_core_hfYi': 2 instance(s).
@I [RTGEN-100] Generating core module 'filterbank_core_hg8j': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'filterbank_core_hwa'.
@I [HLS-100] Command       create_rtl_model returned 0; 1.23 sec.
@I [HLS-111]  Elapsed time: 1.69 seconds; current allocated memory: 94.633 MB.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl filterbank_core_hwa -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/syn/systemc/filterbank_core_hwa -synmodules filterbank_core_hwa 
@I [HLS-100] Command       gen_rtl returned 0; 0.03 sec.
@I [HLS-100] Execute       gen_rtl filterbank_core_hwa -istop -style xilinx -f -lang vhdl -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/syn/vhdl/filterbank_core_hwa 
@I [HLS-100] Command       gen_rtl returned 0; 0.23 sec.
@I [HLS-100] Execute       gen_rtl filterbank_core_hwa -istop -style xilinx -f -lang vlog -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/syn/verilog/filterbank_core_hwa 
@I [HLS-100] Command       gen_rtl returned 0; 0.14 sec.
@I [HLS-100] Execute       export_constraint_db -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.constraint.tcl -f -tool general 
@I [HLS-100] Command       export_constraint_db returned 0; 0 sec.
@I [HLS-100] Execute       report -model filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.design.xml -verbose -f -dv 
@I [HLS-100] Command       report returned 0; 0.21 sec.
@I [HLS-100] Execute       report -model filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.sdaccel.xml -verbose -f -sdaccel 
@I [HLS-100] Command       report returned 0; 0.36 sec.
@I [HLS-100] Execute       gen_tb_info filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa -p /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0 sec.
@I [HLS-100] Execute       report -model filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/syn/report/filterbank_core_hwa_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.11 sec.
@I [HLS-100] Execute       report -model filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/syn/report/filterbank_core_hwa_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.11 sec.
@I [HLS-100] Execute       report -model filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.39 sec.
@I [HLS-100] Execute       db_write -model filterbank_core_hwa -o /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.23 sec.
@I [HLS-100] Execute       sc_get_clocks filterbank_core_hwa 
@I [HLS-100] Command       sc_get_clocks returned 0; 0 sec.
@I [HLS-100] Execute       sc_get_portdomain filterbank_core_hwa 
@I [HLS-100] Command       sc_get_portdomain returned 0; 0 sec.
@I [HLS-0] Model list for RTL component generation: filterbank_core_hwa
@I [HLS-0] Handling components in module [filterbank_core_hwa] ... 
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.compgen.tcl 
@I [HLS-0] Found component filterbank_core_hfYi.
@I [HLS-0] Append model filterbank_core_hfYi
@I [HLS-0] Found component filterbank_core_hg8j.
@I [HLS-0] Append model filterbank_core_hg8j
@I [HLS-0] Found component filterbank_core_hbkb.
@I [HLS-0] Append model filterbank_core_hbkb
@I [HLS-0] Found component filterbank_core_hcud.
@I [HLS-0] Append model filterbank_core_hcud
@I [HLS-0] Found component filterbank_core_hdEe.
@I [HLS-0] Append model filterbank_core_hdEe
@I [HLS-0] Found component filterbank_core_heOg.
@I [HLS-0] Append model filterbank_core_heOg
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Append model filterbank_core_hwa
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: filterbank_core_hfYi filterbank_core_hg8j filterbank_core_hbkb filterbank_core_hcud filterbank_core_hdEe filterbank_core_heOg filterbank_core_hwa
@I [HLS-0] To file: write model filterbank_core_hfYi
@I [HLS-0] To file: write model filterbank_core_hg8j
@I [HLS-0] To file: write model filterbank_core_hbkb
@I [HLS-0] To file: write model filterbank_core_hcud
@I [HLS-0] To file: write model filterbank_core_hdEe
@I [HLS-0] To file: write model filterbank_core_heOg
@I [HLS-0] To file: write model filterbank_core_hwa
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Execute       export_ssdm /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/a.export.ll 
@I [HLS-100] Command       export_ssdm returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/common.gen 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/APCoreGen.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/op.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/op_simcore.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/interface.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7.gen 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute               source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Execute               source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command               ap_source returned 0; 0.01 sec.
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command             ap_source returned 0; 0.08 sec.
@I [HLS-100] Command           ap_source returned 0; 0.12 sec.
@I [HLS-100] Execute           source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.12 sec.
@I [HLS-100] Command       ap_source returned 0; 0.12 sec.
@I [HLS-100] Execute       source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/artix7/artix7_fpv6.gen 
@I [HLS-100] Execute         source /opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/.autopilot/db/filterbank_core_hwa.compgen.tcl 
@I [RTMG-278] Implementing memory 'filterbank_core_hbkb_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filterbank_core_hcud_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filterbank_core_hdEe_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filterbank_core_heOg_ram' using block RAMs.
@I [HLS-100] Command       ap_source returned 0; 0.06 sec.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 452.852 ; gain = 140.582 ; free physical = 487 ; free virtual = 9802
@I [SYSC-301] Generating SystemC RTL for filterbank_core_hwa.
@I [VHDL-304] Generating VHDL RTL for filterbank_core_hwa.
@I [VLOG-307] Generating Verilog RTL for filterbank_core_hwa.
@I [HLS-100] Command     autosyn returned 0; 8.19 sec.
@I [HLS-100] Command   csynth_design returned 0; 14.12 sec.
@I [HLS-100] Command ap_source returned 0; 14.35 sec.
@I [HLS-100] Execute cleanup_all 
@I [HLS-100] Command cleanup_all returned 0; 0.03 sec.
