Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\pahle\Documents\Research\ITCLab\COMMHARD\TINYRO\MAX10NIOS.qsys --block-symbol-file --output-directory=C:\Users\pahle\Documents\Research\ITCLab\COMMHARD\TINYRO\MAX10NIOS --family="MAX 10" --part=10M04SCE144C8G
Progress: Loading TINYRO/MAX10NIOS.qsys
Progress: Reading input file
Progress: Adding Stream_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module Stream_0
Progress: Adding busy [altera_avalon_pio 22.1]
Progress: Parameterizing module busy
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding ena [altera_avalon_pio 22.1]
Progress: Parameterizing module ena
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_ram
Progress: Adding request [altera_avalon_pio 22.1]
Progress: Parameterizing module request
Progress: Adding response [altera_avalon_pio 22.1]
Progress: Parameterizing module response
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 22.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MAX10NIOS.busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MAX10NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MAX10NIOS.response: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MAX10NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MAX10NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\pahle\Documents\Research\ITCLab\COMMHARD\TINYRO\MAX10NIOS.qsys --synthesis=VHDL --output-directory=C:\Users\pahle\Documents\Research\ITCLab\COMMHARD\TINYRO\MAX10NIOS\synthesis --family="MAX 10" --part=10M04SCE144C8G
Progress: Loading TINYRO/MAX10NIOS.qsys
Progress: Reading input file
Progress: Adding Stream_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module Stream_0
Progress: Adding busy [altera_avalon_pio 22.1]
Progress: Parameterizing module busy
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding ena [altera_avalon_pio 22.1]
Progress: Parameterizing module ena
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_ram
Progress: Adding request [altera_avalon_pio 22.1]
Progress: Parameterizing module request
Progress: Adding response [altera_avalon_pio 22.1]
Progress: Parameterizing module response
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 22.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MAX10NIOS.busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MAX10NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MAX10NIOS.response: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MAX10NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MAX10NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: MAX10NIOS: Generating MAX10NIOS "MAX10NIOS" for QUARTUS_SYNTH
Info: Stream_0: Starting RTL generation for module 'MAX10NIOS_Stream_0'
Info: Stream_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MAX10NIOS_Stream_0 --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0058_Stream_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0058_Stream_0_gen//MAX10NIOS_Stream_0_component_configuration.pl  --do_build_sim=0  ]
Info: Stream_0: Done RTL generation for module 'MAX10NIOS_Stream_0'
Info: Stream_0: "MAX10NIOS" instantiated altera_avalon_pio "Stream_0"
Info: busy: Starting RTL generation for module 'MAX10NIOS_busy'
Info: busy:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MAX10NIOS_busy --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0059_busy_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0059_busy_gen//MAX10NIOS_busy_component_configuration.pl  --do_build_sim=0  ]
Info: busy: Done RTL generation for module 'MAX10NIOS_busy'
Info: busy: "MAX10NIOS" instantiated altera_avalon_pio "busy"
Info: ena: Starting RTL generation for module 'MAX10NIOS_ena'
Info: ena:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MAX10NIOS_ena --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0060_ena_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0060_ena_gen//MAX10NIOS_ena_component_configuration.pl  --do_build_sim=0  ]
Info: ena: Done RTL generation for module 'MAX10NIOS_ena'
Info: ena: "MAX10NIOS" instantiated altera_avalon_pio "ena"
Info: jtag_uart_0: Starting RTL generation for module 'MAX10NIOS_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MAX10NIOS_jtag_uart_0 --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0061_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0061_jtag_uart_0_gen//MAX10NIOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'MAX10NIOS_jtag_uart_0'
Info: jtag_uart_0: "MAX10NIOS" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "MAX10NIOS" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_ram: Starting RTL generation for module 'MAX10NIOS_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MAX10NIOS_onchip_ram --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0062_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0062_onchip_ram_gen//MAX10NIOS_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'MAX10NIOS_onchip_ram'
Info: onchip_ram: "MAX10NIOS" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: response: Starting RTL generation for module 'MAX10NIOS_response'
Info: response:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MAX10NIOS_response --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0063_response_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0063_response_gen//MAX10NIOS_response_component_configuration.pl  --do_build_sim=0  ]
Info: response: Done RTL generation for module 'MAX10NIOS_response'
Info: response: "MAX10NIOS" instantiated altera_avalon_pio "response"
Info: sysid_qsys_0: "MAX10NIOS" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'MAX10NIOS_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MAX10NIOS_timer_0 --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0065_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0065_timer_0_gen//MAX10NIOS_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'MAX10NIOS_timer_0'
Info: timer_0: "MAX10NIOS" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MAX10NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "MAX10NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MAX10NIOS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'MAX10NIOS_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=MAX10NIOS_nios2_gen2_0_cpu --dir=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0068_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/pahle/AppData/Local/Temp/alt0385_8542735769845498961.dir/0068_cpu_gen//MAX10NIOS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.10.24 11:10:17 (*) Starting Nios II generation
Info: cpu: # 2025.10.24 11:10:17 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.10.24 11:10:17 (*)   Creating all objects for CPU
Info: cpu: # 2025.10.24 11:10:17 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.10.24 11:10:17 (*)   Creating plain-text RTL
Info: cpu: # 2025.10.24 11:10:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MAX10NIOS_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/pahle/Documents/Research/ITCLab/COMMHARD/TINYRO/MAX10NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/pahle/Documents/Research/ITCLab/COMMHARD/TINYRO/MAX10NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/pahle/Documents/Research/ITCLab/COMMHARD/TINYRO/MAX10NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: MAX10NIOS: Done "MAX10NIOS" with 32 modules, 46 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
