
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000480                       # Number of seconds simulated
sim_ticks                                   479516800                       # Number of ticks simulated
final_tick                                  479516800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152736                       # Simulator instruction rate (inst/s)
host_op_rate                                   279803                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              406236404                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682760                       # Number of bytes of host memory used
host_seconds                                     1.18                       # Real time elapsed on the host
sim_insts                                      180286                       # Number of instructions simulated
sim_ops                                        330274                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           400                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            72512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           154368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              226880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        72512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72512                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst              1133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2412                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3545                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           151218894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           321924070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              473142964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      151218894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         151218894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          151218894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          321924070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             473142964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3545                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  226880                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   226880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                870                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                886                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                902                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                828                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                936                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                906                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                884                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      479431600                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   7090                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3268                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3282                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      264                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      250                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1263                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     178.825020                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    128.992178                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    153.751607                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63              4      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          604     47.82%     48.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          189     14.96%     63.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          122      9.66%     72.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           67      5.30%     78.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           64      5.07%     83.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           38      3.01%     86.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           37      2.93%     89.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          138     10.93%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1263                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                     159031180                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                318556180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    53175000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22430.35                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 44930.35                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        473.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     473.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         11.09                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     11.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.13                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      5821                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.10                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      135241.64                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.10                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              3860214.246000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              1353394.425600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             12178249.104000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3249579.060000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          7104854.736000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          184163.918400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     3133233.216960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     15549.263520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      170200.175040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            31249438.145520                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              65.168592                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             299392900                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        749600                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15217500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      25383900                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7619132                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      164118700                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    266427968                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   34                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       67471                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       17121                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1692                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       69775                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       479516800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1198792                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      180286                       # Number of instructions committed
system.cpu.committedOps                        330274                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         73808                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               6.649390                       # CPI: cycles per instruction
system.cpu.ipc                               0.150390                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.39%      0.39% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  253310     76.70%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                     61      0.02%     77.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.34%     77.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.67%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                  54608     16.53%     94.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 16484      4.99%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.24%     99.88% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   330274                       # Class of committed instruction
system.cpu.tickCycles                          490737                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          708055                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               853                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1119.944665                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.434699                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1119.944665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.546848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.546848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             85085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            85085                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        63545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63545                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15920                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         79465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            79465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        79465                       # number of overall hits
system.cpu.dcache.overall_hits::total           79465                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2061                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          948                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3009                       # number of overall misses
system.cpu.dcache.overall_misses::total          3009                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    176989200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    176989200                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     77245600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77245600                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    254234800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    254234800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    254234800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    254234800                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        65606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        65606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        82474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        82474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.031415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031415                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.056201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056201                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036484                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 85875.400291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85875.400291                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81482.700422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81482.700422                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84491.458956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84491.458956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84491.458956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84491.458956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu.dcache.writebacks::total               470                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          380                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          380                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          398                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2043                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          568                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2611                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    173921200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    173921200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     48149600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48149600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    222070800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    222070800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    222070800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    222070800                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031658                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85130.298581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85130.298581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84770.422535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84770.422535                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85052.010724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85052.010724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85052.010724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85052.010724                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               442                       # number of replacements
system.cpu.icache.tags.tagsinuse           573.021033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               68546                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1228                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.819218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   573.021033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.559591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.559591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             71003                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            71003                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        68546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           68546                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         68546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            68546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        68546                       # number of overall hits
system.cpu.icache.overall_hits::total           68546                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1229                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1229                       # number of overall misses
system.cpu.icache.overall_misses::total          1229                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    102466000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102466000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    102466000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102466000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    102466000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102466000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        69775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        69775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        69775                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        69775                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        69775                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        69775                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.017614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017614                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.017614                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017614                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.017614                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017614                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83373.474369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83373.474369                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 83373.474369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83373.474369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 83373.474369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83373.474369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1229                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1229                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    101483600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101483600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    101483600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101483600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    101483600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101483600                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017614                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017614                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017614                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017614                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82574.125305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82574.125305                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82574.125305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82574.125305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82574.125305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82574.125305                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           5135                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3271                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           470                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               825                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                568                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               568                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3272                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2899                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6075                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8974                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       197184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   275776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3840                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001563                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.039503                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3834     99.84%     99.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3840                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2430000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1473600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3133599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2052.160248                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1588                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3545                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.447955                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   692.215181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1359.945067                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.010562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.020751                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.031313                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3545                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3022                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.054092                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                44617                       # Number of tag accesses
system.l2cache.tags.data_accesses               44617                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          470                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          470                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            35                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               35                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           95                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          164                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          259                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               95                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              199                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 294                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              95                       # number of overall hits
system.l2cache.overall_hits::cpu.data             199                       # number of overall hits
system.l2cache.overall_hits::total                294                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          533                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            533                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1134                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1879                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3013                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1134                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2412                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3546                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1134                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2412                       # number of overall misses
system.l2cache.overall_misses::total             3546                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     47167200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47167200                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     99209600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    170088000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    269297600                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     99209600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    217255200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    316464800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     99209600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    217255200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    316464800                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          470                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          470                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          568                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          568                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1229                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2043                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1229                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2611                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3840                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1229                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2611                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3840                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.938380                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.938380                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.922701                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.919726                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.920844                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.922701                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.923784                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.923438                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.922701                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.923784                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.923438                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 88493.808630                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 88493.808630                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 87486.419753                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 90520.489622                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89378.559575                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 87486.419753                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 90072.636816                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 89245.572476                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 87486.419753                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 90072.636816                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 89245.572476                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data          533                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          533                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1134                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1879                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3013                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1134                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2412                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3546                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1134                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2412                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3546                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     42903200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42903200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     90145600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    155056000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    245201600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     90145600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    197959200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    288104800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     90145600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    197959200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    288104800                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.938380                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.938380                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.922701                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.919726                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.920844                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.922701                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.923784                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.923438                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.922701                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.923784                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.923438                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80493.808630                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80493.808630                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79493.474427                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82520.489622                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81381.214736                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79493.474427                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 82072.636816                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81247.828539                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79493.474427                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 82072.636816                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81247.828539                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3545                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    479516800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3012                       # Transaction distribution
system.membus.trans_dist::ReadExReq               533                       # Transaction distribution
system.membus.trans_dist::ReadExResp              533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3012                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3545                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3545    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3545                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1418000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7585460                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
