
raspbian-preinstalled/eqn:     file format elf32-littlearm


Disassembly of section .init:

00010d00 <.init>:
   10d00:	push	{r3, lr}
   10d04:	bl	11864 <__printf_chk@plt+0x910>
   10d08:	pop	{r3, pc}

Disassembly of section .plt:

00010d0c <__aeabi_atexit@plt-0x14>:
   10d0c:	push	{lr}		; (str lr, [sp, #-4]!)
   10d10:	ldr	lr, [pc, #4]	; 10d1c <__aeabi_atexit@plt-0x4>
   10d14:	add	lr, pc, lr
   10d18:	ldr	pc, [lr, #8]!
   10d1c:	andeq	fp, r2, r0, lsl r2

00010d20 <__aeabi_atexit@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #176128	; 0x2b000
   10d28:	ldr	pc, [ip, #528]!	; 0x210

00010d2c <strtol@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #176128	; 0x2b000
   10d34:	ldr	pc, [ip, #520]!	; 0x208

00010d38 <free@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #176128	; 0x2b000
   10d40:	ldr	pc, [ip, #512]!	; 0x200

00010d44 <strncmp@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #176128	; 0x2b000
   10d4c:	ldr	pc, [ip, #504]!	; 0x1f8

00010d50 <__aeabi_uidivmod@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #176128	; 0x2b000
   10d58:	ldr	pc, [ip, #496]!	; 0x1f0

00010d5c <exit@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #176128	; 0x2b000
   10d64:	ldr	pc, [ip, #488]!	; 0x1e8

00010d68 <strerror@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #176128	; 0x2b000
   10d70:	ldr	pc, [ip, #480]!	; 0x1e0

00010d74 <stpcpy@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #176128	; 0x2b000
   10d7c:	ldr	pc, [ip, #472]!	; 0x1d8

00010d80 <puts@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #176128	; 0x2b000
   10d88:	ldr	pc, [ip, #464]!	; 0x1d0

00010d8c <putchar@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #176128	; 0x2b000
   10d94:	ldr	pc, [ip, #456]!	; 0x1c8

00010d98 <_Znaj@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #176128	; 0x2b000
   10da0:	ldr	pc, [ip, #448]!	; 0x1c0

00010da4 <abort@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #176128	; 0x2b000
   10dac:	ldr	pc, [ip, #440]!	; 0x1b8

00010db0 <setbuf@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #176128	; 0x2b000
   10db8:	ldr	pc, [ip, #432]!	; 0x1b0

00010dbc <realloc@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #176128	; 0x2b000
   10dc4:	ldr	pc, [ip, #424]!	; 0x1a8

00010dc8 <strcpy@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #176128	; 0x2b000
   10dd0:	ldr	pc, [ip, #416]!	; 0x1a0

00010dd4 <strcat@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #176128	; 0x2b000
   10ddc:	ldr	pc, [ip, #408]!	; 0x198

00010de0 <__stack_chk_fail@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #176128	; 0x2b000
   10de8:	ldr	pc, [ip, #400]!	; 0x190

00010dec <__cxa_end_cleanup@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #176128	; 0x2b000
   10df4:	ldr	pc, [ip, #392]!	; 0x188

00010df8 <putc@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #176128	; 0x2b000
   10e00:	ldr	pc, [ip, #384]!	; 0x180

00010e04 <getc@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #176128	; 0x2b000
   10e0c:	ldr	pc, [ip, #376]!	; 0x178

00010e10 <_ZdaPv@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #176128	; 0x2b000
   10e18:	ldr	pc, [ip, #368]!	; 0x170

00010e1c <__ctype_b_loc@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #176128	; 0x2b000
   10e24:	ldr	pc, [ip, #360]!	; 0x168

00010e28 <ferror@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #176128	; 0x2b000
   10e30:	ldr	pc, [ip, #352]!	; 0x160

00010e34 <fputc@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #176128	; 0x2b000
   10e3c:	ldr	pc, [ip, #344]!	; 0x158

00010e40 <fwrite@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #176128	; 0x2b000
   10e48:	ldr	pc, [ip, #336]!	; 0x150

00010e4c <memcpy@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #176128	; 0x2b000
   10e54:	ldr	pc, [ip, #328]!	; 0x148

00010e58 <malloc@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #176128	; 0x2b000
   10e60:	ldr	pc, [ip, #320]!	; 0x140

00010e64 <strlen@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #176128	; 0x2b000
   10e6c:	ldr	pc, [ip, #312]!	; 0x138

00010e70 <__snprintf_chk@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #176128	; 0x2b000
   10e78:	ldr	pc, [ip, #304]!	; 0x130

00010e7c <fclose@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #176128	; 0x2b000
   10e84:	ldr	pc, [ip, #296]!	; 0x128

00010e88 <write@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #176128	; 0x2b000
   10e90:	ldr	pc, [ip, #288]!	; 0x120

00010e94 <__gxx_personality_v0@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #176128	; 0x2b000
   10e9c:	ldr	pc, [ip, #280]!	; 0x118

00010ea0 <_exit@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #176128	; 0x2b000
   10ea8:	ldr	pc, [ip, #272]!	; 0x110

00010eac <strcmp@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #176128	; 0x2b000
   10eb4:	ldr	pc, [ip, #264]!	; 0x108

00010eb8 <__errno_location@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #176128	; 0x2b000
   10ec0:	ldr	pc, [ip, #256]!	; 0x100

00010ec4 <memchr@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #176128	; 0x2b000
   10ecc:	ldr	pc, [ip, #248]!	; 0xf8

00010ed0 <sscanf@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #176128	; 0x2b000
   10ed8:	ldr	pc, [ip, #240]!	; 0xf0

00010edc <fflush@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #176128	; 0x2b000
   10ee4:	ldr	pc, [ip, #232]!	; 0xe8

00010ee8 <fopen64@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #176128	; 0x2b000
   10ef0:	ldr	pc, [ip, #224]!	; 0xe0

00010ef4 <memcmp@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #176128	; 0x2b000
   10efc:	ldr	pc, [ip, #216]!	; 0xd8

00010f00 <__sprintf_chk@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #176128	; 0x2b000
   10f08:	ldr	pc, [ip, #208]!	; 0xd0

00010f0c <fputs@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #176128	; 0x2b000
   10f14:	ldr	pc, [ip, #200]!	; 0xc8

00010f18 <getenv@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #176128	; 0x2b000
   10f20:	ldr	pc, [ip, #192]!	; 0xc0

00010f24 <__libc_start_main@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #176128	; 0x2b000
   10f2c:	ldr	pc, [ip, #184]!	; 0xb8

00010f30 <__gmon_start__@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #176128	; 0x2b000
   10f38:	ldr	pc, [ip, #176]!	; 0xb0

00010f3c <__cxa_pure_virtual@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #176128	; 0x2b000
   10f44:	ldr	pc, [ip, #168]!	; 0xa8

00010f48 <strchr@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #176128	; 0x2b000
   10f50:	ldr	pc, [ip, #160]!	; 0xa0

00010f54 <__printf_chk@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #176128	; 0x2b000
   10f5c:	ldr	pc, [ip, #152]!	; 0x98

Disassembly of section .text:

00010f60 <_Znwj@@Base-0xfb00>:
   10f60:	ldr	r3, [pc, #1380]	; 114cc <__printf_chk@plt+0x578>
   10f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f68:	mov	r5, r0
   10f6c:	ldr	r0, [pc, #1372]	; 114d0 <__printf_chk@plt+0x57c>
   10f70:	ldr	fp, [pc, #1372]	; 114d4 <__printf_chk@plt+0x580>
   10f74:	ldr	r2, [r1]
   10f78:	sub	sp, sp, #52	; 0x34
   10f7c:	ldr	r3, [r3]
   10f80:	mov	r6, r1
   10f84:	ldr	r0, [r0]
   10f88:	ldr	r1, [pc, #1352]	; 114d8 <__printf_chk@plt+0x584>
   10f8c:	str	r2, [fp]
   10f90:	str	r3, [sp, #44]	; 0x2c
   10f94:	bl	10db0 <setbuf@plt>
   10f98:	ldr	r8, [pc, #1340]	; 114dc <__printf_chk@plt+0x588>
   10f9c:	ldr	r7, [pc, #1340]	; 114e0 <__printf_chk@plt+0x58c>
   10fa0:	ldr	r9, [pc, #1340]	; 114e4 <__printf_chk@plt+0x590>
   10fa4:	mov	sl, #1
   10fa8:	mov	r4, #0
   10fac:	str	r4, [sp]
   10fb0:	mov	r3, r8
   10fb4:	mov	r2, r7
   10fb8:	mov	r1, r6
   10fbc:	mov	r0, r5
   10fc0:	bl	2061c <__printf_chk@plt+0xf6c8>
   10fc4:	cmn	r0, #1
   10fc8:	beq	112dc <__printf_chk@plt+0x388>
   10fcc:	cmp	r0, #100	; 0x64
   10fd0:	beq	1119c <__printf_chk@plt+0x248>
   10fd4:	ble	1100c <__printf_chk@plt+0xb8>
   10fd8:	cmp	r0, #114	; 0x72
   10fdc:	beq	1118c <__printf_chk@plt+0x238>
   10fe0:	bgt	11040 <__printf_chk@plt+0xec>
   10fe4:	cmp	r0, #109	; 0x6d
   10fe8:	beq	11150 <__printf_chk@plt+0x1fc>
   10fec:	cmp	r0, #112	; 0x70
   10ff0:	beq	1124c <__printf_chk@plt+0x2f8>
   10ff4:	cmp	r0, #102	; 0x66
   10ff8:	beq	11108 <__printf_chk@plt+0x1b4>
   10ffc:	ldr	r1, [pc, #1252]	; 114e8 <__printf_chk@plt+0x594>
   11000:	mov	r0, #376	; 0x178
   11004:	bl	1ef88 <__printf_chk@plt+0xe034>
   11008:	b	10fa8 <__printf_chk@plt+0x54>
   1100c:	cmp	r0, #77	; 0x4d
   11010:	beq	11140 <__printf_chk@plt+0x1ec>
   11014:	ble	1108c <__printf_chk@plt+0x138>
   11018:	cmp	r0, #82	; 0x52
   1101c:	beq	110e4 <__printf_chk@plt+0x190>
   11020:	cmp	r0, #84	; 0x54
   11024:	beq	11210 <__printf_chk@plt+0x2bc>
   11028:	cmp	r0, #78	; 0x4e
   1102c:	bne	10ffc <__printf_chk@plt+0xa8>
   11030:	ldr	r3, [pc, #1204]	; 114ec <__printf_chk@plt+0x598>
   11034:	mov	r2, #1
   11038:	str	r2, [r3, #20]
   1103c:	b	10fa8 <__printf_chk@plt+0x54>
   11040:	cmp	r0, #118	; 0x76
   11044:	beq	11124 <__printf_chk@plt+0x1d0>
   11048:	cmp	r0, #256	; 0x100
   1104c:	beq	110ec <__printf_chk@plt+0x198>
   11050:	cmp	r0, #115	; 0x73
   11054:	bne	10ffc <__printf_chk@plt+0xa8>
   11058:	ldr	r0, [r9]
   1105c:	bl	15604 <__printf_chk@plt+0x46b0>
   11060:	cmp	r0, #0
   11064:	bne	10fa8 <__printf_chk@plt+0x54>
   11068:	ldr	r1, [r9]
   1106c:	add	r0, sp, #24
   11070:	bl	1f384 <__printf_chk@plt+0xe430>
   11074:	ldr	r3, [pc, #1140]	; 114f0 <__printf_chk@plt+0x59c>
   11078:	add	r1, sp, #24
   1107c:	mov	r2, r3
   11080:	ldr	r0, [pc, #1132]	; 114f4 <__printf_chk@plt+0x5a0>
   11084:	bl	1f770 <__printf_chk@plt+0xe81c>
   11088:	b	10fa8 <__printf_chk@plt+0x54>
   1108c:	cmp	r0, #67	; 0x43
   11090:	beq	11114 <__printf_chk@plt+0x1c0>
   11094:	cmp	r0, #68	; 0x44
   11098:	bne	110c0 <__printf_chk@plt+0x16c>
   1109c:	ldr	r3, [pc, #1100]	; 114f0 <__printf_chk@plt+0x59c>
   110a0:	ldr	r0, [pc, #1104]	; 114f8 <__printf_chk@plt+0x5a4>
   110a4:	mov	r2, r3
   110a8:	mov	r1, r3
   110ac:	bl	1f7b4 <__printf_chk@plt+0xe860>
   110b0:	ldr	r3, [pc, #1076]	; 114ec <__printf_chk@plt+0x598>
   110b4:	mov	r2, #1
   110b8:	str	r2, [r3, #40]	; 0x28
   110bc:	b	10fa8 <__printf_chk@plt+0x54>
   110c0:	cmp	r0, #63	; 0x3f
   110c4:	bne	10ffc <__printf_chk@plt+0xa8>
   110c8:	ldr	r3, [pc, #1024]	; 114d0 <__printf_chk@plt+0x57c>
   110cc:	ldr	r2, [fp]
   110d0:	ldr	r1, [pc, #1060]	; 114fc <__printf_chk@plt+0x5a8>
   110d4:	ldr	r0, [r3]
   110d8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   110dc:	mov	r0, #1
   110e0:	bl	10d5c <exit@plt>
   110e4:	mov	sl, #0
   110e8:	b	10fac <__printf_chk@plt+0x58>
   110ec:	ldr	r3, [pc, #1036]	; 11500 <__printf_chk@plt+0x5ac>
   110f0:	ldr	r2, [fp]
   110f4:	ldr	r1, [pc, #1024]	; 114fc <__printf_chk@plt+0x5a8>
   110f8:	ldr	r0, [r3]
   110fc:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   11100:	mov	r0, #0
   11104:	bl	10d5c <exit@plt>
   11108:	ldr	r0, [r9]
   1110c:	bl	15758 <__printf_chk@plt+0x4804>
   11110:	b	10fa8 <__printf_chk@plt+0x54>
   11114:	ldr	r3, [pc, #976]	; 114ec <__printf_chk@plt+0x598>
   11118:	mov	r2, #1
   1111c:	str	r2, [r3, #4]
   11120:	b	10fa8 <__printf_chk@plt+0x54>
   11124:	ldr	r3, [pc, #984]	; 11504 <__printf_chk@plt+0x5b0>
   11128:	ldr	r1, [pc, #984]	; 11508 <__printf_chk@plt+0x5b4>
   1112c:	mov	r0, #1
   11130:	ldr	r2, [r3]
   11134:	bl	10f54 <__printf_chk@plt>
   11138:	mov	r0, #0
   1113c:	bl	10d5c <exit@plt>
   11140:	ldr	r1, [r9]
   11144:	ldr	r0, [pc, #960]	; 1150c <__printf_chk@plt+0x5b8>
   11148:	bl	20d50 <_ZdlPv@@Base+0x2a0>
   1114c:	b	10fa8 <__printf_chk@plt+0x54>
   11150:	add	r2, sp, #8
   11154:	ldr	r1, [pc, #948]	; 11510 <__printf_chk@plt+0x5bc>
   11158:	ldr	r0, [r9]
   1115c:	bl	10ed0 <sscanf@plt>
   11160:	cmp	r0, #1
   11164:	beq	112d0 <__printf_chk@plt+0x37c>
   11168:	ldr	r1, [r9]
   1116c:	add	r0, sp, #24
   11170:	bl	1f384 <__printf_chk@plt+0xe430>
   11174:	ldr	r3, [pc, #884]	; 114f0 <__printf_chk@plt+0x59c>
   11178:	add	r1, sp, #24
   1117c:	mov	r2, r3
   11180:	ldr	r0, [pc, #908]	; 11514 <__printf_chk@plt+0x5c0>
   11184:	bl	1f770 <__printf_chk@plt+0xe81c>
   11188:	b	10fa8 <__printf_chk@plt+0x54>
   1118c:	ldr	r3, [pc, #856]	; 114ec <__printf_chk@plt+0x598>
   11190:	mov	r2, #1
   11194:	str	r2, [r3, #36]	; 0x24
   11198:	b	10fa8 <__printf_chk@plt+0x54>
   1119c:	ldr	r3, [r9]
   111a0:	ldrb	r1, [r3]
   111a4:	cmp	r1, #0
   111a8:	beq	111f8 <__printf_chk@plt+0x2a4>
   111ac:	ldrb	r3, [r3, #1]
   111b0:	cmp	r3, #0
   111b4:	beq	111f8 <__printf_chk@plt+0x2a4>
   111b8:	ldr	r2, [pc, #856]	; 11518 <__printf_chk@plt+0x5c4>
   111bc:	ldrb	r0, [r2, r1]
   111c0:	cmp	r0, #0
   111c4:	bne	111d8 <__printf_chk@plt+0x284>
   111c8:	ldrb	r2, [r2, r3]
   111cc:	cmp	r2, #0
   111d0:	beq	11448 <__printf_chk@plt+0x4f4>
   111d4:	mov	r1, r3
   111d8:	add	r0, sp, #24
   111dc:	bl	1f3d0 <__printf_chk@plt+0xe47c>
   111e0:	ldr	r3, [pc, #776]	; 114f0 <__printf_chk@plt+0x59c>
   111e4:	add	r1, sp, #24
   111e8:	mov	r2, r3
   111ec:	ldr	r0, [pc, #808]	; 1151c <__printf_chk@plt+0x5c8>
   111f0:	bl	1f770 <__printf_chk@plt+0xe81c>
   111f4:	b	10fa8 <__printf_chk@plt+0x54>
   111f8:	ldr	r3, [pc, #752]	; 114f0 <__printf_chk@plt+0x59c>
   111fc:	ldr	r0, [pc, #796]	; 11520 <__printf_chk@plt+0x5cc>
   11200:	mov	r2, r3
   11204:	mov	r1, r3
   11208:	bl	1f770 <__printf_chk@plt+0xe81c>
   1120c:	b	10fa8 <__printf_chk@plt+0x54>
   11210:	ldr	r4, [r9]
   11214:	ldr	r3, [pc, #776]	; 11524 <__printf_chk@plt+0x5d0>
   11218:	mov	r0, r4
   1121c:	ldr	r1, [pc, #772]	; 11528 <__printf_chk@plt+0x5d4>
   11220:	str	r4, [r3]
   11224:	bl	10eac <strcmp@plt>
   11228:	cmp	r0, #0
   1122c:	bne	11270 <__printf_chk@plt+0x31c>
   11230:	ldr	r2, [pc, #692]	; 114ec <__printf_chk@plt+0x598>
   11234:	mov	r1, #1
   11238:	ldr	r3, [pc, #748]	; 1152c <__printf_chk@plt+0x5d8>
   1123c:	str	r1, [r2, #28]
   11240:	ldr	r2, [pc, #732]	; 11524 <__printf_chk@plt+0x5d0>
   11244:	str	r3, [r2]
   11248:	b	10fa8 <__printf_chk@plt+0x54>
   1124c:	add	r2, sp, #8
   11250:	ldr	r1, [pc, #696]	; 11510 <__printf_chk@plt+0x5bc>
   11254:	ldr	r0, [r9]
   11258:	bl	10ed0 <sscanf@plt>
   1125c:	cmp	r0, #1
   11260:	bne	11168 <__printf_chk@plt+0x214>
   11264:	ldr	r0, [sp, #8]
   11268:	bl	156e8 <__printf_chk@plt+0x4794>
   1126c:	b	10fa8 <__printf_chk@plt+0x54>
   11270:	ldr	r1, [pc, #696]	; 11530 <__printf_chk@plt+0x5dc>
   11274:	mov	r0, r4
   11278:	bl	10eac <strcmp@plt>
   1127c:	cmp	r0, #0
   11280:	beq	112bc <__printf_chk@plt+0x368>
   11284:	mov	r0, r4
   11288:	ldr	r1, [pc, #676]	; 11534 <__printf_chk@plt+0x5e0>
   1128c:	bl	10eac <strcmp@plt>
   11290:	cmp	r0, #0
   11294:	bne	10fa8 <__printf_chk@plt+0x54>
   11298:	ldr	r3, [pc, #588]	; 114ec <__printf_chk@plt+0x598>
   1129c:	mov	r2, #1
   112a0:	ldr	r1, [pc, #648]	; 11530 <__printf_chk@plt+0x5dc>
   112a4:	str	r2, [r3]
   112a8:	str	r2, [r3, #32]
   112ac:	ldr	r3, [pc, #624]	; 11524 <__printf_chk@plt+0x5d0>
   112b0:	mov	sl, #0
   112b4:	str	r1, [r3]
   112b8:	b	10fa8 <__printf_chk@plt+0x54>
   112bc:	ldr	r3, [pc, #552]	; 114ec <__printf_chk@plt+0x598>
   112c0:	mov	r2, #1
   112c4:	mov	sl, r0
   112c8:	str	r2, [r3]
   112cc:	b	10fa8 <__printf_chk@plt+0x54>
   112d0:	ldr	r0, [sp, #8]
   112d4:	bl	15928 <__printf_chk@plt+0x49d4>
   112d8:	b	10fa8 <__printf_chk@plt+0x54>
   112dc:	ldr	r4, [pc, #576]	; 11524 <__printf_chk@plt+0x5d0>
   112e0:	ldr	r0, [r4]
   112e4:	bl	12bac <__printf_chk@plt+0x1c58>
   112e8:	bl	18a00 <__printf_chk@plt+0x7aac>
   112ec:	ldr	r0, [pc, #580]	; 11538 <__printf_chk@plt+0x5e4>
   112f0:	bl	10d80 <puts@plt>
   112f4:	ldr	r3, [pc, #496]	; 114ec <__printf_chk@plt+0x598>
   112f8:	ldr	r3, [r3]
   112fc:	cmp	r3, #0
   11300:	beq	1148c <__printf_chk@plt+0x538>
   11304:	cmp	sl, #0
   11308:	bne	11458 <__printf_chk@plt+0x504>
   1130c:	ldr	r3, [pc, #552]	; 1153c <__printf_chk@plt+0x5e8>
   11310:	ldr	r3, [r3]
   11314:	cmp	r3, r5
   11318:	bge	113a4 <__printf_chk@plt+0x450>
   1131c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11320:	add	r4, r6, r5, lsl #2
   11324:	ldr	r7, [pc, #532]	; 11540 <__printf_chk@plt+0x5ec>
   11328:	ldr	r5, [pc, #532]	; 11544 <__printf_chk@plt+0x5f0>
   1132c:	ldr	r8, [pc, #444]	; 114f0 <__printf_chk@plt+0x59c>
   11330:	add	r6, r6, r3, lsl #2
   11334:	sub	r4, r4, #4
   11338:	b	11354 <__printf_chk@plt+0x400>
   1133c:	ldr	r3, [pc, #516]	; 11548 <__printf_chk@plt+0x5f4>
   11340:	mov	r1, r5
   11344:	ldr	r0, [r3]
   11348:	bl	11b34 <__printf_chk@plt+0xbe0>
   1134c:	cmp	r4, r6
   11350:	beq	113b4 <__printf_chk@plt+0x460>
   11354:	ldr	r9, [r6, #4]!
   11358:	mov	r1, r5
   1135c:	mov	r0, r9
   11360:	bl	10eac <strcmp@plt>
   11364:	cmp	r0, #0
   11368:	beq	1133c <__printf_chk@plt+0x3e8>
   1136c:	bl	10eb8 <__errno_location@plt>
   11370:	mov	r3, #0
   11374:	mov	r1, r7
   11378:	mov	sl, r0
   1137c:	mov	r0, r9
   11380:	str	r3, [sl]
   11384:	bl	10ee8 <fopen64@plt>
   11388:	subs	r9, r0, #0
   1138c:	beq	11410 <__printf_chk@plt+0x4bc>
   11390:	ldr	r1, [r6]
   11394:	bl	11b34 <__printf_chk@plt+0xbe0>
   11398:	mov	r0, r9
   1139c:	bl	10e7c <fclose@plt>
   113a0:	b	1134c <__printf_chk@plt+0x3f8>
   113a4:	ldr	r3, [pc, #412]	; 11548 <__printf_chk@plt+0x5f4>
   113a8:	ldr	r1, [pc, #404]	; 11544 <__printf_chk@plt+0x5f0>
   113ac:	ldr	r0, [r3]
   113b0:	bl	11b34 <__printf_chk@plt+0xbe0>
   113b4:	ldr	r4, [pc, #324]	; 11500 <__printf_chk@plt+0x5ac>
   113b8:	ldr	r0, [r4]
   113bc:	bl	10e28 <ferror@plt>
   113c0:	cmp	r0, #0
   113c4:	bne	113f8 <__printf_chk@plt+0x4a4>
   113c8:	ldr	r0, [r4]
   113cc:	bl	10edc <fflush@plt>
   113d0:	cmp	r0, #0
   113d4:	blt	113f8 <__printf_chk@plt+0x4a4>
   113d8:	ldr	r3, [pc, #236]	; 114cc <__printf_chk@plt+0x578>
   113dc:	ldr	r2, [sp, #44]	; 0x2c
   113e0:	mov	r0, #0
   113e4:	ldr	r3, [r3]
   113e8:	cmp	r2, r3
   113ec:	bne	114c8 <__printf_chk@plt+0x574>
   113f0:	add	sp, sp, #52	; 0x34
   113f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   113f8:	ldr	r3, [pc, #240]	; 114f0 <__printf_chk@plt+0x59c>
   113fc:	ldr	r0, [pc, #328]	; 1154c <__printf_chk@plt+0x5f8>
   11400:	mov	r2, r3
   11404:	mov	r1, r3
   11408:	bl	1f7f8 <__printf_chk@plt+0xe8a4>
   1140c:	b	113d8 <__printf_chk@plt+0x484>
   11410:	ldr	r1, [r6]
   11414:	add	r0, sp, #8
   11418:	bl	1f384 <__printf_chk@plt+0xe430>
   1141c:	ldr	r0, [sl]
   11420:	bl	10d68 <strerror@plt>
   11424:	mov	r1, r0
   11428:	add	r0, sp, #24
   1142c:	bl	1f384 <__printf_chk@plt+0xe430>
   11430:	mov	r3, r8
   11434:	add	r2, sp, #24
   11438:	add	r1, sp, #8
   1143c:	ldr	r0, [pc, #268]	; 11550 <__printf_chk@plt+0x5fc>
   11440:	bl	1f7f8 <__printf_chk@plt+0xe8a4>
   11444:	b	1134c <__printf_chk@plt+0x3f8>
   11448:	ldr	r2, [pc, #156]	; 114ec <__printf_chk@plt+0x598>
   1144c:	strb	r1, [r2, #8]
   11450:	strb	r3, [r2, #24]
   11454:	b	10fa8 <__printf_chk@plt+0x54>
   11458:	add	r2, sp, #24
   1145c:	ldr	r1, [pc, #240]	; 11554 <__printf_chk@plt+0x600>
   11460:	ldr	r0, [pc, #164]	; 1150c <__printf_chk@plt+0x5b8>
   11464:	bl	20e1c <_ZdlPv@@Base+0x36c>
   11468:	subs	r4, r0, #0
   1146c:	beq	1130c <__printf_chk@plt+0x3b8>
   11470:	ldr	r1, [sp, #24]
   11474:	bl	11b34 <__printf_chk@plt+0xbe0>
   11478:	mov	r0, r4
   1147c:	bl	10e7c <fclose@plt>
   11480:	ldr	r0, [sp, #24]
   11484:	bl	10d38 <free@plt>
   11488:	b	1130c <__printf_chk@plt+0x3b8>
   1148c:	ldr	r3, [fp]
   11490:	ldr	r2, [r4]
   11494:	ldr	r1, [pc, #188]	; 11558 <__printf_chk@plt+0x604>
   11498:	mov	r0, #1
   1149c:	bl	10f54 <__printf_chk@plt>
   114a0:	ldr	r2, [r4]
   114a4:	ldr	r3, [fp]
   114a8:	ldr	r1, [pc, #172]	; 1155c <__printf_chk@plt+0x608>
   114ac:	mov	r0, #1
   114b0:	bl	10f54 <__printf_chk@plt>
   114b4:	ldr	r2, [r4]
   114b8:	ldr	r1, [pc, #160]	; 11560 <__printf_chk@plt+0x60c>
   114bc:	mov	r0, #1
   114c0:	bl	10f54 <__printf_chk@plt>
   114c4:	b	11304 <__printf_chk@plt+0x3b0>
   114c8:	bl	10de0 <__stack_chk_fail@plt>
   114cc:			; <UNDEFINED> instruction: 0x0003bdb8
   114d0:	andeq	ip, r3, r8, asr #29
   114d4:	andeq	r0, r4, r0, ror #6
   114d8:	andeq	ip, r3, r4, lsl #30
   114dc:	andeq	r3, r2, r8, asr sl
   114e0:	muleq	r2, r4, fp
   114e4:	andeq	r0, r4, r0, ror r3
   114e8:	andeq	r3, r2, r0, lsl #25
   114ec:	ldrdeq	ip, [r3], -r4
   114f0:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   114f4:	andeq	r3, r2, r0, lsr #24
   114f8:	andeq	r3, r2, r8, asr #24
   114fc:	andeq	r3, r2, r0, asr fp
   11500:	andeq	ip, r3, ip, asr #29
   11504:			; <UNDEFINED> instruction: 0x0003ceb4
   11508:	andeq	r3, r2, ip, lsr #23
   1150c:	andeq	r0, r4, r8, asr r3
   11510:	andeq	r3, r2, r4, lsr ip
   11514:	andeq	r3, r2, r8, lsr ip
   11518:			; <UNDEFINED> instruction: 0x0003cdb4
   1151c:	andeq	r3, r2, ip, ror #23
   11520:	andeq	r3, r2, r8, asr #23
   11524:	andeq	ip, r3, r4, lsr #27
   11528:	andeq	r3, r2, r0, lsl #24
   1152c:	andeq	r6, r2, r0, lsr #1
   11530:	andeq	r3, r2, r8, lsl #24
   11534:	andeq	r3, r2, r0, lsl ip
   11538:	andeq	r3, r2, r0, lsr #25
   1153c:	andeq	ip, r3, r8, lsr #27
   11540:	ldrdeq	r5, [r2], -ip
   11544:	andeq	r3, r2, r4, ror #27
   11548:	andeq	ip, r3, r0, asr #29
   1154c:	strdeq	r3, [r2], -ip
   11550:	andeq	r3, r2, r8, ror #27
   11554:	ldrdeq	r3, [r2], -ip
   11558:	andeq	r3, r2, r0, asr #25
   1155c:	andeq	r3, r2, r0, lsr #26
   11560:	andeq	r3, r2, r8, ror sp
   11564:	ldr	r0, [pc]	; 1156c <__printf_chk@plt+0x618>
   11568:	b	1f330 <__printf_chk@plt+0xe3dc>
   1156c:	andeq	ip, r3, r0, lsl #30
   11570:	push	{r4, r5, r6, lr}
   11574:	mov	r4, #3
   11578:	ldr	r0, [pc, #140]	; 1160c <__printf_chk@plt+0x6b8>
   1157c:	bl	1f330 <__printf_chk@plt+0xe3dc>
   11580:	ldr	r0, [pc, #136]	; 11610 <__printf_chk@plt+0x6bc>
   11584:	bl	127a0 <__printf_chk@plt+0x184c>
   11588:	ldr	r2, [pc, #132]	; 11614 <__printf_chk@plt+0x6c0>
   1158c:	ldr	r1, [pc, #132]	; 11618 <__printf_chk@plt+0x6c4>
   11590:	ldr	r0, [pc, #120]	; 11610 <__printf_chk@plt+0x6bc>
   11594:	bl	10d20 <__aeabi_atexit@plt>
   11598:	ldr	r0, [pc, #124]	; 1161c <__printf_chk@plt+0x6c8>
   1159c:	bl	212d0 <_ZdlPv@@Base+0x820>
   115a0:	ldr	r2, [pc, #108]	; 11614 <__printf_chk@plt+0x6c0>
   115a4:	ldr	r1, [pc, #116]	; 11620 <__printf_chk@plt+0x6cc>
   115a8:	ldr	r0, [pc, #108]	; 1161c <__printf_chk@plt+0x6c8>
   115ac:	bl	10d20 <__aeabi_atexit@plt>
   115b0:	ldr	r6, [pc, #108]	; 11624 <__printf_chk@plt+0x6d0>
   115b4:	mov	r5, r6
   115b8:	mov	r0, r5
   115bc:	bl	212d0 <_ZdlPv@@Base+0x820>
   115c0:	sub	r4, r4, #1
   115c4:	cmn	r4, #1
   115c8:	add	r5, r5, #12
   115cc:	bne	115b8 <__printf_chk@plt+0x664>
   115d0:	ldr	r2, [pc, #60]	; 11614 <__printf_chk@plt+0x6c0>
   115d4:	ldr	r1, [pc, #76]	; 11628 <__printf_chk@plt+0x6d4>
   115d8:	mov	r0, #0
   115dc:	pop	{r4, r5, r6, lr}
   115e0:	b	10d20 <__aeabi_atexit@plt>
   115e4:	rsb	r4, r4, #3
   115e8:	mov	r3, #12
   115ec:	mla	r4, r3, r4, r6
   115f0:	cmp	r4, r6
   115f4:	bne	115fc <__printf_chk@plt+0x6a8>
   115f8:	bl	10dec <__cxa_end_cleanup@plt>
   115fc:	sub	r4, r4, #12
   11600:	mov	r0, r4
   11604:	bl	2142c <_ZdlPv@@Base+0x97c>
   11608:	b	115f0 <__printf_chk@plt+0x69c>
   1160c:	andeq	lr, r3, r8, asr pc
   11610:	andeq	lr, r3, r4, lsr pc
   11614:	andeq	ip, r3, r4
   11618:	andeq	r2, r1, r8, ror #8
   1161c:	andeq	lr, r3, r8, asr #30
   11620:	andeq	r1, r2, ip, lsr #8
   11624:	andeq	lr, r3, r4, lsl #30
   11628:	andeq	r2, r1, r8, ror r5
   1162c:	ldr	r0, [pc]	; 11634 <__printf_chk@plt+0x6e0>
   11630:	b	1f330 <__printf_chk@plt+0xe3dc>
   11634:	andeq	lr, r3, r4, ror pc
   11638:	ldr	r0, [pc]	; 11640 <__printf_chk@plt+0x6ec>
   1163c:	b	1f330 <__printf_chk@plt+0xe3dc>
   11640:	andeq	lr, r3, r0, lsl #31
   11644:	ldr	r0, [pc]	; 1164c <__printf_chk@plt+0x6f8>
   11648:	b	1f330 <__printf_chk@plt+0xe3dc>
   1164c:	andeq	lr, r3, r4, lsl #31
   11650:	ldr	r0, [pc]	; 11658 <__printf_chk@plt+0x704>
   11654:	b	1f330 <__printf_chk@plt+0xe3dc>
   11658:	andeq	lr, r3, r8, lsl #31
   1165c:	push	{r4, lr}
   11660:	ldr	r0, [pc, #60]	; 116a4 <__printf_chk@plt+0x750>
   11664:	bl	1f330 <__printf_chk@plt+0xe3dc>
   11668:	ldr	r3, [pc, #56]	; 116a8 <__printf_chk@plt+0x754>
   1166c:	mov	r2, #0
   11670:	add	r1, r3, #2048	; 0x800
   11674:	str	r2, [r3]
   11678:	str	r2, [r3, #4]
   1167c:	add	r3, r3, #8
   11680:	cmp	r1, r3
   11684:	bne	11674 <__printf_chk@plt+0x720>
   11688:	ldr	r0, [pc, #28]	; 116ac <__printf_chk@plt+0x758>
   1168c:	bl	1849c <__printf_chk@plt+0x7548>
   11690:	ldr	r2, [pc, #24]	; 116b0 <__printf_chk@plt+0x75c>
   11694:	ldr	r1, [pc, #24]	; 116b4 <__printf_chk@plt+0x760>
   11698:	ldr	r0, [pc, #12]	; 116ac <__printf_chk@plt+0x758>
   1169c:	pop	{r4, lr}
   116a0:	b	10d20 <__aeabi_atexit@plt>
   116a4:	muleq	r3, r8, r7
   116a8:	andeq	lr, r3, ip, lsl #31
   116ac:	andeq	pc, r3, ip, lsl #15
   116b0:	andeq	ip, r3, r4
   116b4:	andeq	r7, r1, r0, ror #30
   116b8:	ldr	r0, [pc]	; 116c0 <__printf_chk@plt+0x76c>
   116bc:	b	1f330 <__printf_chk@plt+0xe3dc>
   116c0:	muleq	r3, ip, r7
   116c4:	ldr	r0, [pc]	; 116cc <__printf_chk@plt+0x778>
   116c8:	b	1f330 <__printf_chk@plt+0xe3dc>
   116cc:	andeq	pc, r3, r0, lsr #15
   116d0:	ldr	r0, [pc]	; 116d8 <__printf_chk@plt+0x784>
   116d4:	b	1f330 <__printf_chk@plt+0xe3dc>
   116d8:	andeq	pc, r3, r4, lsr #15
   116dc:	ldr	r0, [pc]	; 116e4 <__printf_chk@plt+0x790>
   116e0:	b	1f330 <__printf_chk@plt+0xe3dc>
   116e4:	andeq	pc, r3, r8, lsr #15
   116e8:	ldr	r0, [pc]	; 116f0 <__printf_chk@plt+0x79c>
   116ec:	b	1f330 <__printf_chk@plt+0xe3dc>
   116f0:	andeq	pc, r3, ip, lsr #15
   116f4:	ldr	r0, [pc]	; 116fc <__printf_chk@plt+0x7a8>
   116f8:	b	1f330 <__printf_chk@plt+0xe3dc>
   116fc:			; <UNDEFINED> instruction: 0x0003f7b0
   11700:	ldr	r0, [pc]	; 11708 <__printf_chk@plt+0x7b4>
   11704:	b	1f330 <__printf_chk@plt+0xe3dc>
   11708:			; <UNDEFINED> instruction: 0x0003f7b4
   1170c:	ldr	r3, [pc, #12]	; 11720 <__printf_chk@plt+0x7cc>
   11710:	ldr	r3, [r3]
   11714:	cmp	r3, #0
   11718:	bxne	lr
   1171c:	b	1efe4 <__printf_chk@plt+0xe090>
   11720:	andeq	pc, r3, r4, asr #15
   11724:	push	{r4, lr}
   11728:	ldr	r0, [pc, #16]	; 11740 <__printf_chk@plt+0x7ec>
   1172c:	bl	10f18 <getenv@plt>
   11730:	cmp	r0, #0
   11734:	ldrne	r3, [pc, #8]	; 11744 <__printf_chk@plt+0x7f0>
   11738:	strne	r0, [r3]
   1173c:	pop	{r4, pc}
   11740:	andeq	sl, r2, r0, lsr #1
   11744:	andeq	ip, r3, r4, lsr #27
   11748:	ldr	r3, [pc, #8]	; 11758 <__printf_chk@plt+0x804>
   1174c:	mov	r2, #0
   11750:	str	r2, [r3]
   11754:	bx	lr
   11758:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1175c:	ldr	r0, [pc]	; 11764 <__printf_chk@plt+0x810>
   11760:	b	1f330 <__printf_chk@plt+0xe3dc>
   11764:	andeq	r0, r4, r0, asr #6
   11768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1176c:	sub	sp, sp, #12
   11770:	ldr	r8, [pc, #156]	; 11814 <__printf_chk@plt+0x8c0>
   11774:	ldr	r7, [pc, #156]	; 11818 <__printf_chk@plt+0x8c4>
   11778:	ldr	r4, [pc, #156]	; 1181c <__printf_chk@plt+0x8c8>
   1177c:	mov	fp, #1
   11780:	ldr	r6, [pc, #152]	; 11820 <__printf_chk@plt+0x8cc>
   11784:	ldr	r5, [pc, #152]	; 11824 <__printf_chk@plt+0x8d0>
   11788:	mov	r3, fp
   1178c:	mov	r2, r8
   11790:	mov	r1, r7
   11794:	mov	r0, r4
   11798:	str	fp, [sp]
   1179c:	bl	20b7c <_ZdlPv@@Base+0xcc>
   117a0:	add	sl, r4, #8
   117a4:	mov	r9, #0
   117a8:	mov	r2, r6
   117ac:	mov	r1, r5
   117b0:	mov	r0, r4
   117b4:	bl	10d20 <__aeabi_atexit@plt>
   117b8:	mov	r3, fp
   117bc:	mov	r2, r8
   117c0:	mov	r1, r7
   117c4:	mov	r0, sl
   117c8:	str	r9, [sp]
   117cc:	bl	20b7c <_ZdlPv@@Base+0xcc>
   117d0:	add	r4, r4, #16
   117d4:	mov	r2, r6
   117d8:	mov	r1, r5
   117dc:	mov	r0, sl
   117e0:	bl	10d20 <__aeabi_atexit@plt>
   117e4:	mov	r2, r8
   117e8:	mov	r1, r7
   117ec:	str	r9, [sp]
   117f0:	mov	r3, r9
   117f4:	mov	r0, r4
   117f8:	bl	20b7c <_ZdlPv@@Base+0xcc>
   117fc:	mov	r2, r6
   11800:	mov	r1, r5
   11804:	mov	r0, r4
   11808:	add	sp, sp, #12
   1180c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11810:	b	10d20 <__aeabi_atexit@plt>
   11814:	andeq	sl, r2, r4, lsl r3
   11818:	andeq	sl, r2, ip, ror r3
   1181c:	andeq	r0, r4, r8, asr #6
   11820:	andeq	ip, r3, r4
   11824:	andeq	r0, r2, r0, lsr sp
   11828:	mov	fp, #0
   1182c:	mov	lr, #0
   11830:	pop	{r1}		; (ldr r1, [sp], #4)
   11834:	mov	r2, sp
   11838:	push	{r2}		; (str r2, [sp, #-4]!)
   1183c:	push	{r0}		; (str r0, [sp, #-4]!)
   11840:	ldr	ip, [pc, #16]	; 11858 <__printf_chk@plt+0x904>
   11844:	push	{ip}		; (str ip, [sp, #-4]!)
   11848:	ldr	r0, [pc, #12]	; 1185c <__printf_chk@plt+0x908>
   1184c:	ldr	r3, [pc, #12]	; 11860 <__printf_chk@plt+0x90c>
   11850:	bl	10f24 <__libc_start_main@plt>
   11854:	bl	10da4 <abort@plt>
   11858:	andeq	r3, r2, r8, asr #20
   1185c:	andeq	r0, r1, r0, ror #30
   11860:	andeq	r3, r2, r8, ror #19
   11864:	ldr	r3, [pc, #20]	; 11880 <__printf_chk@plt+0x92c>
   11868:	ldr	r2, [pc, #20]	; 11884 <__printf_chk@plt+0x930>
   1186c:	add	r3, pc, r3
   11870:	ldr	r2, [r3, r2]
   11874:	cmp	r2, #0
   11878:	bxeq	lr
   1187c:	b	10f30 <__gmon_start__@plt>
   11880:			; <UNDEFINED> instruction: 0x0002a6b8
   11884:	andeq	r0, r0, ip, asr #1
   11888:	ldr	r0, [pc, #24]	; 118a8 <__printf_chk@plt+0x954>
   1188c:	ldr	r3, [pc, #24]	; 118ac <__printf_chk@plt+0x958>
   11890:	cmp	r3, r0
   11894:	bxeq	lr
   11898:	ldr	r3, [pc, #16]	; 118b0 <__printf_chk@plt+0x95c>
   1189c:	cmp	r3, #0
   118a0:	bxeq	lr
   118a4:	bx	r3
   118a8:	andeq	ip, r3, r0, asr #29
   118ac:	andeq	ip, r3, r0, asr #29
   118b0:	andeq	r0, r0, r0
   118b4:	ldr	r0, [pc, #36]	; 118e0 <__printf_chk@plt+0x98c>
   118b8:	ldr	r1, [pc, #36]	; 118e4 <__printf_chk@plt+0x990>
   118bc:	sub	r1, r1, r0
   118c0:	asr	r1, r1, #2
   118c4:	add	r1, r1, r1, lsr #31
   118c8:	asrs	r1, r1, #1
   118cc:	bxeq	lr
   118d0:	ldr	r3, [pc, #16]	; 118e8 <__printf_chk@plt+0x994>
   118d4:	cmp	r3, #0
   118d8:	bxeq	lr
   118dc:	bx	r3
   118e0:	andeq	ip, r3, r0, asr #29
   118e4:	andeq	ip, r3, r0, asr #29
   118e8:	andeq	r0, r0, r0
   118ec:	push	{r4, lr}
   118f0:	ldr	r4, [pc, #24]	; 11910 <__printf_chk@plt+0x9bc>
   118f4:	ldrb	r3, [r4]
   118f8:	cmp	r3, #0
   118fc:	popne	{r4, pc}
   11900:	bl	11888 <__printf_chk@plt+0x934>
   11904:	mov	r3, #1
   11908:	strb	r3, [r4]
   1190c:	pop	{r4, pc}
   11910:	ldrdeq	ip, [r3], -r0
   11914:	b	118b4 <__printf_chk@plt+0x960>
   11918:	ldrb	r3, [r0]
   1191c:	b	11924 <__printf_chk@plt+0x9d0>
   11920:	mov	r0, r2
   11924:	cmp	r3, #0
   11928:	beq	119ec <__printf_chk@plt+0xa98>
   1192c:	cmp	r3, r1
   11930:	bxeq	lr
   11934:	cmp	r3, #92	; 0x5c
   11938:	add	r2, r0, #1
   1193c:	ldrb	r3, [r0, #1]
   11940:	bne	11920 <__printf_chk@plt+0x9cc>
   11944:	cmp	r3, #103	; 0x67
   11948:	bhi	11978 <__printf_chk@plt+0xa24>
   1194c:	cmp	r3, #102	; 0x66
   11950:	bcs	11988 <__printf_chk@plt+0xa34>
   11954:	cmp	r3, #42	; 0x2a
   11958:	beq	11988 <__printf_chk@plt+0xa34>
   1195c:	cmp	r3, #92	; 0x5c
   11960:	beq	11920 <__printf_chk@plt+0x9cc>
   11964:	cmp	r3, #0
   11968:	beq	11920 <__printf_chk@plt+0x9cc>
   1196c:	add	r2, r0, #2
   11970:	ldrb	r3, [r0, #2]
   11974:	b	11920 <__printf_chk@plt+0x9cc>
   11978:	cmp	r3, #107	; 0x6b
   1197c:	beq	11988 <__printf_chk@plt+0xa34>
   11980:	cmp	r3, #110	; 0x6e
   11984:	bne	1196c <__printf_chk@plt+0xa18>
   11988:	ldrb	r3, [r0, #2]
   1198c:	add	r2, r0, #2
   11990:	cmp	r3, #40	; 0x28
   11994:	beq	119f4 <__printf_chk@plt+0xaa0>
   11998:	bls	119dc <__printf_chk@plt+0xa88>
   1199c:	cmp	r3, #91	; 0x5b
   119a0:	beq	119b8 <__printf_chk@plt+0xa64>
   119a4:	cmp	r3, #92	; 0x5c
   119a8:	addne	r2, r0, #3
   119ac:	ldrbne	r3, [r0, #3]
   119b0:	b	11920 <__printf_chk@plt+0x9cc>
   119b4:	mov	r2, r3
   119b8:	ldrb	r0, [r2, #1]
   119bc:	add	r3, r2, #1
   119c0:	cmp	r0, #0
   119c4:	bxeq	lr
   119c8:	cmp	r0, #93	; 0x5d
   119cc:	bne	119b4 <__printf_chk@plt+0xa60>
   119d0:	ldrb	r3, [r2, #2]
   119d4:	add	r2, r2, #2
   119d8:	b	11920 <__printf_chk@plt+0x9cc>
   119dc:	cmp	r3, #0
   119e0:	addne	r2, r0, #3
   119e4:	ldrbne	r3, [r0, #3]
   119e8:	b	11920 <__printf_chk@plt+0x9cc>
   119ec:	mov	r0, r3
   119f0:	bx	lr
   119f4:	ldrb	r3, [r0, #3]
   119f8:	cmp	r3, #0
   119fc:	cmpne	r3, #92	; 0x5c
   11a00:	addeq	r2, r0, #3
   11a04:	beq	11920 <__printf_chk@plt+0x9cc>
   11a08:	ldrb	r3, [r0, #4]
   11a0c:	cmp	r3, #92	; 0x5c
   11a10:	cmpne	r3, #0
   11a14:	addeq	r2, r0, #4
   11a18:	addne	r2, r0, #5
   11a1c:	ldrbne	r3, [r0, #5]
   11a20:	b	11920 <__printf_chk@plt+0x9cc>
   11a24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a28:	sub	sp, sp, #28
   11a2c:	ldr	sl, [pc, #236]	; 11b20 <__printf_chk@plt+0xbcc>
   11a30:	mov	r6, r0
   11a34:	mov	r0, r1
   11a38:	ldr	r3, [sl]
   11a3c:	mov	r5, r1
   11a40:	str	r3, [sp, #20]
   11a44:	ldr	r7, [pc, #216]	; 11b24 <__printf_chk@plt+0xbd0>
   11a48:	bl	219f8 <_ZdlPv@@Base+0xf48>
   11a4c:	ldr	r9, [pc, #212]	; 11b28 <__printf_chk@plt+0xbd4>
   11a50:	ldr	r8, [pc, #212]	; 11b2c <__printf_chk@plt+0xbd8>
   11a54:	b	11a8c <__printf_chk@plt+0xb38>
   11a58:	ldrb	r3, [r7, r0]
   11a5c:	cmp	r3, #0
   11a60:	beq	11aa8 <__printf_chk@plt+0xb54>
   11a64:	mov	r1, r4
   11a68:	mov	r0, sp
   11a6c:	bl	1f3b0 <__printf_chk@plt+0xe45c>
   11a70:	mov	r3, r9
   11a74:	mov	r1, sp
   11a78:	ldr	r2, [pc, #168]	; 11b28 <__printf_chk@plt+0xbd4>
   11a7c:	mov	r0, r8
   11a80:	bl	1f770 <__printf_chk@plt+0xe81c>
   11a84:	cmp	r4, #10
   11a88:	beq	11ad4 <__printf_chk@plt+0xb80>
   11a8c:	mov	r0, r6
   11a90:	bl	10e04 <getc@plt>
   11a94:	cmn	r0, #1
   11a98:	mov	r4, r0
   11a9c:	beq	11ad4 <__printf_chk@plt+0xb80>
   11aa0:	cmp	r0, #0
   11aa4:	bge	11a58 <__printf_chk@plt+0xb04>
   11aa8:	ldr	r3, [r5, #4]
   11aac:	ldr	r2, [r5, #8]
   11ab0:	uxtb	fp, r4
   11ab4:	cmp	r3, r2
   11ab8:	bge	11b0c <__printf_chk@plt+0xbb8>
   11abc:	ldr	r2, [r5]
   11ac0:	add	r1, r3, #1
   11ac4:	cmp	r4, #10
   11ac8:	str	r1, [r5, #4]
   11acc:	strb	fp, [r2, r3]
   11ad0:	bne	11a8c <__printf_chk@plt+0xb38>
   11ad4:	ldr	r2, [pc, #84]	; 11b30 <__printf_chk@plt+0xbdc>
   11ad8:	ldr	r0, [r5, #4]
   11adc:	ldr	ip, [sp, #20]
   11ae0:	ldr	r3, [r2]
   11ae4:	ldr	r1, [sl]
   11ae8:	cmp	r0, #0
   11aec:	movle	r0, #0
   11af0:	movgt	r0, #1
   11af4:	add	r3, r3, #1
   11af8:	cmp	ip, r1
   11afc:	str	r3, [r2]
   11b00:	bne	11b1c <__printf_chk@plt+0xbc8>
   11b04:	add	sp, sp, #28
   11b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b0c:	mov	r0, r5
   11b10:	bl	21594 <_ZdlPv@@Base+0xae4>
   11b14:	ldr	r3, [r5, #4]
   11b18:	b	11abc <__printf_chk@plt+0xb68>
   11b1c:	bl	10de0 <__stack_chk_fail@plt>
   11b20:			; <UNDEFINED> instruction: 0x0003bdb8
   11b24:			; <UNDEFINED> instruction: 0x0003cdb4
   11b28:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   11b2c:	andeq	r3, r2, r8, lsl #21
   11b30:	andeq	r0, r4, r4, asr #6
   11b34:	ldr	r3, [pc, #1992]	; 12304 <__printf_chk@plt+0x13b0>
   11b38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b3c:	sub	sp, sp, #116	; 0x74
   11b40:	ldr	r3, [r3]
   11b44:	mov	r6, r0
   11b48:	add	r0, sp, #4
   11b4c:	mov	r4, r1
   11b50:	str	r3, [sp, #108]	; 0x6c
   11b54:	bl	212d0 <_ZdlPv@@Base+0x820>
   11b58:	add	r0, sp, #16
   11b5c:	bl	212d0 <_ZdlPv@@Base+0x820>
   11b60:	mov	r1, r4
   11b64:	add	r0, sp, #28
   11b68:	bl	21340 <_ZdlPv@@Base+0x890>
   11b6c:	ldr	r3, [sp, #32]
   11b70:	ldr	r2, [sp, #36]	; 0x24
   11b74:	cmp	r2, r3
   11b78:	ble	12130 <__printf_chk@plt+0x11dc>
   11b7c:	ldr	r2, [sp, #28]
   11b80:	add	r0, r3, #1
   11b84:	mov	r1, #0
   11b88:	str	r0, [sp, #32]
   11b8c:	strb	r1, [r2, r3]
   11b90:	add	r0, sp, #28
   11b94:	bl	20a3c <__printf_chk@plt+0xfae8>
   11b98:	ldr	r4, [pc, #1896]	; 12308 <__printf_chk@plt+0x13b4>
   11b9c:	ldr	r1, [pc, #1896]	; 1230c <__printf_chk@plt+0x13b8>
   11ba0:	ldr	r2, [sp, #28]
   11ba4:	ldr	r3, [r4]
   11ba8:	str	r2, [r1]
   11bac:	cmp	r3, #0
   11bb0:	beq	12120 <__printf_chk@plt+0x11cc>
   11bb4:	ldr	r2, [pc, #1876]	; 12310 <__printf_chk@plt+0x13bc>
   11bb8:	ldr	sl, [pc, #1876]	; 12314 <__printf_chk@plt+0x13c0>
   11bbc:	ldr	r9, [pc, #1876]	; 12318 <__printf_chk@plt+0x13c4>
   11bc0:	mov	r3, #0
   11bc4:	str	r3, [r2]
   11bc8:	add	r1, sp, #4
   11bcc:	mov	r0, r6
   11bd0:	bl	11a24 <__printf_chk@plt+0xad0>
   11bd4:	subs	r3, r0, #0
   11bd8:	beq	11ff4 <__printf_chk@plt+0x10a0>
   11bdc:	ldr	r3, [sp, #8]
   11be0:	cmp	r3, #3
   11be4:	ble	11bf8 <__printf_chk@plt+0xca4>
   11be8:	ldr	r3, [sp, #4]
   11bec:	ldrb	r2, [r3]
   11bf0:	cmp	r2, #46	; 0x2e
   11bf4:	beq	11f28 <__printf_chk@plt+0xfd4>
   11bf8:	ldrb	r1, [r4, #8]
   11bfc:	cmp	r1, #0
   11c00:	beq	11c14 <__printf_chk@plt+0xcc0>
   11c04:	add	r0, sp, #4
   11c08:	bl	21a04 <_ZdlPv@@Base+0xf54>
   11c0c:	cmp	r0, #0
   11c10:	bge	11c28 <__printf_chk@plt+0xcd4>
   11c14:	ldr	r3, [pc, #1792]	; 1231c <__printf_chk@plt+0x13c8>
   11c18:	add	r0, sp, #4
   11c1c:	ldr	r1, [r3]
   11c20:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   11c24:	b	11bc8 <__printf_chk@plt+0xc74>
   11c28:	ldr	r3, [sp, #8]
   11c2c:	ldr	r2, [sp, #12]
   11c30:	cmp	r3, r2
   11c34:	bge	12074 <__printf_chk@plt+0x1120>
   11c38:	ldr	r2, [sp, #4]
   11c3c:	add	r0, r3, #1
   11c40:	mov	r1, #0
   11c44:	str	r0, [sp, #8]
   11c48:	strb	r1, [r2, r3]
   11c4c:	ldr	r3, [sp, #8]
   11c50:	cmp	r3, r1
   11c54:	bgt	11c64 <__printf_chk@plt+0xd10>
   11c58:	mov	r1, r9
   11c5c:	mov	r0, #98	; 0x62
   11c60:	bl	1ef88 <__printf_chk@plt+0xe034>
   11c64:	ldr	r5, [sp, #4]
   11c68:	ldrb	r1, [r4, #8]
   11c6c:	mov	r0, r5
   11c70:	bl	11918 <__printf_chk@plt+0x9c4>
   11c74:	subs	r7, r0, #0
   11c78:	beq	12140 <__printf_chk@plt+0x11ec>
   11c7c:	bl	157e8 <__printf_chk@plt+0x4894>
   11c80:	mov	r3, #1
   11c84:	str	r3, [r4, #16]
   11c88:	ldr	r3, [r4, #20]
   11c8c:	cmp	r3, #0
   11c90:	beq	11cb0 <__printf_chk@plt+0xd5c>
   11c94:	ldrb	fp, [r4, #24]
   11c98:	add	r8, r7, #1
   11c9c:	mov	r0, r8
   11ca0:	mov	r1, fp
   11ca4:	bl	10f48 <strchr@plt>
   11ca8:	cmp	r0, #0
   11cac:	beq	12038 <__printf_chk@plt+0x10e4>
   11cb0:	ldr	r2, [pc, #1624]	; 12310 <__printf_chk@plt+0x13bc>
   11cb4:	mov	r3, #0
   11cb8:	mov	r0, r5
   11cbc:	ldr	r8, [r2]
   11cc0:	strb	r3, [r7]
   11cc4:	bl	15898 <__printf_chk@plt+0x4944>
   11cc8:	add	r0, sp, #16
   11ccc:	add	r5, r7, #1
   11cd0:	bl	219f8 <_ZdlPv@@Base+0xf48>
   11cd4:	b	11d18 <__printf_chk@plt+0xdc4>
   11cd8:	ldr	r3, [sp, #8]
   11cdc:	ldr	r2, [sp, #12]
   11ce0:	cmp	r3, r2
   11ce4:	bge	11d94 <__printf_chk@plt+0xe40>
   11ce8:	ldr	r2, [sp, #4]
   11cec:	add	r0, r3, #1
   11cf0:	mov	r1, #0
   11cf4:	str	r0, [sp, #8]
   11cf8:	strb	r1, [r2, r3]
   11cfc:	ldr	r3, [sp, #8]
   11d00:	cmp	r3, r1
   11d04:	bgt	11d14 <__printf_chk@plt+0xdc0>
   11d08:	mov	r1, r9
   11d0c:	mov	r0, #98	; 0x62
   11d10:	bl	1ef88 <__printf_chk@plt+0xe034>
   11d14:	ldr	r5, [sp, #4]
   11d18:	ldrb	r1, [r4, #24]
   11d1c:	mov	r0, r5
   11d20:	bl	10f48 <strchr@plt>
   11d24:	subs	r7, r0, #0
   11d28:	bne	11da4 <__printf_chk@plt+0xe50>
   11d2c:	mov	r1, r5
   11d30:	add	r0, sp, #16
   11d34:	bl	215c8 <_ZdlPv@@Base+0xb18>
   11d38:	add	r1, sp, #4
   11d3c:	mov	r0, r6
   11d40:	bl	11a24 <__printf_chk@plt+0xad0>
   11d44:	cmp	r0, #0
   11d48:	bne	11cd8 <__printf_chk@plt+0xd84>
   11d4c:	ldrb	r1, [r4, #8]
   11d50:	add	r0, sp, #72	; 0x48
   11d54:	bl	1f3d0 <__printf_chk@plt+0xe47c>
   11d58:	add	r0, sp, #56	; 0x38
   11d5c:	mov	r1, r8
   11d60:	bl	1f3b0 <__printf_chk@plt+0xe45c>
   11d64:	add	r0, sp, #40	; 0x28
   11d68:	ldrb	r1, [r4, #24]
   11d6c:	bl	1f3d0 <__printf_chk@plt+0xe47c>
   11d70:	add	r3, sp, #40	; 0x28
   11d74:	add	r2, sp, #56	; 0x38
   11d78:	add	r1, sp, #72	; 0x48
   11d7c:	mov	r0, sl
   11d80:	bl	1f7f8 <__printf_chk@plt+0xe8a4>
   11d84:	ldr	r3, [sp, #8]
   11d88:	ldr	r2, [sp, #12]
   11d8c:	cmp	r3, r2
   11d90:	blt	11ce8 <__printf_chk@plt+0xd94>
   11d94:	add	r0, sp, #4
   11d98:	bl	21594 <_ZdlPv@@Base+0xae4>
   11d9c:	ldr	r3, [sp, #8]
   11da0:	b	11ce8 <__printf_chk@plt+0xd94>
   11da4:	mov	r3, #0
   11da8:	mov	r1, r5
   11dac:	strb	r3, [r7]
   11db0:	add	r0, sp, #16
   11db4:	bl	215c8 <_ZdlPv@@Base+0xb18>
   11db8:	ldr	r3, [sp, #20]
   11dbc:	ldr	r2, [sp, #24]
   11dc0:	add	r5, r7, #1
   11dc4:	cmp	r3, r2
   11dc8:	bge	11ef8 <__printf_chk@plt+0xfa4>
   11dcc:	ldr	r2, [sp, #16]
   11dd0:	add	r0, r3, #1
   11dd4:	mov	r1, #0
   11dd8:	str	r0, [sp, #20]
   11ddc:	strb	r1, [r2, r3]
   11de0:	ldr	r3, [r4]
   11de4:	cmp	r3, r1
   11de8:	bne	11df8 <__printf_chk@plt+0xea4>
   11dec:	ldr	r3, [r4, #28]
   11df0:	cmp	r3, #0
   11df4:	bne	11f08 <__printf_chk@plt+0xfb4>
   11df8:	ldr	r3, [pc, #1292]	; 1230c <__printf_chk@plt+0x13b8>
   11dfc:	mov	r2, r8
   11e00:	ldr	r0, [sp, #16]
   11e04:	ldr	r1, [r3]
   11e08:	bl	13424 <__printf_chk@plt+0x24d0>
   11e0c:	bl	1e250 <__printf_chk@plt+0xd2fc>
   11e10:	ldr	r3, [r4]
   11e14:	cmp	r3, #0
   11e18:	bne	11ec0 <__printf_chk@plt+0xf6c>
   11e1c:	ldr	r3, [r4, #28]
   11e20:	cmp	r3, #0
   11e24:	bne	11ea0 <__printf_chk@plt+0xf4c>
   11e28:	ldr	r3, [r4, #32]
   11e2c:	cmp	r3, #0
   11e30:	bne	11edc <__printf_chk@plt+0xf88>
   11e34:	ldrb	r1, [r4, #8]
   11e38:	mov	r0, r5
   11e3c:	bl	11918 <__printf_chk@plt+0x9c4>
   11e40:	subs	r7, r0, #0
   11e44:	bne	11c88 <__printf_chk@plt+0xd34>
   11e48:	mov	r1, #10
   11e4c:	mov	r0, r5
   11e50:	bl	10f48 <strchr@plt>
   11e54:	cmp	r0, #0
   11e58:	strbne	r7, [r0]
   11e5c:	mov	r0, r5
   11e60:	bl	15898 <__printf_chk@plt+0x4944>
   11e64:	bl	15878 <__printf_chk@plt+0x4924>
   11e68:	ldr	r3, [r4]
   11e6c:	cmp	r3, #0
   11e70:	beq	12108 <__printf_chk@plt+0x11b4>
   11e74:	bl	15828 <__printf_chk@plt+0x48d4>
   11e78:	ldr	r3, [r4]
   11e7c:	cmp	r3, #0
   11e80:	bne	11bc8 <__printf_chk@plt+0xc74>
   11e84:	ldr	r3, [pc, #1156]	; 12310 <__printf_chk@plt+0x13bc>
   11e88:	ldr	r1, [pc, #1168]	; 12320 <__printf_chk@plt+0x13cc>
   11e8c:	mov	r0, #1
   11e90:	ldr	r2, [r3]
   11e94:	add	r2, r2, #1
   11e98:	bl	10f54 <__printf_chk@plt>
   11e9c:	b	11bc8 <__printf_chk@plt+0xc74>
   11ea0:	ldr	r2, [pc, #1148]	; 12324 <__printf_chk@plt+0x13d0>
   11ea4:	ldr	r1, [pc, #1148]	; 12328 <__printf_chk@plt+0x13d4>
   11ea8:	mov	r0, #1
   11eac:	bl	10f54 <__printf_chk@plt>
   11eb0:	bl	20738 <__printf_chk@plt+0xf7e4>
   11eb4:	mov	r0, #10
   11eb8:	bl	10d8c <putchar@plt>
   11ebc:	ldr	r3, [r4]
   11ec0:	cmp	r3, #1
   11ec4:	bne	11e28 <__printf_chk@plt+0xed4>
   11ec8:	mov	r0, #10
   11ecc:	bl	10d8c <putchar@plt>
   11ed0:	ldr	r3, [r4, #32]
   11ed4:	cmp	r3, #0
   11ed8:	beq	11e34 <__printf_chk@plt+0xee0>
   11edc:	ldrb	r3, [r7, #1]
   11ee0:	cmp	r3, #32
   11ee4:	bne	11e34 <__printf_chk@plt+0xee0>
   11ee8:	ldrb	r3, [r5, #1]!
   11eec:	cmp	r3, #32
   11ef0:	beq	11ee8 <__printf_chk@plt+0xf94>
   11ef4:	b	11e34 <__printf_chk@plt+0xee0>
   11ef8:	add	r0, sp, #16
   11efc:	bl	21594 <_ZdlPv@@Base+0xae4>
   11f00:	ldr	r3, [sp, #20]
   11f04:	b	11dcc <__printf_chk@plt+0xe78>
   11f08:	ldr	r2, [pc, #1044]	; 12324 <__printf_chk@plt+0x13d0>
   11f0c:	ldr	r1, [pc, #1044]	; 12328 <__printf_chk@plt+0x13d4>
   11f10:	mov	r0, #1
   11f14:	bl	10f54 <__printf_chk@plt>
   11f18:	bl	206cc <__printf_chk@plt+0xf778>
   11f1c:	mov	r0, #10
   11f20:	bl	10d8c <putchar@plt>
   11f24:	b	11df8 <__printf_chk@plt+0xea4>
   11f28:	ldrb	r2, [r3, #1]
   11f2c:	cmp	r2, #108	; 0x6c
   11f30:	beq	12084 <__printf_chk@plt+0x1130>
   11f34:	cmp	r2, #69	; 0x45
   11f38:	bne	11bf8 <__printf_chk@plt+0xca4>
   11f3c:	ldrb	r2, [r3, #2]
   11f40:	cmp	r2, #81	; 0x51
   11f44:	bne	11bf8 <__printf_chk@plt+0xca4>
   11f48:	ldrb	r3, [r3, #3]
   11f4c:	cmp	r3, #32
   11f50:	beq	11f68 <__printf_chk@plt+0x1014>
   11f54:	cmp	r3, #10
   11f58:	beq	11f68 <__printf_chk@plt+0x1014>
   11f5c:	ldr	r3, [r4, #4]
   11f60:	cmp	r3, #0
   11f64:	beq	11bf8 <__printf_chk@plt+0xca4>
   11f68:	ldr	r3, [pc, #940]	; 1231c <__printf_chk@plt+0x13c8>
   11f6c:	add	r0, sp, #4
   11f70:	ldr	r1, [r3]
   11f74:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   11f78:	ldr	r3, [pc, #912]	; 12310 <__printf_chk@plt+0x13bc>
   11f7c:	add	r0, sp, #16
   11f80:	ldr	r3, [r3]
   11f84:	add	r3, r3, #1
   11f88:	mov	fp, r3
   11f8c:	bl	219f8 <_ZdlPv@@Base+0xf48>
   11f90:	ldr	r5, [pc, #916]	; 1232c <__printf_chk@plt+0x13d8>
   11f94:	ldr	r7, [pc, #916]	; 12330 <__printf_chk@plt+0x13dc>
   11f98:	ldr	r8, [pc, #916]	; 12334 <__printf_chk@plt+0x13e0>
   11f9c:	b	11fc8 <__printf_chk@plt+0x1074>
   11fa0:	ldr	r3, [sp, #8]
   11fa4:	cmp	r3, #2
   11fa8:	ble	11fbc <__printf_chk@plt+0x1068>
   11fac:	ldr	r2, [sp, #4]
   11fb0:	ldrb	r1, [r2]
   11fb4:	cmp	r1, #46	; 0x2e
   11fb8:	beq	12154 <__printf_chk@plt+0x1200>
   11fbc:	add	r1, sp, #4
   11fc0:	add	r0, sp, #16
   11fc4:	bl	21640 <_ZdlPv@@Base+0xb90>
   11fc8:	add	r1, sp, #4
   11fcc:	mov	r0, r6
   11fd0:	bl	11a24 <__printf_chk@plt+0xad0>
   11fd4:	cmp	r0, #0
   11fd8:	bne	11fa0 <__printf_chk@plt+0x104c>
   11fdc:	ldr	r2, [pc, #840]	; 1232c <__printf_chk@plt+0x13d8>
   11fe0:	mov	r3, r5
   11fe4:	mov	r1, r2
   11fe8:	mov	r0, r7
   11fec:	bl	1f7f8 <__printf_chk@plt+0xe8a4>
   11ff0:	b	11fa0 <__printf_chk@plt+0x104c>
   11ff4:	ldr	r2, [pc, #784]	; 1230c <__printf_chk@plt+0x13b8>
   11ff8:	add	r0, sp, #28
   11ffc:	str	r3, [r2]
   12000:	ldr	r2, [pc, #776]	; 12310 <__printf_chk@plt+0x13bc>
   12004:	str	r3, [r2]
   12008:	bl	2142c <_ZdlPv@@Base+0x97c>
   1200c:	add	r0, sp, #16
   12010:	bl	2142c <_ZdlPv@@Base+0x97c>
   12014:	add	r0, sp, #4
   12018:	bl	2142c <_ZdlPv@@Base+0x97c>
   1201c:	ldr	r3, [pc, #736]	; 12304 <__printf_chk@plt+0x13b0>
   12020:	ldr	r2, [sp, #108]	; 0x6c
   12024:	ldr	r3, [r3]
   12028:	cmp	r2, r3
   1202c:	bne	122dc <__printf_chk@plt+0x1388>
   12030:	add	sp, sp, #116	; 0x74
   12034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12038:	mov	r1, fp
   1203c:	add	r0, sp, #88	; 0x58
   12040:	bl	1f3d0 <__printf_chk@plt+0xe47c>
   12044:	ldr	r3, [pc, #736]	; 1232c <__printf_chk@plt+0x13d8>
   12048:	add	r1, sp, #88	; 0x58
   1204c:	mov	r2, r3
   12050:	ldr	r0, [pc, #736]	; 12338 <__printf_chk@plt+0x13e4>
   12054:	bl	1f770 <__printf_chk@plt+0xe81c>
   12058:	mov	r0, r8
   1205c:	mov	r1, #10
   12060:	bl	10f48 <strchr@plt>
   12064:	cmp	r0, #0
   12068:	movne	r3, #0
   1206c:	strbne	r3, [r0]
   12070:	b	11e5c <__printf_chk@plt+0xf08>
   12074:	add	r0, sp, #4
   12078:	bl	21594 <_ZdlPv@@Base+0xae4>
   1207c:	ldr	r3, [sp, #8]
   12080:	b	11c38 <__printf_chk@plt+0xce4>
   12084:	ldrb	r2, [r3, #2]
   12088:	cmp	r2, #102	; 0x66
   1208c:	bne	11bf8 <__printf_chk@plt+0xca4>
   12090:	ldrb	r3, [r3, #3]
   12094:	cmp	r3, #32
   12098:	beq	120b0 <__printf_chk@plt+0x115c>
   1209c:	cmp	r3, #10
   120a0:	beq	120b0 <__printf_chk@plt+0x115c>
   120a4:	ldr	r3, [r4, #4]
   120a8:	cmp	r3, #0
   120ac:	beq	11bf8 <__printf_chk@plt+0xca4>
   120b0:	ldr	r3, [pc, #612]	; 1231c <__printf_chk@plt+0x13c8>
   120b4:	add	r0, sp, #4
   120b8:	ldr	r1, [r3]
   120bc:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   120c0:	ldr	r3, [sp, #8]
   120c4:	ldr	r2, [sp, #12]
   120c8:	cmp	r3, r2
   120cc:	bge	122b8 <__printf_chk@plt+0x1364>
   120d0:	ldr	r2, [sp, #4]
   120d4:	add	r0, r3, #1
   120d8:	mov	r1, #0
   120dc:	str	r0, [sp, #8]
   120e0:	strb	r1, [r2, r3]
   120e4:	ldr	r0, [sp, #4]
   120e8:	add	r0, r0, #3
   120ec:	bl	2086c <__printf_chk@plt+0xf918>
   120f0:	cmp	r0, #0
   120f4:	ldrne	r2, [pc, #532]	; 12310 <__printf_chk@plt+0x13bc>
   120f8:	ldrne	r3, [r2]
   120fc:	subne	r3, r3, #1
   12100:	strne	r3, [r2]
   12104:	b	11bc8 <__printf_chk@plt+0xc74>
   12108:	ldr	r3, [pc, #512]	; 12310 <__printf_chk@plt+0x13bc>
   1210c:	ldr	r1, [pc, #524]	; 12320 <__printf_chk@plt+0x13cc>
   12110:	mov	r0, #1
   12114:	ldr	r2, [r3]
   12118:	bl	10f54 <__printf_chk@plt>
   1211c:	b	11e74 <__printf_chk@plt+0xf20>
   12120:	ldr	r1, [pc, #532]	; 1233c <__printf_chk@plt+0x13e8>
   12124:	mov	r0, #1
   12128:	bl	10f54 <__printf_chk@plt>
   1212c:	b	11bb4 <__printf_chk@plt+0xc60>
   12130:	add	r0, sp, #28
   12134:	bl	21594 <_ZdlPv@@Base+0xae4>
   12138:	ldr	r3, [sp, #32]
   1213c:	b	11b7c <__printf_chk@plt+0xc28>
   12140:	ldr	r1, [sp, #8]
   12144:	add	r0, sp, #4
   12148:	sub	r1, r1, #1
   1214c:	bl	21984 <_ZdlPv@@Base+0xed4>
   12150:	b	11c14 <__printf_chk@plt+0xcc0>
   12154:	ldrb	r1, [r2, #1]
   12158:	cmp	r1, #69	; 0x45
   1215c:	bne	11fbc <__printf_chk@plt+0x1068>
   12160:	ldrb	r1, [r2, #2]
   12164:	cmp	r1, #78	; 0x4e
   12168:	beq	121bc <__printf_chk@plt+0x1268>
   1216c:	ldrb	r3, [r2, #2]
   12170:	cmp	r3, #81	; 0x51
   12174:	bne	11fbc <__printf_chk@plt+0x1068>
   12178:	ldr	r3, [sp, #8]
   1217c:	cmp	r3, #3
   12180:	ble	11fbc <__printf_chk@plt+0x1068>
   12184:	ldrb	r3, [r2, #3]
   12188:	cmp	r3, #32
   1218c:	beq	121a4 <__printf_chk@plt+0x1250>
   12190:	cmp	r3, #10
   12194:	beq	121a4 <__printf_chk@plt+0x1250>
   12198:	ldr	r3, [r4, #4]
   1219c:	cmp	r3, #0
   121a0:	beq	11fbc <__printf_chk@plt+0x1068>
   121a4:	ldr	r2, [pc, #384]	; 1232c <__printf_chk@plt+0x13d8>
   121a8:	mov	r3, r5
   121ac:	mov	r1, r2
   121b0:	mov	r0, r8
   121b4:	bl	1f7f8 <__printf_chk@plt+0xe8a4>
   121b8:	b	11fbc <__printf_chk@plt+0x1068>
   121bc:	cmp	r3, #3
   121c0:	beq	12200 <__printf_chk@plt+0x12ac>
   121c4:	ldrb	r1, [r2, #3]
   121c8:	cmp	r1, #32
   121cc:	beq	12200 <__printf_chk@plt+0x12ac>
   121d0:	cmp	r1, #10
   121d4:	beq	12200 <__printf_chk@plt+0x12ac>
   121d8:	ldr	r1, [r4, #4]
   121dc:	cmp	r1, #0
   121e0:	bne	12200 <__printf_chk@plt+0x12ac>
   121e4:	cmp	r3, #2
   121e8:	bgt	1216c <__printf_chk@plt+0x1218>
   121ec:	mov	r1, r9
   121f0:	mov	r0, #98	; 0x62
   121f4:	bl	1ef88 <__printf_chk@plt+0xe034>
   121f8:	ldr	r2, [sp, #4]
   121fc:	b	1216c <__printf_chk@plt+0x1218>
   12200:	ldr	r3, [sp, #20]
   12204:	ldr	r2, [sp, #24]
   12208:	cmp	r3, r2
   1220c:	bge	122a8 <__printf_chk@plt+0x1354>
   12210:	ldr	r2, [sp, #16]
   12214:	add	r0, r3, #1
   12218:	mov	r1, #0
   1221c:	str	r0, [sp, #20]
   12220:	strb	r1, [r2, r3]
   12224:	bl	157e8 <__printf_chk@plt+0x4894>
   12228:	ldr	r3, [pc, #220]	; 1230c <__printf_chk@plt+0x13b8>
   1222c:	mov	r2, fp
   12230:	ldr	r0, [sp, #16]
   12234:	ldr	r1, [r3]
   12238:	bl	13424 <__printf_chk@plt+0x24d0>
   1223c:	mov	r3, #0
   12240:	str	r3, [r4, #12]
   12244:	str	r3, [r4, #16]
   12248:	bl	1e250 <__printf_chk@plt+0xd2fc>
   1224c:	bl	15878 <__printf_chk@plt+0x4924>
   12250:	ldr	r2, [r4, #12]
   12254:	ldr	r3, [r4]
   12258:	cmp	r2, #0
   1225c:	beq	12288 <__printf_chk@plt+0x1334>
   12260:	cmp	r3, #1
   12264:	beq	122c8 <__printf_chk@plt+0x1374>
   12268:	ldr	r3, [pc, #160]	; 12310 <__printf_chk@plt+0x13bc>
   1226c:	ldr	r1, [pc, #172]	; 12320 <__printf_chk@plt+0x13cc>
   12270:	mov	r0, #1
   12274:	ldr	r2, [r3]
   12278:	sub	r2, r2, #1
   1227c:	bl	10f54 <__printf_chk@plt>
   12280:	bl	15828 <__printf_chk@plt+0x48d4>
   12284:	ldr	r3, [r4]
   12288:	cmp	r3, #0
   1228c:	bne	11c14 <__printf_chk@plt+0xcc0>
   12290:	ldr	r3, [pc, #120]	; 12310 <__printf_chk@plt+0x13bc>
   12294:	ldr	r1, [pc, #132]	; 12320 <__printf_chk@plt+0x13cc>
   12298:	mov	r0, #1
   1229c:	ldr	r2, [r3]
   122a0:	bl	10f54 <__printf_chk@plt>
   122a4:	b	11c14 <__printf_chk@plt+0xcc0>
   122a8:	add	r0, sp, #16
   122ac:	bl	21594 <_ZdlPv@@Base+0xae4>
   122b0:	ldr	r3, [sp, #20]
   122b4:	b	12210 <__printf_chk@plt+0x12bc>
   122b8:	add	r0, sp, #4
   122bc:	bl	21594 <_ZdlPv@@Base+0xae4>
   122c0:	ldr	r3, [sp, #8]
   122c4:	b	120d0 <__printf_chk@plt+0x117c>
   122c8:	ldr	r3, [pc, #76]	; 1231c <__printf_chk@plt+0x13c8>
   122cc:	mov	r0, #10
   122d0:	ldr	r1, [r3]
   122d4:	bl	10df8 <putc@plt>
   122d8:	b	12284 <__printf_chk@plt+0x1330>
   122dc:	bl	10de0 <__stack_chk_fail@plt>
   122e0:	add	r0, sp, #28
   122e4:	bl	2142c <_ZdlPv@@Base+0x97c>
   122e8:	add	r0, sp, #16
   122ec:	bl	2142c <_ZdlPv@@Base+0x97c>
   122f0:	add	r0, sp, #4
   122f4:	bl	2142c <_ZdlPv@@Base+0x97c>
   122f8:	bl	10dec <__cxa_end_cleanup@plt>
   122fc:	b	122e8 <__printf_chk@plt+0x1394>
   12300:	b	122f0 <__printf_chk@plt+0x139c>
   12304:			; <UNDEFINED> instruction: 0x0003bdb8
   12308:	ldrdeq	ip, [r3], -r4
   1230c:	andeq	r0, r4, r4, ror #5
   12310:	andeq	r0, r4, r4, asr #6
   12314:	andeq	r3, r2, r4, lsl fp
   12318:	ldrdeq	r3, [r2], -r0
   1231c:	andeq	ip, r3, ip, asr #29
   12320:	strdeq	r3, [r2], -ip
   12324:	andeq	r5, r2, ip, asr #18
   12328:	andeq	r3, r2, r4, asr #22
   1232c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   12330:			; <UNDEFINED> instruction: 0x00023ab8
   12334:	strdeq	r3, [r2], -r0
   12338:	andeq	r3, r2, r4, lsl #22
   1233c:	andeq	r3, r2, ip, lsr #21
   12340:	ldr	r3, [pc, #8]	; 12350 <__printf_chk@plt+0x13fc>
   12344:	ldr	r1, [pc, #8]	; 12354 <__printf_chk@plt+0x1400>
   12348:	ldr	r2, [r3]
   1234c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   12350:	andeq	r0, r4, r0, ror #6
   12354:	andeq	r3, r2, r0, asr fp
   12358:	mov	r0, #0
   1235c:	bx	lr
   12360:	mov	r3, r0
   12364:	mov	r0, #1
   12368:	ldr	ip, [r3, #12]
   1236c:	ldr	r3, [r3, #16]
   12370:	str	ip, [r1]
   12374:	str	r3, [r2]
   12378:	bx	lr
   1237c:	ldr	r3, [r0, #12]
   12380:	cmp	r3, #0
   12384:	beq	123a4 <__printf_chk@plt+0x1450>
   12388:	ldrb	r2, [r3]
   1238c:	cmp	r2, #0
   12390:	beq	123a4 <__printf_chk@plt+0x1450>
   12394:	add	r2, r3, #1
   12398:	str	r2, [r0, #12]
   1239c:	ldrb	r0, [r3]
   123a0:	bx	lr
   123a4:	mvn	r0, #0
   123a8:	bx	lr
   123ac:	ldr	r3, [r0, #12]
   123b0:	cmp	r3, #0
   123b4:	beq	123c8 <__printf_chk@plt+0x1474>
   123b8:	ldrb	r0, [r3]
   123bc:	cmp	r0, #0
   123c0:	mvneq	r0, #0
   123c4:	bx	lr
   123c8:	mvn	r0, #0
   123cc:	bx	lr
   123d0:	ldr	r3, [r0, #12]
   123d4:	mov	r2, r0
   123d8:	cmp	r3, #0
   123dc:	beq	1240c <__printf_chk@plt+0x14b8>
   123e0:	ldrb	r1, [r3]
   123e4:	cmp	r1, #0
   123e8:	beq	1240c <__printf_chk@plt+0x14b8>
   123ec:	add	r1, r3, #1
   123f0:	str	r1, [r0, #12]
   123f4:	ldrb	r0, [r3]
   123f8:	cmp	r0, #10
   123fc:	ldreq	r3, [r2, #20]
   12400:	addeq	r3, r3, #1
   12404:	streq	r3, [r2, #20]
   12408:	bx	lr
   1240c:	mvn	r0, #0
   12410:	bx	lr
   12414:	mov	r3, r0
   12418:	mov	r0, #1
   1241c:	ldr	ip, [r3, #16]
   12420:	ldr	r3, [r3, #20]
   12424:	str	ip, [r1]
   12428:	str	r3, [r2]
   1242c:	bx	lr
   12430:	push	{r4, lr}
   12434:	mov	r4, r0
   12438:	ldr	r0, [r0, #8]
   1243c:	bl	10d38 <free@plt>
   12440:	mov	r0, r4
   12444:	pop	{r4, pc}
   12448:	push	{r4, lr}
   1244c:	mov	r4, r0
   12450:	ldr	r0, [r0, #16]
   12454:	bl	10d38 <free@plt>
   12458:	ldr	r0, [r4, #8]
   1245c:	bl	10d38 <free@plt>
   12460:	mov	r0, r4
   12464:	pop	{r4, pc}
   12468:	ldr	r3, [r0, #4]
   1246c:	push	{r4, r5, r6, lr}
   12470:	cmp	r3, #0
   12474:	mov	r5, r0
   12478:	beq	1249c <__printf_chk@plt+0x1548>
   1247c:	mov	r4, #0
   12480:	ldr	r3, [r5]
   12484:	ldr	r0, [r3, r4, lsl #3]
   12488:	bl	10d38 <free@plt>
   1248c:	ldr	r3, [r5, #4]
   12490:	add	r4, r4, #1
   12494:	cmp	r3, r4
   12498:	bhi	12480 <__printf_chk@plt+0x152c>
   1249c:	ldr	r0, [r5]
   124a0:	cmp	r0, #0
   124a4:	beq	124ac <__printf_chk@plt+0x1558>
   124a8:	bl	10e10 <_ZdaPv@plt>
   124ac:	mov	r0, r5
   124b0:	pop	{r4, r5, r6, pc}
   124b4:	ldr	r2, [r0, #20]
   124b8:	ldr	r3, [pc, #80]	; 12510 <__printf_chk@plt+0x15bc>
   124bc:	cmp	r2, #0
   124c0:	push	{r4, r5, r6, lr}
   124c4:	mov	r6, r0
   124c8:	str	r3, [r0]
   124cc:	ble	124f8 <__printf_chk@plt+0x15a4>
   124d0:	add	r5, r0, #20
   124d4:	mov	r4, #0
   124d8:	ldr	r3, [r5, #4]!
   124dc:	add	r4, r4, #1
   124e0:	subs	r0, r3, #0
   124e4:	beq	124f0 <__printf_chk@plt+0x159c>
   124e8:	bl	10e10 <_ZdaPv@plt>
   124ec:	ldr	r2, [r6, #20]
   124f0:	cmp	r2, r4
   124f4:	bgt	124d8 <__printf_chk@plt+0x1584>
   124f8:	ldr	r0, [r6, #8]
   124fc:	cmp	r0, #0
   12500:	beq	12508 <__printf_chk@plt+0x15b4>
   12504:	bl	10e10 <_ZdaPv@plt>
   12508:	mov	r0, r6
   1250c:	pop	{r4, r5, r6, pc}
   12510:	andeq	r3, r2, r4, lsr #28
   12514:	push	{r4, lr}
   12518:	mov	r4, r0
   1251c:	ldr	r0, [r0, #8]
   12520:	bl	10d38 <free@plt>
   12524:	mov	r0, r4
   12528:	bl	20ab0 <_ZdlPv@@Base>
   1252c:	mov	r0, r4
   12530:	pop	{r4, pc}
   12534:	push	{r4, lr}
   12538:	mov	r4, r0
   1253c:	ldr	r0, [r0, #16]
   12540:	bl	10d38 <free@plt>
   12544:	ldr	r0, [r4, #8]
   12548:	bl	10d38 <free@plt>
   1254c:	mov	r0, r4
   12550:	bl	20ab0 <_ZdlPv@@Base>
   12554:	mov	r0, r4
   12558:	pop	{r4, pc}
   1255c:	push	{r4, lr}
   12560:	mov	r4, r0
   12564:	bl	124b4 <__printf_chk@plt+0x1560>
   12568:	mov	r0, r4
   1256c:	bl	20ab0 <_ZdlPv@@Base>
   12570:	mov	r0, r4
   12574:	pop	{r4, pc}
   12578:	push	{r4, r5, r6, lr}
   1257c:	ldr	r4, [pc, #24]	; 1259c <__printf_chk@plt+0x1648>
   12580:	sub	r5, r4, #48	; 0x30
   12584:	sub	r4, r4, #12
   12588:	mov	r0, r4
   1258c:	bl	2142c <_ZdlPv@@Base+0x97c>
   12590:	cmp	r4, r5
   12594:	bne	12584 <__printf_chk@plt+0x1630>
   12598:	pop	{r4, r5, r6, pc}
   1259c:	andeq	lr, r3, r4, lsr pc
   125a0:	push	{r4, lr}
   125a4:	mov	r4, r0
   125a8:	ldr	r0, [r0, #12]
   125ac:	ldr	r3, [pc, #48]	; 125e4 <__printf_chk@plt+0x1690>
   125b0:	cmp	r0, #0
   125b4:	str	r3, [r4]
   125b8:	beq	125c0 <__printf_chk@plt+0x166c>
   125bc:	bl	10e10 <_ZdaPv@plt>
   125c0:	ldr	r0, [r4, #8]
   125c4:	bl	10e7c <fclose@plt>
   125c8:	add	r0, r4, #20
   125cc:	bl	2142c <_ZdlPv@@Base+0x97c>
   125d0:	mov	r0, r4
   125d4:	pop	{r4, pc}
   125d8:	add	r0, r4, #20
   125dc:	bl	2142c <_ZdlPv@@Base+0x97c>
   125e0:	bl	10dec <__cxa_end_cleanup@plt>
   125e4:	andeq	r3, r2, r0, asr #28
   125e8:	push	{r4, lr}
   125ec:	mov	r4, r0
   125f0:	bl	125a0 <__printf_chk@plt+0x164c>
   125f4:	mov	r0, r4
   125f8:	bl	20ab0 <_ZdlPv@@Base>
   125fc:	mov	r0, r4
   12600:	pop	{r4, pc}
   12604:	mov	r0, r4
   12608:	bl	20ab0 <_ZdlPv@@Base>
   1260c:	bl	10dec <__cxa_end_cleanup@plt>
   12610:	ldr	r3, [r0, #16]
   12614:	cmp	r3, #0
   12618:	beq	1263c <__printf_chk@plt+0x16e8>
   1261c:	ldrb	r2, [r3]
   12620:	cmp	r2, #0
   12624:	beq	12638 <__printf_chk@plt+0x16e4>
   12628:	add	r2, r3, #1
   1262c:	str	r2, [r0, #16]
   12630:	ldrb	r0, [r3]
   12634:	bx	lr
   12638:	str	r2, [r0, #16]
   1263c:	ldr	r3, [r0, #12]
   12640:	cmp	r3, #0
   12644:	beq	126b8 <__printf_chk@plt+0x1764>
   12648:	mov	ip, r3
   1264c:	ldrb	r2, [r3], #1
   12650:	sub	r1, r2, #14
   12654:	cmp	r1, #8
   12658:	bhi	126a0 <__printf_chk@plt+0x174c>
   1265c:	str	r3, [r0, #12]
   12660:	ldrb	r2, [r3, #-1]
   12664:	ldr	r1, [r0, #20]
   12668:	sub	ip, r2, #8
   1266c:	sub	r2, r2, #14
   12670:	cmp	r2, r1
   12674:	bge	12648 <__printf_chk@plt+0x16f4>
   12678:	ldr	r2, [r0, ip, lsl #2]
   1267c:	cmp	r2, #0
   12680:	beq	12648 <__printf_chk@plt+0x16f4>
   12684:	ldrb	r1, [r2]
   12688:	cmp	r1, #0
   1268c:	beq	12648 <__printf_chk@plt+0x16f4>
   12690:	add	r3, r2, #1
   12694:	str	r3, [r0, #16]
   12698:	ldrb	r0, [r2]
   1269c:	bx	lr
   126a0:	cmp	r2, #0
   126a4:	beq	126b8 <__printf_chk@plt+0x1764>
   126a8:	add	r3, ip, #1
   126ac:	str	r3, [r0, #12]
   126b0:	ldrb	r0, [ip]
   126b4:	bx	lr
   126b8:	mvn	r0, #0
   126bc:	bx	lr
   126c0:	ldr	r3, [r0, #16]
   126c4:	cmp	r3, #0
   126c8:	beq	126dc <__printf_chk@plt+0x1788>
   126cc:	ldrb	r3, [r3]
   126d0:	cmp	r3, #0
   126d4:	streq	r3, [r0, #16]
   126d8:	bne	12740 <__printf_chk@plt+0x17ec>
   126dc:	ldr	r2, [r0, #12]
   126e0:	cmp	r2, #0
   126e4:	beq	12748 <__printf_chk@plt+0x17f4>
   126e8:	ldrb	r3, [r2], #1
   126ec:	sub	r1, r3, #14
   126f0:	cmp	r1, #8
   126f4:	bhi	12738 <__printf_chk@plt+0x17e4>
   126f8:	str	r2, [r0, #12]
   126fc:	ldrb	r3, [r2, #-1]
   12700:	ldr	r1, [r0, #20]
   12704:	sub	ip, r3, #8
   12708:	sub	r3, r3, #14
   1270c:	cmp	r3, r1
   12710:	bge	126e8 <__printf_chk@plt+0x1794>
   12714:	ldr	r3, [r0, ip, lsl #2]
   12718:	cmp	r3, #0
   1271c:	beq	126e8 <__printf_chk@plt+0x1794>
   12720:	ldrb	r1, [r3]
   12724:	cmp	r1, #0
   12728:	beq	126e8 <__printf_chk@plt+0x1794>
   1272c:	str	r3, [r0, #16]
   12730:	ldrb	r0, [r3]
   12734:	bx	lr
   12738:	cmp	r3, #0
   1273c:	beq	12748 <__printf_chk@plt+0x17f4>
   12740:	mov	r0, r3
   12744:	bx	lr
   12748:	mvn	r0, #0
   1274c:	bx	lr
   12750:	mov	r1, #1
   12754:	mov	r2, #0
   12758:	strh	r1, [r0]
   1275c:	str	r2, [r0, #4]
   12760:	bx	lr
   12764:	push	{r4, lr}
   12768:	mov	r4, r0
   1276c:	ldrb	r3, [r0]
   12770:	cmp	r3, #0
   12774:	bne	12780 <__printf_chk@plt+0x182c>
   12778:	mov	r0, r4
   1277c:	pop	{r4, pc}
   12780:	ldr	r0, [r0, #4]
   12784:	bl	10d38 <free@plt>
   12788:	mov	r0, r4
   1278c:	pop	{r4, pc}
   12790:	mov	r2, #0
   12794:	str	r2, [r0]
   12798:	str	r2, [r0, #4]
   1279c:	bx	lr
   127a0:	mov	r3, #17
   127a4:	push	{r4, lr}
   127a8:	mov	r4, r0
   127ac:	str	r3, [r0, #4]
   127b0:	mov	r0, #136	; 0x88
   127b4:	bl	10d98 <_Znaj@plt>
   127b8:	mov	r2, #0
   127bc:	mov	r3, r0
   127c0:	add	r1, r0, #136	; 0x88
   127c4:	str	r2, [r3]
   127c8:	str	r2, [r3, #4]
   127cc:	add	r3, r3, #8
   127d0:	cmp	r1, r3
   127d4:	bne	127c4 <__printf_chk@plt+0x1870>
   127d8:	str	r0, [r4]
   127dc:	str	r2, [r4, #8]
   127e0:	mov	r0, r4
   127e4:	pop	{r4, pc}
   127e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   127ec:	subs	r7, r1, #0
   127f0:	sub	sp, sp, #12
   127f4:	mov	r9, r0
   127f8:	mov	sl, r2
   127fc:	beq	128b4 <__printf_chk@plt+0x1960>
   12800:	mov	r0, r7
   12804:	bl	20ac8 <_ZdlPv@@Base+0x18>
   12808:	ldr	r8, [r9, #4]
   1280c:	mov	r1, r8
   12810:	str	r0, [sp, #4]
   12814:	bl	10d50 <__aeabi_uidivmod@plt>
   12818:	ldr	r5, [r9]
   1281c:	mov	r4, r1
   12820:	b	1283c <__printf_chk@plt+0x18e8>
   12824:	bl	10eac <strcmp@plt>
   12828:	cmp	r0, #0
   1282c:	beq	128a4 <__printf_chk@plt+0x1950>
   12830:	cmp	r4, #0
   12834:	subeq	r4, r8, #1
   12838:	subne	r4, r4, #1
   1283c:	ldr	fp, [r5, r4, lsl #3]
   12840:	mov	r1, r7
   12844:	subs	r0, fp, #0
   12848:	add	r6, r5, r4, lsl #3
   1284c:	bne	12824 <__printf_chk@plt+0x18d0>
   12850:	cmp	sl, #0
   12854:	beq	12898 <__printf_chk@plt+0x1944>
   12858:	ldr	r4, [r9, #8]
   1285c:	cmp	r8, r4, lsl #2
   12860:	bls	128c4 <__printf_chk@plt+0x1970>
   12864:	mov	r0, r7
   12868:	bl	10e64 <strlen@plt>
   1286c:	add	r4, r4, #1
   12870:	add	r5, r0, #1
   12874:	mov	r0, r5
   12878:	bl	10e58 <malloc@plt>
   1287c:	mov	r2, r5
   12880:	mov	r1, r7
   12884:	mov	fp, r0
   12888:	bl	10e4c <memcpy@plt>
   1288c:	str	fp, [r6]
   12890:	str	sl, [r6, #4]
   12894:	str	r4, [r9, #8]
   12898:	mov	r0, fp
   1289c:	add	sp, sp, #12
   128a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128a4:	mov	r0, fp
   128a8:	str	sl, [r6, #4]
   128ac:	add	sp, sp, #12
   128b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128b4:	ldr	r1, [pc, #320]	; 129fc <__printf_chk@plt+0x1aa8>
   128b8:	mov	r0, #54	; 0x36
   128bc:	bl	1ef88 <__printf_chk@plt+0xe034>
   128c0:	b	12800 <__printf_chk@plt+0x18ac>
   128c4:	mov	r0, r8
   128c8:	bl	20b10 <_ZdlPv@@Base+0x60>
   128cc:	cmn	r0, #-268435455	; 0xf0000001
   128d0:	mov	r6, r0
   128d4:	str	r0, [r9, #4]
   128d8:	lslls	r0, r0, #3
   128dc:	mvnhi	r0, #0
   128e0:	bl	10d98 <_Znaj@plt>
   128e4:	subs	r2, r6, #1
   128e8:	movpl	r1, #0
   128ec:	mov	r4, r0
   128f0:	movpl	r3, r0
   128f4:	bmi	12910 <__printf_chk@plt+0x19bc>
   128f8:	sub	r2, r2, #1
   128fc:	cmn	r2, #1
   12900:	str	r1, [r3]
   12904:	str	r1, [r3, #4]
   12908:	add	r3, r3, #8
   1290c:	bne	128f8 <__printf_chk@plt+0x19a4>
   12910:	cmp	r8, #0
   12914:	str	r4, [r9]
   12918:	addne	r4, r5, r8, lsl #3
   1291c:	addne	r4, r4, #4
   12920:	addne	r6, r5, #4
   12924:	bne	1293c <__printf_chk@plt+0x19e8>
   12928:	b	129a0 <__printf_chk@plt+0x1a4c>
   1292c:	bl	10d38 <free@plt>
   12930:	add	r6, r6, #8
   12934:	cmp	r4, r6
   12938:	beq	1299c <__printf_chk@plt+0x1a48>
   1293c:	ldr	r0, [r6, #-4]
   12940:	cmp	r0, #0
   12944:	beq	12930 <__printf_chk@plt+0x19dc>
   12948:	ldr	r3, [r6]
   1294c:	cmp	r3, #0
   12950:	beq	1292c <__printf_chk@plt+0x19d8>
   12954:	bl	20ac8 <_ZdlPv@@Base+0x18>
   12958:	ldr	r8, [r9, #4]
   1295c:	mov	r1, r8
   12960:	bl	10d50 <__aeabi_uidivmod@plt>
   12964:	ldr	r3, [r9]
   12968:	b	12978 <__printf_chk@plt+0x1a24>
   1296c:	cmp	r1, #0
   12970:	subeq	r1, r8, #1
   12974:	subne	r1, r1, #1
   12978:	ldr	r2, [r3, r1, lsl #3]
   1297c:	add	r0, r3, r1, lsl #3
   12980:	cmp	r2, #0
   12984:	bne	1296c <__printf_chk@plt+0x1a18>
   12988:	ldrd	r2, [r6, #-4]
   1298c:	add	r6, r6, #8
   12990:	cmp	r4, r6
   12994:	strd	r2, [r0]
   12998:	bne	1293c <__printf_chk@plt+0x19e8>
   1299c:	ldr	r4, [r9]
   129a0:	ldr	fp, [r9, #4]
   129a4:	ldr	r0, [sp, #4]
   129a8:	mov	r1, fp
   129ac:	bl	10d50 <__aeabi_uidivmod@plt>
   129b0:	b	129c0 <__printf_chk@plt+0x1a6c>
   129b4:	cmp	r1, #0
   129b8:	subeq	r1, fp, #1
   129bc:	subne	r1, r1, #1
   129c0:	ldr	r2, [r4, r1, lsl #3]
   129c4:	lsl	r8, r1, #3
   129c8:	cmp	r2, #0
   129cc:	add	r6, r4, r8
   129d0:	bne	129b4 <__printf_chk@plt+0x1a60>
   129d4:	cmp	r5, #0
   129d8:	beq	129f4 <__printf_chk@plt+0x1aa0>
   129dc:	mov	r0, r5
   129e0:	bl	10e10 <_ZdaPv@plt>
   129e4:	ldr	r6, [r9]
   129e8:	ldr	r4, [r9, #8]
   129ec:	add	r6, r6, r8
   129f0:	b	12864 <__printf_chk@plt+0x1910>
   129f4:	ldr	r4, [r9, #8]
   129f8:	b	12864 <__printf_chk@plt+0x1910>
   129fc:	andeq	r4, r2, r4, ror #10
   12a00:	push	{r4, r5, r6, r7, r8, lr}
   12a04:	subs	r6, r1, #0
   12a08:	mov	r5, r0
   12a0c:	beq	12a70 <__printf_chk@plt+0x1b1c>
   12a10:	mov	r0, r6
   12a14:	bl	20ac8 <_ZdlPv@@Base+0x18>
   12a18:	ldr	r8, [r5, #4]
   12a1c:	mov	r1, r8
   12a20:	bl	10d50 <__aeabi_uidivmod@plt>
   12a24:	ldr	r5, [r5]
   12a28:	mov	r4, r1
   12a2c:	b	12a48 <__printf_chk@plt+0x1af4>
   12a30:	bl	10eac <strcmp@plt>
   12a34:	cmp	r0, #0
   12a38:	beq	12a64 <__printf_chk@plt+0x1b10>
   12a3c:	cmp	r4, #0
   12a40:	subeq	r4, r8, #1
   12a44:	subne	r4, r4, #1
   12a48:	ldr	r3, [r5, r4, lsl #3]
   12a4c:	mov	r1, r6
   12a50:	subs	r0, r3, #0
   12a54:	add	r7, r5, r4, lsl #3
   12a58:	bne	12a30 <__printf_chk@plt+0x1adc>
   12a5c:	mov	r0, r3
   12a60:	pop	{r4, r5, r6, r7, r8, pc}
   12a64:	ldr	r3, [r7, #4]
   12a68:	mov	r0, r3
   12a6c:	pop	{r4, r5, r6, r7, r8, pc}
   12a70:	ldr	r1, [pc, #8]	; 12a80 <__printf_chk@plt+0x1b2c>
   12a74:	mov	r0, #54	; 0x36
   12a78:	bl	1ef88 <__printf_chk@plt+0xe034>
   12a7c:	b	12a10 <__printf_chk@plt+0x1abc>
   12a80:	andeq	r4, r2, r4, ror #10
   12a84:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12a88:	mov	sl, r1
   12a8c:	ldr	r7, [r1]
   12a90:	mov	r5, r0
   12a94:	cmp	r7, #0
   12a98:	beq	12b00 <__printf_chk@plt+0x1bac>
   12a9c:	mov	r0, r7
   12aa0:	bl	20ac8 <_ZdlPv@@Base+0x18>
   12aa4:	ldr	r9, [r5, #4]
   12aa8:	mov	r1, r9
   12aac:	bl	10d50 <__aeabi_uidivmod@plt>
   12ab0:	ldr	r6, [r5]
   12ab4:	mov	r4, r1
   12ab8:	b	12ad4 <__printf_chk@plt+0x1b80>
   12abc:	bl	10eac <strcmp@plt>
   12ac0:	cmp	r0, #0
   12ac4:	beq	12af0 <__printf_chk@plt+0x1b9c>
   12ac8:	cmp	r4, #0
   12acc:	subeq	r4, r9, #1
   12ad0:	subne	r4, r4, #1
   12ad4:	ldr	r5, [r6, r4, lsl #3]
   12ad8:	mov	r1, r7
   12adc:	subs	r0, r5, #0
   12ae0:	add	r8, r6, r4, lsl #3
   12ae4:	bne	12abc <__printf_chk@plt+0x1b68>
   12ae8:	mov	r0, r5
   12aec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12af0:	str	r5, [sl]
   12af4:	ldr	r5, [r8, #4]
   12af8:	mov	r0, r5
   12afc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12b00:	ldr	r1, [pc, #8]	; 12b10 <__printf_chk@plt+0x1bbc>
   12b04:	mov	r0, #54	; 0x36
   12b08:	bl	1ef88 <__printf_chk@plt+0xe034>
   12b0c:	b	12a9c <__printf_chk@plt+0x1b48>
   12b10:	andeq	r4, r2, r4, ror #10
   12b14:	mov	r2, #0
   12b18:	stm	r0, {r1, r2}
   12b1c:	bx	lr
   12b20:	ldr	ip, [r0]
   12b24:	push	{r4, r5, r6, r7, lr}
   12b28:	ldrd	r4, [ip]
   12b2c:	ldr	r3, [r0, #4]
   12b30:	cmp	r3, r5
   12b34:	bcs	12ba4 <__printf_chk@plt+0x1c50>
   12b38:	ldr	lr, [r4, r3, lsl #3]
   12b3c:	add	r6, r4, r3, lsl #3
   12b40:	cmp	lr, #0
   12b44:	addne	ip, r3, #1
   12b48:	bne	12b88 <__printf_chk@plt+0x1c34>
   12b4c:	add	r3, r3, #1
   12b50:	sub	r7, r4, #8
   12b54:	b	12b6c <__printf_chk@plt+0x1c18>
   12b58:	ldr	lr, [r7, ip, lsl #3]
   12b5c:	add	r6, r4, r3, lsl #3
   12b60:	cmp	lr, #0
   12b64:	mov	r3, ip
   12b68:	bne	12b88 <__printf_chk@plt+0x1c34>
   12b6c:	cmp	r5, r3
   12b70:	add	ip, r3, #1
   12b74:	bne	12b58 <__printf_chk@plt+0x1c04>
   12b78:	mov	r3, #0
   12b7c:	str	r5, [r0, #4]
   12b80:	mov	r0, r3
   12b84:	pop	{r4, r5, r6, r7, pc}
   12b88:	ldr	r4, [r6, #4]
   12b8c:	mov	r3, #1
   12b90:	str	lr, [r1]
   12b94:	str	r4, [r2]
   12b98:	str	ip, [r0, #4]
   12b9c:	mov	r0, r3
   12ba0:	pop	{r4, r5, r6, r7, pc}
   12ba4:	mov	r3, #0
   12ba8:	b	12b80 <__printf_chk@plt+0x1c2c>
   12bac:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bb0:	mov	r8, r0
   12bb4:	ldr	r4, [pc, #536]	; 12dd4 <__printf_chk@plt+0x1e80>
   12bb8:	ldr	r6, [pc, #536]	; 12dd8 <__printf_chk@plt+0x1e84>
   12bbc:	ldr	r5, [pc, #536]	; 12ddc <__printf_chk@plt+0x1e88>
   12bc0:	ldr	sl, [pc, #536]	; 12de0 <__printf_chk@plt+0x1e8c>
   12bc4:	add	r9, r4, #456	; 0x1c8
   12bc8:	mov	r7, #8
   12bcc:	b	12bd8 <__printf_chk@plt+0x1c84>
   12bd0:	ldr	r5, [r4, #-4]
   12bd4:	ldr	r6, [r4, #-8]
   12bd8:	mov	r0, #16
   12bdc:	bl	10d98 <_Znaj@plt>
   12be0:	mov	lr, #1
   12be4:	mov	ip, #0
   12be8:	add	r4, r4, #8
   12bec:	mov	r1, r6
   12bf0:	mov	r3, r0
   12bf4:	add	r2, r0, #8
   12bf8:	str	r7, [r3]
   12bfc:	mov	r0, sl
   12c00:	str	r5, [r3, #12]
   12c04:	str	lr, [r3, #4]
   12c08:	strh	ip, [r3, #8]
   12c0c:	bl	127e8 <__printf_chk@plt+0x1894>
   12c10:	cmp	r4, r9
   12c14:	bne	12bd0 <__printf_chk@plt+0x1c7c>
   12c18:	ldr	r5, [pc, #452]	; 12de4 <__printf_chk@plt+0x1e90>
   12c1c:	ldr	fp, [pc, #452]	; 12de8 <__printf_chk@plt+0x1e94>
   12c20:	add	sl, r5, #920	; 0x398
   12c24:	ldr	r6, [pc, #448]	; 12dec <__printf_chk@plt+0x1e98>
   12c28:	mov	r9, #8
   12c2c:	ldr	r7, [pc, #428]	; 12de0 <__printf_chk@plt+0x1e8c>
   12c30:	b	12c3c <__printf_chk@plt+0x1ce8>
   12c34:	ldr	r6, [r5, #-4]
   12c38:	ldr	fp, [r5, #-8]
   12c3c:	mov	r0, #16
   12c40:	bl	10d98 <_Znaj@plt>
   12c44:	mov	r3, #0
   12c48:	add	r5, r5, #8
   12c4c:	mov	r4, r0
   12c50:	mov	r0, r6
   12c54:	mov	r6, #1
   12c58:	str	r3, [r4, #12]
   12c5c:	str	r9, [r4]
   12c60:	str	r6, [r4, #4]
   12c64:	strh	r6, [r4, #8]
   12c68:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12c6c:	add	r2, r4, #8
   12c70:	mov	r1, fp
   12c74:	strb	r6, [r4, #9]
   12c78:	str	r0, [r4, #12]
   12c7c:	mov	r0, r7
   12c80:	bl	127e8 <__printf_chk@plt+0x1894>
   12c84:	cmp	r5, sl
   12c88:	bne	12c34 <__printf_chk@plt+0x1ce0>
   12c8c:	ldr	r3, [pc, #348]	; 12df0 <__printf_chk@plt+0x1e9c>
   12c90:	ldr	r3, [r3]
   12c94:	cmp	r3, #0
   12c98:	bne	12d54 <__printf_chk@plt+0x1e00>
   12c9c:	ldr	r6, [pc, #336]	; 12df4 <__printf_chk@plt+0x1ea0>
   12ca0:	ldr	fp, [pc, #336]	; 12df8 <__printf_chk@plt+0x1ea4>
   12ca4:	ldr	r5, [pc, #336]	; 12dfc <__printf_chk@plt+0x1ea8>
   12ca8:	ldr	sl, [pc, #304]	; 12de0 <__printf_chk@plt+0x1e8c>
   12cac:	add	r9, r6, #120	; 0x78
   12cb0:	mov	r7, #8
   12cb4:	b	12cc0 <__printf_chk@plt+0x1d6c>
   12cb8:	ldr	r5, [r6, #12]
   12cbc:	ldr	fp, [r6, #8]!
   12cc0:	mov	r0, #16
   12cc4:	bl	10d98 <_Znaj@plt>
   12cc8:	mov	r3, #0
   12ccc:	mov	r4, r0
   12cd0:	mov	r0, r5
   12cd4:	mov	r5, #1
   12cd8:	str	r3, [r4, #12]
   12cdc:	str	r7, [r4]
   12ce0:	str	r5, [r4, #4]
   12ce4:	strh	r5, [r4, #8]
   12ce8:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12cec:	add	r2, r4, #8
   12cf0:	mov	r1, fp
   12cf4:	strb	r5, [r4, #9]
   12cf8:	str	r0, [r4, #12]
   12cfc:	mov	r0, sl
   12d00:	bl	127e8 <__printf_chk@plt+0x1894>
   12d04:	cmp	r6, r9
   12d08:	bne	12cb8 <__printf_chk@plt+0x1d64>
   12d0c:	mov	r0, #16
   12d10:	bl	10d98 <_Znaj@plt>
   12d14:	mov	r3, #1
   12d18:	mov	r1, #8
   12d1c:	mov	r2, #0
   12d20:	mov	r4, r0
   12d24:	ldr	r0, [pc, #212]	; 12e00 <__printf_chk@plt+0x1eac>
   12d28:	str	r1, [r4]
   12d2c:	str	r2, [r4, #12]
   12d30:	str	r3, [r4, #4]
   12d34:	strh	r3, [r4, #8]
   12d38:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12d3c:	add	r2, r4, #8
   12d40:	mov	r1, r8
   12d44:	str	r0, [r4, #12]
   12d48:	ldr	r0, [pc, #144]	; 12de0 <__printf_chk@plt+0x1e8c>
   12d4c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d50:	b	127e8 <__printf_chk@plt+0x1894>
   12d54:	cmp	r3, #1
   12d58:	bne	12d0c <__printf_chk@plt+0x1db8>
   12d5c:	ldr	r5, [pc, #160]	; 12e04 <__printf_chk@plt+0x1eb0>
   12d60:	ldr	fp, [pc, #144]	; 12df8 <__printf_chk@plt+0x1ea4>
   12d64:	ldr	r6, [pc, #156]	; 12e08 <__printf_chk@plt+0x1eb4>
   12d68:	ldr	sl, [pc, #112]	; 12de0 <__printf_chk@plt+0x1e8c>
   12d6c:	add	r9, r5, #88	; 0x58
   12d70:	mov	r7, #8
   12d74:	b	12d80 <__printf_chk@plt+0x1e2c>
   12d78:	ldr	r6, [r5, #-4]
   12d7c:	ldr	fp, [r5, #-8]
   12d80:	mov	r0, #16
   12d84:	bl	10d98 <_Znaj@plt>
   12d88:	mov	r3, #0
   12d8c:	add	r5, r5, #8
   12d90:	mov	r4, r0
   12d94:	mov	r0, r6
   12d98:	mov	r6, #1
   12d9c:	str	r3, [r4, #12]
   12da0:	str	r7, [r4]
   12da4:	str	r6, [r4, #4]
   12da8:	strh	r6, [r4, #8]
   12dac:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12db0:	mov	r1, fp
   12db4:	add	r2, r4, #8
   12db8:	strb	r6, [r4, #9]
   12dbc:	str	r0, [r4, #12]
   12dc0:	mov	r0, sl
   12dc4:	bl	127e8 <__printf_chk@plt+0x1894>
   12dc8:	cmp	r5, r9
   12dcc:	bne	12d78 <__printf_chk@plt+0x1e24>
   12dd0:	b	12d0c <__printf_chk@plt+0x1db8>
   12dd4:	andeq	r3, r2, ip, asr lr
   12dd8:	andeq	r4, r2, r4, lsl #11
   12ddc:	andeq	r0, r0, r2, lsl #2
   12de0:	andeq	lr, r3, r4, lsr pc
   12de4:	andeq	r4, r2, r4, lsr #32
   12de8:	andeq	r4, r2, ip, lsl #11
   12dec:	muleq	r2, r4, r5
   12df0:	ldrdeq	ip, [r3], -r4
   12df4:			; <UNDEFINED> instruction: 0x000243b4
   12df8:	muleq	r2, ip, r5
   12dfc:	andeq	r4, r2, r0, lsr #11
   12e00:	andeq	r4, r2, r8, ror #11
   12e04:	andeq	r4, r2, ip, lsr r4
   12e08:	andeq	r4, r2, r8, asr #11
   12e0c:	ldr	r2, [pc, #8]	; 12e1c <__printf_chk@plt+0x1ec8>
   12e10:	str	r1, [r0, #4]
   12e14:	str	r2, [r0]
   12e18:	bx	lr
   12e1c:	muleq	r2, r4, r4
   12e20:	bx	lr
   12e24:	push	{r4, lr}
   12e28:	mov	r4, r0
   12e2c:	bl	20ab0 <_ZdlPv@@Base>
   12e30:	mov	r0, r4
   12e34:	pop	{r4, pc}
   12e38:	push	{r4, r5, r6, r7, r8, lr}
   12e3c:	mov	r4, r0
   12e40:	ldr	ip, [pc, #76]	; 12e94 <__printf_chk@plt+0x1f40>
   12e44:	mov	r0, #0
   12e48:	add	r5, r4, #20
   12e4c:	str	r3, [r4, #4]
   12e50:	str	r0, [r4, #16]
   12e54:	str	ip, [r4]
   12e58:	mov	r0, r5
   12e5c:	mov	r7, r1
   12e60:	mov	r6, r2
   12e64:	bl	212d0 <_ZdlPv@@Base+0x820>
   12e68:	ldr	r3, [pc, #40]	; 12e98 <__printf_chk@plt+0x1f44>
   12e6c:	str	r7, [r4, #8]
   12e70:	mov	r0, r6
   12e74:	str	r3, [r4, #32]
   12e78:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12e7c:	str	r0, [r4, #12]
   12e80:	mov	r0, r4
   12e84:	pop	{r4, r5, r6, r7, r8, pc}
   12e88:	mov	r0, r5
   12e8c:	bl	2142c <_ZdlPv@@Base+0x97c>
   12e90:	bl	10dec <__cxa_end_cleanup@plt>
   12e94:	andeq	r3, r2, r0, asr #28
   12e98:	andeq	r5, r2, r4, lsr #25
   12e9c:	push	{r4, lr}
   12ea0:	mov	r4, r0
   12ea4:	ldr	r3, [pc, #28]	; 12ec8 <__printf_chk@plt+0x1f74>
   12ea8:	str	r2, [r0, #4]
   12eac:	mov	r0, r1
   12eb0:	str	r3, [r4]
   12eb4:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12eb8:	str	r0, [r4, #8]
   12ebc:	str	r0, [r4, #12]
   12ec0:	mov	r0, r4
   12ec4:	pop	{r4, pc}
   12ec8:			; <UNDEFINED> instruction: 0x000244b0
   12ecc:	push	{r4, r5, r6, r7, r8, lr}
   12ed0:	mov	r4, r0
   12ed4:	ldr	r5, [pc, #76]	; 12f28 <__printf_chk@plt+0x1fd4>
   12ed8:	ldr	lr, [sp, #24]
   12edc:	add	ip, r5, #20
   12ee0:	mov	r0, r1
   12ee4:	stm	r4, {ip, lr}
   12ee8:	mov	r6, r2
   12eec:	mov	r7, r3
   12ef0:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12ef4:	add	r5, r5, #48	; 0x30
   12ef8:	str	r5, [r4]
   12efc:	str	r7, [r4, #20]
   12f00:	str	r0, [r4, #8]
   12f04:	str	r0, [r4, #12]
   12f08:	mov	r0, r6
   12f0c:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12f10:	str	r0, [r4, #16]
   12f14:	mov	r0, r4
   12f18:	pop	{r4, r5, r6, r7, r8, pc}
   12f1c:	ldr	r0, [r4, #8]
   12f20:	bl	10d38 <free@plt>
   12f24:	bl	10dec <__cxa_end_cleanup@plt>
   12f28:	muleq	r2, ip, r4
   12f2c:	push	{r4, r5, r6, lr}
   12f30:	mov	r4, r0
   12f34:	ldr	r0, [sp, #16]
   12f38:	cmp	r2, #0
   12f3c:	ldr	ip, [pc, #244]	; 13038 <__printf_chk@plt+0x20e4>
   12f40:	str	r0, [r4, #4]
   12f44:	subgt	r3, r3, #4
   12f48:	mov	r0, #0
   12f4c:	str	r2, [r4, #20]
   12f50:	str	ip, [r4]
   12f54:	str	r0, [r4, #16]
   12f58:	addgt	r2, r3, r2, lsl #2
   12f5c:	addgt	ip, r4, #20
   12f60:	ble	12f74 <__printf_chk@plt+0x2020>
   12f64:	ldr	lr, [r3, #4]!
   12f68:	cmp	r2, r3
   12f6c:	str	lr, [ip, #4]!
   12f70:	bne	12f64 <__printf_chk@plt+0x2010>
   12f74:	mov	r0, r1
   12f78:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   12f7c:	str	r0, [r4, #8]
   12f80:	str	r0, [r4, #12]
   12f84:	ldrb	r2, [r0]
   12f88:	mov	r3, r0
   12f8c:	cmp	r2, #0
   12f90:	beq	1301c <__printf_chk@plt+0x20c8>
   12f94:	mov	r1, #0
   12f98:	mov	r0, r1
   12f9c:	mov	ip, r1
   12fa0:	b	12fc4 <__printf_chk@plt+0x2070>
   12fa4:	mov	r0, lr
   12fa8:	add	r1, r1, #1
   12fac:	mov	ip, lr
   12fb0:	strb	r2, [r3, r5]
   12fb4:	ldr	r3, [r4, #8]
   12fb8:	ldrb	r2, [r3, ip]
   12fbc:	cmp	r2, #0
   12fc0:	beq	13018 <__printf_chk@plt+0x20c4>
   12fc4:	cmp	r2, #36	; 0x24
   12fc8:	add	lr, r0, #1
   12fcc:	mov	r5, r1
   12fd0:	bne	12fa4 <__printf_chk@plt+0x2050>
   12fd4:	add	ip, r3, ip
   12fd8:	ldrb	ip, [ip, #1]
   12fdc:	sub	r6, ip, #48	; 0x30
   12fe0:	cmp	r6, #9
   12fe4:	bhi	12fa4 <__printf_chk@plt+0x2050>
   12fe8:	cmp	ip, #48	; 0x30
   12fec:	add	r0, r0, #2
   12ff0:	beq	1302c <__printf_chk@plt+0x20d8>
   12ff4:	ldrb	r2, [r3, lr]
   12ff8:	mov	ip, r0
   12ffc:	add	r1, r1, #1
   13000:	sub	r2, r2, #35	; 0x23
   13004:	strb	r2, [r3, r5]
   13008:	ldr	r3, [r4, #8]
   1300c:	ldrb	r2, [r3, ip]
   13010:	cmp	r2, #0
   13014:	bne	12fc4 <__printf_chk@plt+0x2070>
   13018:	add	r3, r3, r1
   1301c:	mov	r2, #0
   13020:	mov	r0, r4
   13024:	strb	r2, [r3]
   13028:	pop	{r4, r5, r6, pc}
   1302c:	mov	r0, lr
   13030:	mov	ip, lr
   13034:	b	12fb4 <__printf_chk@plt+0x2060>
   13038:	andeq	r3, r2, r4, lsr #28
   1303c:	push	{r4, lr}
   13040:	ldr	r4, [pc, #68]	; 1308c <__printf_chk@plt+0x2138>
   13044:	ldr	r0, [r4, #60]	; 0x3c
   13048:	cmp	r0, #0
   1304c:	beq	13084 <__printf_chk@plt+0x2130>
   13050:	ldr	r3, [r0]
   13054:	ldr	r3, [r3, #8]
   13058:	blx	r3
   1305c:	cmn	r0, #1
   13060:	popne	{r4, pc}
   13064:	ldr	r3, [r4, #60]	; 0x3c
   13068:	mov	r0, r3
   1306c:	ldm	r3, {r1, r2}
   13070:	ldr	r3, [r1, #4]
   13074:	str	r2, [r4, #60]	; 0x3c
   13078:	blx	r3
   1307c:	mov	r0, #10
   13080:	pop	{r4, pc}
   13084:	mvn	r0, #0
   13088:	pop	{r4, pc}
   1308c:	andeq	lr, r3, r4, lsl #30
   13090:	ldr	r3, [pc, #44]	; 130c4 <__printf_chk@plt+0x2170>
   13094:	ldr	r0, [r3, #60]	; 0x3c
   13098:	cmp	r0, #0
   1309c:	beq	130bc <__printf_chk@plt+0x2168>
   130a0:	ldr	r3, [r0]
   130a4:	push	{r4, lr}
   130a8:	ldr	r3, [r3, #12]
   130ac:	blx	r3
   130b0:	cmn	r0, #1
   130b4:	moveq	r0, #10
   130b8:	pop	{r4, pc}
   130bc:	mvn	r0, #0
   130c0:	bx	lr
   130c4:	andeq	lr, r3, r4, lsl #30
   130c8:	ldr	r3, [pc, #84]	; 13124 <__printf_chk@plt+0x21d0>
   130cc:	push	{r4, r5, r6, lr}
   130d0:	ldr	r4, [r3, #60]	; 0x3c
   130d4:	cmp	r4, #0
   130d8:	beq	1311c <__printf_chk@plt+0x21c8>
   130dc:	mov	r6, r0
   130e0:	mov	r5, r1
   130e4:	b	130f4 <__printf_chk@plt+0x21a0>
   130e8:	ldr	r4, [r4, #4]
   130ec:	cmp	r4, #0
   130f0:	beq	1311c <__printf_chk@plt+0x21c8>
   130f4:	ldr	r3, [r4]
   130f8:	mov	r2, r5
   130fc:	mov	r1, r6
   13100:	ldr	r3, [r3, #16]
   13104:	mov	r0, r4
   13108:	blx	r3
   1310c:	cmp	r0, #0
   13110:	beq	130e8 <__printf_chk@plt+0x2194>
   13114:	mov	r0, #1
   13118:	pop	{r4, r5, r6, pc}
   1311c:	mov	r0, #0
   13120:	pop	{r4, r5, r6, pc}
   13124:	andeq	lr, r3, r4, lsl #30
   13128:	push	{r4, r5, r6, lr}
   1312c:	ldr	r4, [pc, #60]	; 13170 <__printf_chk@plt+0x221c>
   13130:	ldr	r5, [pc, #60]	; 13174 <__printf_chk@plt+0x2220>
   13134:	mov	r0, r4
   13138:	mov	r1, r5
   1313c:	bl	21494 <_ZdlPv@@Base+0x9e4>
   13140:	mov	r1, r5
   13144:	add	r0, r4, #12
   13148:	bl	21494 <_ZdlPv@@Base+0x9e4>
   1314c:	mov	r1, r5
   13150:	add	r0, r4, #24
   13154:	bl	21494 <_ZdlPv@@Base+0x9e4>
   13158:	mov	r1, r5
   1315c:	add	r0, r4, #36	; 0x24
   13160:	bl	21494 <_ZdlPv@@Base+0x9e4>
   13164:	mov	r3, #0
   13168:	str	r3, [r4, #64]	; 0x40
   1316c:	pop	{r4, r5, r6, pc}
   13170:	andeq	lr, r3, r4, lsl #30
   13174:	andeq	r5, r2, r4, lsr #25
   13178:	push	{r4, r5, r6, r7, r8, lr}
   1317c:	mov	r2, #13
   13180:	ldr	r7, [pc, #180]	; 1323c <__printf_chk@plt+0x22e8>
   13184:	ldr	r6, [pc, #180]	; 13240 <__printf_chk@plt+0x22ec>
   13188:	mov	r1, #1
   1318c:	ldr	r3, [r7]
   13190:	ldr	r0, [pc, #172]	; 13244 <__printf_chk@plt+0x22f0>
   13194:	ldr	r4, [r6, #64]	; 0x40
   13198:	bl	10e40 <fwrite@plt>
   1319c:	ldr	ip, [r6, #64]	; 0x40
   131a0:	ldr	r3, [r7]
   131a4:	b	131d8 <__printf_chk@plt+0x2284>
   131a8:	ldr	r2, [r4, #4]
   131ac:	mov	r1, r3
   131b0:	cmp	r2, #0
   131b4:	mov	r0, r4
   131b8:	ble	131d4 <__printf_chk@plt+0x2280>
   131bc:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   131c0:	ldr	r1, [r7]
   131c4:	mov	r0, #32
   131c8:	bl	10df8 <putc@plt>
   131cc:	ldr	ip, [r6, #64]	; 0x40
   131d0:	ldr	r3, [r7]
   131d4:	mov	r4, r5
   131d8:	add	r5, r4, #1
   131dc:	rsbs	r2, r5, #0
   131e0:	and	r2, r2, #3
   131e4:	and	r5, r5, #3
   131e8:	add	r4, r4, r4, lsl #1
   131ec:	rsbpl	r5, r2, #0
   131f0:	cmp	r5, ip
   131f4:	add	r4, r6, r4, lsl #2
   131f8:	bne	131a8 <__printf_chk@plt+0x2254>
   131fc:	mov	r2, #4
   13200:	mov	r1, #1
   13204:	ldr	r0, [pc, #60]	; 13248 <__printf_chk@plt+0x22f4>
   13208:	bl	10e40 <fwrite@plt>
   1320c:	mov	r0, r4
   13210:	ldr	r1, [r7]
   13214:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   13218:	ldr	r3, [r7]
   1321c:	mov	r1, #1
   13220:	mov	r2, #4
   13224:	ldr	r0, [pc, #32]	; 1324c <__printf_chk@plt+0x22f8>
   13228:	bl	10e40 <fwrite@plt>
   1322c:	ldr	r1, [r7]
   13230:	mov	r0, #10
   13234:	pop	{r4, r5, r6, r7, r8, lr}
   13238:	b	10df8 <putc@plt>
   1323c:	andeq	ip, r3, r8, asr #29
   13240:	andeq	lr, r3, r4, lsl #30
   13244:	andeq	r4, r2, ip, ror #11
   13248:	strdeq	r4, [r2], -ip
   1324c:	andeq	r4, r2, r4, lsl #12
   13250:	push	{r4, lr}
   13254:	mov	r1, r0
   13258:	ldr	r4, [pc, #44]	; 1328c <__printf_chk@plt+0x2338>
   1325c:	ldr	r0, [r4, #64]	; 0x40
   13260:	add	r0, r0, r0, lsl #1
   13264:	add	r0, r4, r0, lsl #2
   13268:	bl	2144c <_ZdlPv@@Base+0x99c>
   1326c:	ldr	r3, [r4, #64]	; 0x40
   13270:	add	r3, r3, #1
   13274:	rsbs	r2, r3, #0
   13278:	and	r2, r2, #3
   1327c:	and	r3, r3, #3
   13280:	rsbpl	r3, r2, #0
   13284:	str	r3, [r4, #64]	; 0x40
   13288:	pop	{r4, pc}
   1328c:	andeq	lr, r3, r4, lsl #30
   13290:	push	{r4, lr}
   13294:	mov	r1, r0
   13298:	ldr	r4, [pc, #44]	; 132cc <__printf_chk@plt+0x2378>
   1329c:	ldr	r0, [r4, #64]	; 0x40
   132a0:	add	r0, r0, r0, lsl #1
   132a4:	add	r0, r4, r0, lsl #2
   132a8:	bl	21518 <_ZdlPv@@Base+0xa68>
   132ac:	ldr	r3, [r4, #64]	; 0x40
   132b0:	add	r3, r3, #1
   132b4:	rsbs	r2, r3, #0
   132b8:	and	r2, r2, #3
   132bc:	and	r3, r3, #3
   132c0:	rsbpl	r3, r2, #0
   132c4:	str	r3, [r4, #64]	; 0x40
   132c8:	pop	{r4, pc}
   132cc:	andeq	lr, r3, r4, lsl #30
   132d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132d4:	mov	fp, r0
   132d8:	ldr	r8, [pc, #312]	; 13418 <__printf_chk@plt+0x24c4>
   132dc:	sub	sp, sp, #12
   132e0:	mov	r1, #34	; 0x22
   132e4:	ldr	r7, [r8, #64]	; 0x40
   132e8:	lsl	r3, r7, #1
   132ec:	add	r6, r3, r7
   132f0:	str	r3, [sp, #4]
   132f4:	add	r6, r8, r6, lsl #2
   132f8:	mov	r0, r6
   132fc:	bl	21518 <_ZdlPv@@Base+0xa68>
   13300:	ldr	ip, [fp, #4]
   13304:	cmp	ip, #0
   13308:	ble	13394 <__printf_chk@plt+0x2440>
   1330c:	ldr	r9, [pc, #264]	; 1341c <__printf_chk@plt+0x24c8>
   13310:	mov	r4, #0
   13314:	mov	r5, r6
   13318:	b	13368 <__printf_chk@plt+0x2414>
   1331c:	cmp	r4, ip
   13320:	mov	r1, r9
   13324:	mov	r0, #104	; 0x68
   13328:	blt	13338 <__printf_chk@plt+0x23e4>
   1332c:	bl	1ef88 <__printf_chk@plt+0xe034>
   13330:	ldr	r3, [fp]
   13334:	ldrb	sl, [r3, r4]
   13338:	ldr	r1, [r5, #4]
   1333c:	ldr	r0, [r5, #8]
   13340:	cmp	r1, r0
   13344:	bge	133f8 <__printf_chk@plt+0x24a4>
   13348:	ldr	r0, [r5]
   1334c:	add	ip, r1, #1
   13350:	str	ip, [r5, #4]
   13354:	strb	sl, [r0, r1]
   13358:	ldr	ip, [fp, #4]
   1335c:	add	r4, r4, #1
   13360:	cmp	r4, ip
   13364:	bge	13394 <__printf_chk@plt+0x2440>
   13368:	ldr	r3, [fp]
   1336c:	ldrb	sl, [r3, r4]
   13370:	cmp	sl, #34	; 0x22
   13374:	bne	1331c <__printf_chk@plt+0x23c8>
   13378:	ldr	r1, [pc, #160]	; 13420 <__printf_chk@plt+0x24cc>
   1337c:	mov	r0, r6
   13380:	bl	215c8 <_ZdlPv@@Base+0xb18>
   13384:	ldr	ip, [fp, #4]
   13388:	add	r4, r4, #1
   1338c:	cmp	r4, ip
   13390:	blt	13368 <__printf_chk@plt+0x2414>
   13394:	ldr	r3, [sp, #4]
   13398:	add	r4, r3, r7
   1339c:	add	r4, r8, r4, lsl #2
   133a0:	ldr	r3, [r4, #4]
   133a4:	ldr	r2, [r4, #8]
   133a8:	cmp	r3, r2
   133ac:	bge	13408 <__printf_chk@plt+0x24b4>
   133b0:	ldr	r2, [sp, #4]
   133b4:	add	ip, r3, #1
   133b8:	add	r7, r2, r7
   133bc:	mov	r2, r8
   133c0:	lsl	r7, r7, #2
   133c4:	mov	r0, #34	; 0x22
   133c8:	ldr	r1, [r2, r7]!
   133cc:	str	ip, [r2, #4]
   133d0:	strb	r0, [r1, r3]
   133d4:	ldr	r3, [r8, #64]	; 0x40
   133d8:	add	r3, r3, #1
   133dc:	rsbs	r2, r3, #0
   133e0:	and	r2, r2, #3
   133e4:	and	r3, r3, #3
   133e8:	rsbpl	r3, r2, #0
   133ec:	str	r3, [r8, #64]	; 0x40
   133f0:	add	sp, sp, #12
   133f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133f8:	mov	r0, r6
   133fc:	bl	21594 <_ZdlPv@@Base+0xae4>
   13400:	ldr	r1, [r5, #4]
   13404:	b	13348 <__printf_chk@plt+0x23f4>
   13408:	mov	r0, r6
   1340c:	bl	21594 <_ZdlPv@@Base+0xae4>
   13410:	ldr	r3, [r4, #4]
   13414:	b	133b0 <__printf_chk@plt+0x245c>
   13418:	andeq	lr, r3, r4, lsl #30
   1341c:	ldrdeq	r3, [r2], -r0
   13420:	andeq	r4, r2, ip, lsl #12
   13424:	push	{r4, r5, r6, r7, r8, lr}
   13428:	mov	r5, r0
   1342c:	ldr	r4, [pc, #168]	; 134dc <__printf_chk@plt+0x2588>
   13430:	sub	sp, sp, #8
   13434:	mov	r6, r1
   13438:	ldr	r0, [r4, #60]	; 0x3c
   1343c:	mov	r7, r2
   13440:	cmp	r0, #0
   13444:	beq	13468 <__printf_chk@plt+0x2514>
   13448:	ldr	r3, [r0]
   1344c:	ldr	r2, [r0, #4]
   13450:	ldr	r3, [r3, #4]
   13454:	str	r2, [r4, #60]	; 0x3c
   13458:	blx	r3
   1345c:	ldr	r0, [r4, #60]	; 0x3c
   13460:	cmp	r0, #0
   13464:	bne	13448 <__printf_chk@plt+0x24f4>
   13468:	mov	r0, #24
   1346c:	bl	20a60 <_Znwj@@Base>
   13470:	mov	ip, #0
   13474:	mov	r3, r7
   13478:	mov	r2, r6
   1347c:	mov	r1, r5
   13480:	str	ip, [sp]
   13484:	mov	r8, r0
   13488:	bl	12ecc <__printf_chk@plt+0x1f78>
   1348c:	ldr	r1, [pc, #76]	; 134e0 <__printf_chk@plt+0x258c>
   13490:	ldr	r0, [pc, #68]	; 134dc <__printf_chk@plt+0x2588>
   13494:	str	r8, [r4, #60]	; 0x3c
   13498:	bl	21494 <_ZdlPv@@Base+0x9e4>
   1349c:	ldr	r1, [pc, #60]	; 134e0 <__printf_chk@plt+0x258c>
   134a0:	ldr	r0, [pc, #60]	; 134e4 <__printf_chk@plt+0x2590>
   134a4:	bl	21494 <_ZdlPv@@Base+0x9e4>
   134a8:	ldr	r1, [pc, #48]	; 134e0 <__printf_chk@plt+0x258c>
   134ac:	ldr	r0, [pc, #52]	; 134e8 <__printf_chk@plt+0x2594>
   134b0:	bl	21494 <_ZdlPv@@Base+0x9e4>
   134b4:	ldr	r1, [pc, #36]	; 134e0 <__printf_chk@plt+0x258c>
   134b8:	ldr	r0, [pc, #44]	; 134ec <__printf_chk@plt+0x2598>
   134bc:	bl	21494 <_ZdlPv@@Base+0x9e4>
   134c0:	mov	r3, #0
   134c4:	str	r3, [r4, #64]	; 0x40
   134c8:	add	sp, sp, #8
   134cc:	pop	{r4, r5, r6, r7, r8, pc}
   134d0:	mov	r0, r8
   134d4:	bl	20ab0 <_ZdlPv@@Base>
   134d8:	bl	10dec <__cxa_end_cleanup@plt>
   134dc:	andeq	lr, r3, r4, lsl #30
   134e0:	andeq	r5, r2, r4, lsr #25
   134e4:	andeq	lr, r3, r0, lsl pc
   134e8:	andeq	lr, r3, ip, lsl pc
   134ec:	andeq	lr, r3, r8, lsr #30
   134f0:	push	{r4, r5, r6, r7, r8, r9, lr}
   134f4:	sub	sp, sp, #52	; 0x34
   134f8:	ldr	r6, [pc, #600]	; 13758 <__printf_chk@plt+0x2804>
   134fc:	ldr	r7, [pc, #600]	; 1375c <__printf_chk@plt+0x2808>
   13500:	ldr	r4, [r6, #60]	; 0x3c
   13504:	ldr	r3, [r7]
   13508:	cmp	r4, #0
   1350c:	str	r3, [sp, #44]	; 0x2c
   13510:	bne	13524 <__printf_chk@plt+0x25d0>
   13514:	b	1354c <__printf_chk@plt+0x25f8>
   13518:	ldr	r4, [r4, #4]
   1351c:	cmp	r4, #0
   13520:	beq	1354c <__printf_chk@plt+0x25f8>
   13524:	ldr	r3, [r4]
   13528:	add	r2, sp, #16
   1352c:	add	r1, sp, #12
   13530:	ldr	r3, [r3, #16]
   13534:	mov	r0, r4
   13538:	blx	r3
   1353c:	cmp	r0, #0
   13540:	beq	13518 <__printf_chk@plt+0x25c4>
   13544:	mov	r8, #1
   13548:	b	13550 <__printf_chk@plt+0x25fc>
   1354c:	mov	r8, #0
   13550:	bl	1303c <__printf_chk@plt+0x20e8>
   13554:	sub	r3, r0, #9
   13558:	cmp	r0, #32
   1355c:	cmpne	r3, #1
   13560:	mov	r4, r0
   13564:	bls	13550 <__printf_chk@plt+0x25fc>
   13568:	ldr	r0, [pc, #496]	; 13760 <__printf_chk@plt+0x280c>
   1356c:	bl	219f8 <_ZdlPv@@Base+0xf48>
   13570:	cmn	r4, #1
   13574:	beq	136e4 <__printf_chk@plt+0x2790>
   13578:	ldr	r9, [pc, #480]	; 13760 <__printf_chk@plt+0x280c>
   1357c:	b	13590 <__printf_chk@plt+0x263c>
   13580:	ldr	r2, [r6, #68]	; 0x44
   13584:	add	r1, r3, #1
   13588:	str	r1, [r6, #72]	; 0x48
   1358c:	strb	r5, [r2, r3]
   13590:	bl	1303c <__printf_chk@plt+0x20e8>
   13594:	cmn	r0, #1
   13598:	beq	135c8 <__printf_chk@plt+0x2674>
   1359c:	cmp	r0, r4
   135a0:	ldr	r3, [r6, #72]	; 0x48
   135a4:	beq	1365c <__printf_chk@plt+0x2708>
   135a8:	ldr	r2, [r6, #76]	; 0x4c
   135ac:	uxtb	r5, r0
   135b0:	cmp	r2, r3
   135b4:	bgt	13580 <__printf_chk@plt+0x262c>
   135b8:	mov	r0, r9
   135bc:	bl	21594 <_ZdlPv@@Base+0xae4>
   135c0:	ldr	r3, [r6, #72]	; 0x48
   135c4:	b	13580 <__printf_chk@plt+0x262c>
   135c8:	cmp	r8, #0
   135cc:	ldr	r3, [pc, #400]	; 13764 <__printf_chk@plt+0x2810>
   135d0:	beq	13708 <__printf_chk@plt+0x27b4>
   135d4:	ldr	r2, [pc, #396]	; 13768 <__printf_chk@plt+0x2814>
   135d8:	str	r3, [sp, #4]
   135dc:	str	r3, [sp]
   135e0:	ldrd	r0, [sp, #12]
   135e4:	bl	1f83c <__printf_chk@plt+0xe8e8>
   135e8:	ldr	r3, [r6, #72]	; 0x48
   135ec:	add	r5, sp, #32
   135f0:	str	r3, [sp]
   135f4:	add	r1, sp, #20
   135f8:	mov	r0, r5
   135fc:	ldr	r3, [r6, #68]	; 0x44
   13600:	mov	r2, #1
   13604:	strb	r4, [sp, #20]
   13608:	bl	21730 <_ZdlPv@@Base+0xc80>
   1360c:	ldr	r0, [r6, #64]	; 0x40
   13610:	mov	r1, r5
   13614:	add	r0, r0, r0, lsl #1
   13618:	add	r0, r6, r0, lsl #2
   1361c:	bl	2144c <_ZdlPv@@Base+0x99c>
   13620:	ldr	r3, [r6, #64]	; 0x40
   13624:	mov	r0, r5
   13628:	add	r3, r3, #1
   1362c:	rsbs	r2, r3, #0
   13630:	and	r2, r2, #3
   13634:	and	r3, r3, #3
   13638:	rsbpl	r3, r2, #0
   1363c:	str	r3, [r6, #64]	; 0x40
   13640:	bl	2142c <_ZdlPv@@Base+0x97c>
   13644:	ldr	r2, [sp, #44]	; 0x2c
   13648:	ldr	r3, [r7]
   1364c:	cmp	r2, r3
   13650:	bne	13730 <__printf_chk@plt+0x27dc>
   13654:	add	sp, sp, #52	; 0x34
   13658:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1365c:	add	r5, sp, #32
   13660:	uxtb	r4, r4
   13664:	str	r3, [sp]
   13668:	mov	r1, r5
   1366c:	ldr	r3, [r6, #68]	; 0x44
   13670:	mov	r2, #1
   13674:	add	r0, sp, #20
   13678:	strb	r4, [sp, #32]
   1367c:	bl	21730 <_ZdlPv@@Base+0xc80>
   13680:	mov	r3, #1
   13684:	str	r3, [sp]
   13688:	mov	r0, r5
   1368c:	add	r3, sp, #11
   13690:	ldr	r2, [sp, #24]
   13694:	ldr	r1, [sp, #20]
   13698:	strb	r4, [sp, #11]
   1369c:	bl	21730 <_ZdlPv@@Base+0xc80>
   136a0:	ldr	r0, [r6, #64]	; 0x40
   136a4:	mov	r1, r5
   136a8:	add	r0, r0, r0, lsl #1
   136ac:	add	r0, r6, r0, lsl #2
   136b0:	bl	2144c <_ZdlPv@@Base+0x99c>
   136b4:	ldr	r3, [r6, #64]	; 0x40
   136b8:	mov	r0, r5
   136bc:	add	r3, r3, #1
   136c0:	rsbs	r2, r3, #0
   136c4:	and	r2, r2, #3
   136c8:	and	r3, r3, #3
   136cc:	rsbpl	r3, r2, #0
   136d0:	str	r3, [r6, #64]	; 0x40
   136d4:	bl	2142c <_ZdlPv@@Base+0x97c>
   136d8:	add	r0, sp, #20
   136dc:	bl	2142c <_ZdlPv@@Base+0x97c>
   136e0:	b	13644 <__printf_chk@plt+0x26f0>
   136e4:	cmp	r8, #0
   136e8:	ldr	r3, [pc, #116]	; 13764 <__printf_chk@plt+0x2810>
   136ec:	beq	1371c <__printf_chk@plt+0x27c8>
   136f0:	ldr	r2, [pc, #112]	; 13768 <__printf_chk@plt+0x2814>
   136f4:	str	r3, [sp, #4]
   136f8:	str	r3, [sp]
   136fc:	ldrd	r0, [sp, #12]
   13700:	bl	1f83c <__printf_chk@plt+0xe8e8>
   13704:	b	13644 <__printf_chk@plt+0x26f0>
   13708:	ldr	r0, [pc, #88]	; 13768 <__printf_chk@plt+0x2814>
   1370c:	mov	r2, r3
   13710:	mov	r1, r3
   13714:	bl	1f770 <__printf_chk@plt+0xe81c>
   13718:	b	135e8 <__printf_chk@plt+0x2694>
   1371c:	ldr	r0, [pc, #68]	; 13768 <__printf_chk@plt+0x2814>
   13720:	mov	r2, r3
   13724:	mov	r1, r3
   13728:	bl	1f770 <__printf_chk@plt+0xe81c>
   1372c:	b	13644 <__printf_chk@plt+0x26f0>
   13730:	bl	10de0 <__stack_chk_fail@plt>
   13734:	b	13740 <__printf_chk@plt+0x27ec>
   13738:	mov	r0, r5
   1373c:	bl	2142c <_ZdlPv@@Base+0x97c>
   13740:	add	r0, sp, #20
   13744:	bl	2142c <_ZdlPv@@Base+0x97c>
   13748:	bl	10dec <__cxa_end_cleanup@plt>
   1374c:	mov	r0, r5
   13750:	bl	2142c <_ZdlPv@@Base+0x97c>
   13754:	bl	10dec <__cxa_end_cleanup@plt>
   13758:	andeq	lr, r3, r4, lsl #30
   1375c:			; <UNDEFINED> instruction: 0x0003bdb8
   13760:	andeq	lr, r3, r8, asr #30
   13764:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   13768:	andeq	r4, r2, r0, lsl r6
   1376c:	ldr	ip, [pc, #164]	; 13818 <__printf_chk@plt+0x28c4>
   13770:	push	{r4, r5, r6, r7, r8, r9, lr}
   13774:	mov	r6, r0
   13778:	ldr	r5, [pc, #156]	; 1381c <__printf_chk@plt+0x28c8>
   1377c:	ldr	r4, [ip, #60]	; 0x3c
   13780:	sub	sp, sp, #28
   13784:	ldr	r0, [r5]
   13788:	cmp	r4, #0
   1378c:	mov	r7, r1
   13790:	mov	r8, r2
   13794:	mov	r9, r3
   13798:	str	r0, [sp, #20]
   1379c:	bne	137b0 <__printf_chk@plt+0x285c>
   137a0:	b	137fc <__printf_chk@plt+0x28a8>
   137a4:	ldr	r4, [r4, #4]
   137a8:	cmp	r4, #0
   137ac:	beq	137fc <__printf_chk@plt+0x28a8>
   137b0:	ldr	r3, [r4]
   137b4:	add	r2, sp, #16
   137b8:	add	r1, sp, #12
   137bc:	ldr	r3, [r3, #16]
   137c0:	mov	r0, r4
   137c4:	blx	r3
   137c8:	cmp	r0, #0
   137cc:	beq	137a4 <__printf_chk@plt+0x2850>
   137d0:	strd	r8, [sp]
   137d4:	mov	r3, r7
   137d8:	mov	r2, r6
   137dc:	ldrd	r0, [sp, #12]
   137e0:	bl	1f83c <__printf_chk@plt+0xe8e8>
   137e4:	ldr	r2, [sp, #20]
   137e8:	ldr	r3, [r5]
   137ec:	cmp	r2, r3
   137f0:	bne	13814 <__printf_chk@plt+0x28c0>
   137f4:	add	sp, sp, #28
   137f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   137fc:	mov	r3, r9
   13800:	mov	r2, r8
   13804:	mov	r1, r7
   13808:	mov	r0, r6
   1380c:	bl	1f770 <__printf_chk@plt+0xe81c>
   13810:	b	137e4 <__printf_chk@plt+0x2890>
   13814:	bl	10de0 <__stack_chk_fail@plt>
   13818:	andeq	lr, r3, r4, lsl #30
   1381c:			; <UNDEFINED> instruction: 0x0003bdb8
   13820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13824:	mov	r5, r0
   13828:	ldr	sl, [pc, #480]	; 13a10 <__printf_chk@plt+0x2abc>
   1382c:	ldr	r6, [pc, #480]	; 13a14 <__printf_chk@plt+0x2ac0>
   13830:	ldr	r8, [pc, #480]	; 13a18 <__printf_chk@plt+0x2ac4>
   13834:	ldr	r7, [pc, #480]	; 13a1c <__printf_chk@plt+0x2ac8>
   13838:	sub	sp, sp, #28
   1383c:	ldr	r3, [sl]
   13840:	add	r9, r0, #20
   13844:	str	r3, [sp, #20]
   13848:	mov	r0, r9
   1384c:	bl	219f8 <_ZdlPv@@Base+0xf48>
   13850:	ldr	r3, [r5, #16]
   13854:	add	r3, r3, #1
   13858:	str	r3, [r5, #16]
   1385c:	ldr	r0, [r5, #8]
   13860:	bl	10e04 <getc@plt>
   13864:	cmp	r0, #13
   13868:	mov	r4, r0
   1386c:	beq	139c4 <__printf_chk@plt+0x2a70>
   13870:	cmn	r4, #1
   13874:	beq	138dc <__printf_chk@plt+0x2988>
   13878:	cmp	r4, #0
   1387c:	blt	138b0 <__printf_chk@plt+0x295c>
   13880:	ldrb	r3, [r6, r4]
   13884:	cmp	r3, #0
   13888:	beq	138b0 <__printf_chk@plt+0x295c>
   1388c:	mov	r1, r4
   13890:	mov	r0, sp
   13894:	bl	1f3b0 <__printf_chk@plt+0xe45c>
   13898:	mov	r3, r8
   1389c:	ldr	r2, [pc, #372]	; 13a18 <__printf_chk@plt+0x2ac4>
   138a0:	mov	r1, sp
   138a4:	mov	r0, r7
   138a8:	bl	1376c <__printf_chk@plt+0x2818>
   138ac:	b	1385c <__printf_chk@plt+0x2908>
   138b0:	ldr	r3, [r5, #24]
   138b4:	ldr	r2, [r5, #28]
   138b8:	uxtb	fp, r4
   138bc:	cmp	r2, r3
   138c0:	ble	139b4 <__printf_chk@plt+0x2a60>
   138c4:	ldr	r2, [r5, #20]
   138c8:	add	r1, r3, #1
   138cc:	cmp	r4, #10
   138d0:	str	r1, [r5, #24]
   138d4:	strb	fp, [r2, r3]
   138d8:	bne	1385c <__printf_chk@plt+0x2908>
   138dc:	ldr	r3, [r5, #24]
   138e0:	cmp	r3, #0
   138e4:	mov	r0, r3
   138e8:	beq	1399c <__printf_chk@plt+0x2a48>
   138ec:	cmp	r3, #2
   138f0:	ble	13970 <__printf_chk@plt+0x2a1c>
   138f4:	ldr	r2, [r5, #20]
   138f8:	ldrb	r1, [r2]
   138fc:	cmp	r1, #46	; 0x2e
   13900:	bne	13970 <__printf_chk@plt+0x2a1c>
   13904:	ldrb	r1, [r2, #1]
   13908:	cmp	r1, #69	; 0x45
   1390c:	bne	13970 <__printf_chk@plt+0x2a1c>
   13910:	ldrb	r1, [r2, #2]
   13914:	cmp	r1, #81	; 0x51
   13918:	beq	13924 <__printf_chk@plt+0x29d0>
   1391c:	cmp	r1, #78	; 0x4e
   13920:	bne	13970 <__printf_chk@plt+0x2a1c>
   13924:	cmp	r3, #3
   13928:	beq	13848 <__printf_chk@plt+0x28f4>
   1392c:	ldrb	r2, [r2, #3]
   13930:	cmp	r2, #32
   13934:	beq	13848 <__printf_chk@plt+0x28f4>
   13938:	cmp	r3, #3
   1393c:	bgt	13954 <__printf_chk@plt+0x2a00>
   13940:	ldr	r1, [pc, #216]	; 13a20 <__printf_chk@plt+0x2acc>
   13944:	mov	r0, #98	; 0x62
   13948:	bl	1ef88 <__printf_chk@plt+0xe034>
   1394c:	ldr	r3, [r5, #20]
   13950:	ldrb	r2, [r3, #3]
   13954:	cmp	r2, #10
   13958:	beq	13848 <__printf_chk@plt+0x28f4>
   1395c:	ldr	r3, [pc, #192]	; 13a24 <__printf_chk@plt+0x2ad0>
   13960:	ldr	r3, [r3]
   13964:	cmp	r3, #0
   13968:	bne	13848 <__printf_chk@plt+0x28f4>
   1396c:	ldr	r0, [r5, #24]
   13970:	ldr	r3, [r5, #28]
   13974:	cmp	r3, r0
   13978:	ble	139fc <__printf_chk@plt+0x2aa8>
   1397c:	ldr	r3, [r5, #20]
   13980:	add	r1, r0, #1
   13984:	mov	r2, #0
   13988:	str	r1, [r5, #24]
   1398c:	strb	r2, [r3, r0]
   13990:	mov	r0, #1
   13994:	ldr	r3, [r5, #20]
   13998:	str	r3, [r5, #32]
   1399c:	ldr	r2, [sp, #20]
   139a0:	ldr	r3, [sl]
   139a4:	cmp	r2, r3
   139a8:	bne	13a0c <__printf_chk@plt+0x2ab8>
   139ac:	add	sp, sp, #28
   139b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139b4:	mov	r0, r9
   139b8:	bl	21594 <_ZdlPv@@Base+0xae4>
   139bc:	ldr	r3, [r5, #24]
   139c0:	b	138c4 <__printf_chk@plt+0x2970>
   139c4:	ldr	r0, [r5, #8]
   139c8:	bl	10e04 <getc@plt>
   139cc:	cmp	r0, #10
   139d0:	mov	r4, r0
   139d4:	beq	13880 <__printf_chk@plt+0x292c>
   139d8:	mov	r1, #13
   139dc:	mov	r0, sp
   139e0:	bl	1f3d0 <__printf_chk@plt+0xe47c>
   139e4:	mov	r3, r8
   139e8:	ldr	r2, [pc, #40]	; 13a18 <__printf_chk@plt+0x2ac4>
   139ec:	mov	r1, sp
   139f0:	mov	r0, r7
   139f4:	bl	1376c <__printf_chk@plt+0x2818>
   139f8:	b	13870 <__printf_chk@plt+0x291c>
   139fc:	mov	r0, r9
   13a00:	bl	21594 <_ZdlPv@@Base+0xae4>
   13a04:	ldr	r0, [r5, #24]
   13a08:	b	1397c <__printf_chk@plt+0x2a28>
   13a0c:	bl	10de0 <__stack_chk_fail@plt>
   13a10:			; <UNDEFINED> instruction: 0x0003bdb8
   13a14:			; <UNDEFINED> instruction: 0x0003cdb4
   13a18:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   13a1c:	andeq	r4, r2, r4, lsr r6
   13a20:	ldrdeq	r3, [r2], -r0
   13a24:	ldrdeq	ip, [r3], -r8
   13a28:	ldr	r3, [r0, #32]
   13a2c:	push	{r4, lr}
   13a30:	mov	r4, r0
   13a34:	ldrb	r2, [r3]
   13a38:	cmp	r2, #0
   13a3c:	beq	13a50 <__printf_chk@plt+0x2afc>
   13a40:	add	r2, r3, #1
   13a44:	str	r2, [r4, #32]
   13a48:	ldrb	r0, [r3]
   13a4c:	pop	{r4, pc}
   13a50:	bl	13820 <__printf_chk@plt+0x28cc>
   13a54:	cmp	r0, #0
   13a58:	ldrne	r3, [r4, #32]
   13a5c:	bne	13a40 <__printf_chk@plt+0x2aec>
   13a60:	mvn	r0, #0
   13a64:	pop	{r4, pc}
   13a68:	ldr	r3, [r0, #32]
   13a6c:	ldrb	r3, [r3]
   13a70:	cmp	r3, #0
   13a74:	beq	13a80 <__printf_chk@plt+0x2b2c>
   13a78:	mov	r0, r3
   13a7c:	bx	lr
   13a80:	push	{r4, lr}
   13a84:	mov	r4, r0
   13a88:	bl	13820 <__printf_chk@plt+0x28cc>
   13a8c:	cmp	r0, #0
   13a90:	ldrne	r3, [r4, #32]
   13a94:	ldrbne	r3, [r3]
   13a98:	movne	r0, r3
   13a9c:	mvneq	r0, #0
   13aa0:	pop	{r4, pc}
   13aa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13aa8:	sub	sp, sp, #60	; 0x3c
   13aac:	ldr	r9, [pc, #368]	; 13c24 <__printf_chk@plt+0x2cd0>
   13ab0:	str	r0, [sp, #12]
   13ab4:	add	r3, sp, #12
   13ab8:	ldr	r0, [r9]
   13abc:	add	r1, sp, #48	; 0x30
   13ac0:	mov	r2, #0
   13ac4:	str	r0, [sp, #52]	; 0x34
   13ac8:	str	r2, [r3, #4]!
   13acc:	cmp	r1, r3
   13ad0:	bne	13ac8 <__printf_chk@plt+0x2b74>
   13ad4:	ldr	r4, [pc, #332]	; 13c28 <__printf_chk@plt+0x2cd4>
   13ad8:	mov	r7, #0
   13adc:	add	r6, r4, #68	; 0x44
   13ae0:	add	r8, sp, #16
   13ae4:	mov	r0, r6
   13ae8:	bl	219f8 <_ZdlPv@@Base+0xf48>
   13aec:	mov	r5, #0
   13af0:	bl	1303c <__printf_chk@plt+0x20e8>
   13af4:	cmn	r0, #1
   13af8:	mov	fp, r0
   13afc:	beq	13b5c <__printf_chk@plt+0x2c08>
   13b00:	cmp	r5, #0
   13b04:	ldr	r2, [r4, #72]	; 0x48
   13b08:	bne	13b18 <__printf_chk@plt+0x2bc4>
   13b0c:	cmp	r0, #41	; 0x29
   13b10:	cmpne	r0, #44	; 0x2c
   13b14:	beq	13bc0 <__printf_chk@plt+0x2c6c>
   13b18:	ldr	r0, [r4, #76]	; 0x4c
   13b1c:	uxtb	sl, fp
   13b20:	cmp	r2, r0
   13b24:	bge	13bb0 <__printf_chk@plt+0x2c5c>
   13b28:	ldr	r0, [r4, #68]	; 0x44
   13b2c:	cmp	fp, #40	; 0x28
   13b30:	add	ip, r2, #1
   13b34:	str	ip, [r4, #72]	; 0x48
   13b38:	addeq	r5, r5, #1
   13b3c:	strb	sl, [r0, r2]
   13b40:	beq	13af0 <__printf_chk@plt+0x2b9c>
   13b44:	cmp	fp, #41	; 0x29
   13b48:	subeq	r5, r5, #1
   13b4c:	bl	1303c <__printf_chk@plt+0x20e8>
   13b50:	cmn	r0, #1
   13b54:	mov	fp, r0
   13b58:	bne	13b00 <__printf_chk@plt+0x2bac>
   13b5c:	ldr	r3, [pc, #200]	; 13c2c <__printf_chk@plt+0x2cd8>
   13b60:	ldr	r0, [pc, #200]	; 13c30 <__printf_chk@plt+0x2cdc>
   13b64:	mov	r2, r3
   13b68:	mov	r1, r3
   13b6c:	bl	1376c <__printf_chk@plt+0x2818>
   13b70:	mov	r0, #60	; 0x3c
   13b74:	bl	20a60 <_Znwj@@Base>
   13b78:	ldr	ip, [r4, #60]	; 0x3c
   13b7c:	mov	r3, r8
   13b80:	mov	r2, r7
   13b84:	ldr	r1, [sp, #12]
   13b88:	str	ip, [sp]
   13b8c:	mov	r5, r0
   13b90:	bl	12f2c <__printf_chk@plt+0x1fd8>
   13b94:	ldr	r2, [sp, #52]	; 0x34
   13b98:	ldr	r3, [r9]
   13b9c:	str	r5, [r4, #60]	; 0x3c
   13ba0:	cmp	r2, r3
   13ba4:	bne	13c14 <__printf_chk@plt+0x2cc0>
   13ba8:	add	sp, sp, #60	; 0x3c
   13bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13bb0:	mov	r0, r6
   13bb4:	bl	21594 <_ZdlPv@@Base+0xae4>
   13bb8:	ldr	r2, [r4, #72]	; 0x48
   13bbc:	b	13b28 <__printf_chk@plt+0x2bd4>
   13bc0:	cmp	r2, #0
   13bc4:	ble	13bf4 <__printf_chk@plt+0x2ca0>
   13bc8:	ldr	r1, [r4, #76]	; 0x4c
   13bcc:	cmp	r2, r1
   13bd0:	bge	13c04 <__printf_chk@plt+0x2cb0>
   13bd4:	ldr	r1, [r4, #68]	; 0x44
   13bd8:	add	r0, r2, #1
   13bdc:	mov	r3, #0
   13be0:	str	r0, [r4, #72]	; 0x48
   13be4:	strb	r3, [r1, r2]
   13be8:	ldr	r0, [r4, #68]	; 0x44
   13bec:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   13bf0:	str	r0, [r8, r7, lsl #2]
   13bf4:	cmp	fp, #41	; 0x29
   13bf8:	add	r7, r7, #1
   13bfc:	bne	13ae4 <__printf_chk@plt+0x2b90>
   13c00:	b	13b70 <__printf_chk@plt+0x2c1c>
   13c04:	mov	r0, r6
   13c08:	bl	21594 <_ZdlPv@@Base+0xae4>
   13c0c:	ldr	r2, [r4, #72]	; 0x48
   13c10:	b	13bd4 <__printf_chk@plt+0x2c80>
   13c14:	bl	10de0 <__stack_chk_fail@plt>
   13c18:	mov	r0, r5
   13c1c:	bl	20ab0 <_ZdlPv@@Base>
   13c20:	bl	10dec <__cxa_end_cleanup@plt>
   13c24:			; <UNDEFINED> instruction: 0x0003bdb8
   13c28:	andeq	lr, r3, r4, lsl #30
   13c2c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   13c30:	andeq	r4, r2, r4, asr r6
   13c34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c38:	mov	r7, r0
   13c3c:	ldr	r4, [pc, #1584]	; 14274 <__printf_chk@plt+0x3320>
   13c40:	ldr	r5, [pc, #1584]	; 14278 <__printf_chk@plt+0x3324>
   13c44:	add	r6, r4, #68	; 0x44
   13c48:	ldr	sl, [pc, #1580]	; 1427c <__printf_chk@plt+0x3328>
   13c4c:	sub	sp, sp, #28
   13c50:	ldr	r3, [r5]
   13c54:	mov	r8, r6
   13c58:	add	r9, r4, #48	; 0x30
   13c5c:	str	r3, [sp, #20]
   13c60:	bl	1303c <__printf_chk@plt+0x20e8>
   13c64:	cmp	r0, #32
   13c68:	cmpne	r0, #10
   13c6c:	mov	fp, r0
   13c70:	beq	13c60 <__printf_chk@plt+0x2d0c>
   13c74:	cmp	r0, #94	; 0x5e
   13c78:	beq	13dfc <__printf_chk@plt+0x2ea8>
   13c7c:	bgt	13de4 <__printf_chk@plt+0x2e90>
   13c80:	cmp	r0, #9
   13c84:	beq	13dfc <__printf_chk@plt+0x2ea8>
   13c88:	cmp	r0, #34	; 0x22
   13c8c:	beq	13e4c <__printf_chk@plt+0x2ef8>
   13c90:	cmn	r0, #1
   13c94:	beq	13f24 <__printf_chk@plt+0x2fd0>
   13c98:	mov	r0, r6
   13c9c:	bl	219f8 <_ZdlPv@@Base+0xf48>
   13ca0:	cmp	fp, #92	; 0x5c
   13ca4:	beq	13d1c <__printf_chk@plt+0x2dc8>
   13ca8:	ldr	r3, [r4, #72]	; 0x48
   13cac:	ldr	r2, [r4, #76]	; 0x4c
   13cb0:	uxtb	fp, fp
   13cb4:	cmp	r3, r2
   13cb8:	bge	140e0 <__printf_chk@plt+0x318c>
   13cbc:	ldr	r0, [r4, #60]	; 0x3c
   13cc0:	ldr	r2, [r4, #68]	; 0x44
   13cc4:	add	r1, r3, #1
   13cc8:	cmp	r0, #0
   13ccc:	str	r1, [r4, #72]	; 0x48
   13cd0:	strb	fp, [r2, r3]
   13cd4:	beq	13d40 <__printf_chk@plt+0x2dec>
   13cd8:	mov	fp, #0
   13cdc:	ldr	r3, [r0]
   13ce0:	ldr	r3, [r3, #12]
   13ce4:	blx	r3
   13ce8:	cmn	r0, #1
   13cec:	mov	r3, r0
   13cf0:	beq	140f0 <__printf_chk@plt+0x319c>
   13cf4:	cmp	r7, #0
   13cf8:	eorne	r1, fp, #1
   13cfc:	moveq	r1, #0
   13d00:	cmp	r1, #0
   13d04:	beq	13f84 <__printf_chk@plt+0x3030>
   13d08:	cmp	r0, #40	; 0x28
   13d0c:	beq	14008 <__printf_chk@plt+0x30b4>
   13d10:	cmp	r3, #92	; 0x5c
   13d14:	bne	14110 <__printf_chk@plt+0x31bc>
   13d18:	bl	1303c <__printf_chk@plt+0x20e8>
   13d1c:	ldr	r0, [r4, #60]	; 0x3c
   13d20:	cmp	r0, #0
   13d24:	movne	fp, #1
   13d28:	bne	13cdc <__printf_chk@plt+0x2d88>
   13d2c:	ldr	r3, [pc, #1356]	; 14280 <__printf_chk@plt+0x332c>
   13d30:	ldr	r0, [pc, #1356]	; 14284 <__printf_chk@plt+0x3330>
   13d34:	mov	r2, r3
   13d38:	mov	r1, r3
   13d3c:	bl	1376c <__printf_chk@plt+0x2818>
   13d40:	ldr	r3, [r4, #72]	; 0x48
   13d44:	cmp	r3, #0
   13d48:	beq	13c60 <__printf_chk@plt+0x2d0c>
   13d4c:	cmp	r7, #0
   13d50:	beq	14204 <__printf_chk@plt+0x32b0>
   13d54:	ldr	r2, [r4, #76]	; 0x4c
   13d58:	cmp	r3, r2
   13d5c:	bge	141b0 <__printf_chk@plt+0x325c>
   13d60:	ldr	r2, [r4, #68]	; 0x44
   13d64:	add	r0, r3, #1
   13d68:	mov	r1, #0
   13d6c:	str	r0, [r4, #72]	; 0x48
   13d70:	strb	r1, [r2, r3]
   13d74:	mov	r0, r9
   13d78:	ldr	r1, [r4, #68]	; 0x44
   13d7c:	bl	12a00 <__printf_chk@plt+0x1aac>
   13d80:	ldr	r1, [r4, #72]	; 0x48
   13d84:	sub	r1, r1, #1
   13d88:	str	r0, [sp, #4]
   13d8c:	mov	r0, r8
   13d90:	bl	21984 <_ZdlPv@@Base+0xed4>
   13d94:	ldr	r3, [sp, #4]
   13d98:	cmp	r3, #0
   13d9c:	beq	14204 <__printf_chk@plt+0x32b0>
   13da0:	ldrb	r2, [r3]
   13da4:	cmp	r2, #0
   13da8:	beq	14224 <__printf_chk@plt+0x32d0>
   13dac:	mov	r0, #16
   13db0:	str	r3, [sp, #4]
   13db4:	bl	20a60 <_Znwj@@Base>
   13db8:	ldr	r3, [sp, #4]
   13dbc:	mov	fp, r0
   13dc0:	ldr	r0, [r3, #4]
   13dc4:	ldr	r3, [r4, #60]	; 0x3c
   13dc8:	str	sl, [fp]
   13dcc:	str	r3, [fp, #4]
   13dd0:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   13dd4:	str	r0, [fp, #8]
   13dd8:	str	r0, [fp, #12]
   13ddc:	str	fp, [r4, #60]	; 0x3c
   13de0:	b	13c60 <__printf_chk@plt+0x2d0c>
   13de4:	cmp	r0, #123	; 0x7b
   13de8:	beq	13dfc <__printf_chk@plt+0x2ea8>
   13dec:	blt	13c98 <__printf_chk@plt+0x2d44>
   13df0:	sub	r3, r0, #125	; 0x7d
   13df4:	cmp	r3, #1
   13df8:	bhi	13c98 <__printf_chk@plt+0x2d44>
   13dfc:	ldr	r4, [pc, #1136]	; 14274 <__printf_chk@plt+0x3320>
   13e00:	uxtb	r1, fp
   13e04:	ldr	r0, [r4, #64]	; 0x40
   13e08:	add	r0, r0, r0, lsl #1
   13e0c:	add	r0, r4, r0, lsl #2
   13e10:	bl	21518 <_ZdlPv@@Base+0xa68>
   13e14:	ldr	r3, [r4, #64]	; 0x40
   13e18:	add	r3, r3, #1
   13e1c:	rsbs	r2, r3, #0
   13e20:	and	r2, r2, #3
   13e24:	and	r3, r3, #3
   13e28:	rsbpl	r3, r2, #0
   13e2c:	str	r3, [r4, #64]	; 0x40
   13e30:	ldr	r2, [sp, #20]
   13e34:	ldr	r3, [r5]
   13e38:	mov	r0, fp
   13e3c:	cmp	r2, r3
   13e40:	bne	14258 <__printf_chk@plt+0x3304>
   13e44:	add	sp, sp, #28
   13e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e4c:	ldr	r0, [pc, #1076]	; 14288 <__printf_chk@plt+0x3334>
   13e50:	bl	219f8 <_ZdlPv@@Base+0xf48>
   13e54:	ldr	r6, [pc, #1048]	; 14274 <__printf_chk@plt+0x3320>
   13e58:	ldr	r9, [pc, #1068]	; 1428c <__printf_chk@plt+0x3338>
   13e5c:	add	r8, r6, #68	; 0x44
   13e60:	mov	r7, #0
   13e64:	bl	1303c <__printf_chk@plt+0x20e8>
   13e68:	cmn	r0, #1
   13e6c:	mov	r4, r0
   13e70:	beq	13ec8 <__printf_chk@plt+0x2f74>
   13e74:	cmp	r0, #10
   13e78:	beq	1418c <__printf_chk@plt+0x3238>
   13e7c:	cmp	r0, #34	; 0x22
   13e80:	beq	13eec <__printf_chk@plt+0x2f98>
   13e84:	ldr	r3, [r6, #72]	; 0x48
   13e88:	ldr	r2, [r6, #76]	; 0x4c
   13e8c:	uxtb	sl, r0
   13e90:	cmp	r3, r2
   13e94:	bge	13f14 <__printf_chk@plt+0x2fc0>
   13e98:	ldr	r2, [r6, #68]	; 0x44
   13e9c:	add	r1, r3, #1
   13ea0:	str	r1, [r6, #72]	; 0x48
   13ea4:	strb	sl, [r2, r3]
   13ea8:	bl	1303c <__printf_chk@plt+0x20e8>
   13eac:	eor	r7, r7, #1
   13eb0:	cmp	r4, #92	; 0x5c
   13eb4:	movne	r7, #0
   13eb8:	andeq	r7, r7, #1
   13ebc:	cmn	r0, #1
   13ec0:	mov	r4, r0
   13ec4:	bne	13e74 <__printf_chk@plt+0x2f20>
   13ec8:	ldr	r3, [pc, #944]	; 14280 <__printf_chk@plt+0x332c>
   13ecc:	ldr	r0, [pc, #956]	; 14290 <__printf_chk@plt+0x333c>
   13ed0:	mov	r2, r3
   13ed4:	mov	r1, r3
   13ed8:	bl	1376c <__printf_chk@plt+0x2818>
   13edc:	ldr	r0, [pc, #932]	; 14288 <__printf_chk@plt+0x3334>
   13ee0:	bl	132d0 <__printf_chk@plt+0x237c>
   13ee4:	ldr	fp, [pc, #936]	; 14294 <__printf_chk@plt+0x3340>
   13ee8:	b	13e30 <__printf_chk@plt+0x2edc>
   13eec:	cmp	r7, #0
   13ef0:	beq	13edc <__printf_chk@plt+0x2f88>
   13ef4:	ldr	r3, [r6, #72]	; 0x48
   13ef8:	subs	r4, r3, #1
   13efc:	bmi	13f74 <__printf_chk@plt+0x3020>
   13f00:	ldr	r3, [r6, #68]	; 0x44
   13f04:	mov	r2, #34	; 0x22
   13f08:	mov	r7, #0
   13f0c:	strb	r2, [r3, r4]
   13f10:	b	13e64 <__printf_chk@plt+0x2f10>
   13f14:	mov	r0, r8
   13f18:	bl	21594 <_ZdlPv@@Base+0xae4>
   13f1c:	ldr	r3, [r6, #72]	; 0x48
   13f20:	b	13e98 <__printf_chk@plt+0x2f44>
   13f24:	ldr	r4, [pc, #840]	; 14274 <__printf_chk@plt+0x3320>
   13f28:	ldr	r1, [pc, #872]	; 14298 <__printf_chk@plt+0x3344>
   13f2c:	add	r0, sp, #8
   13f30:	bl	21340 <_ZdlPv@@Base+0x890>
   13f34:	ldr	r0, [r4, #64]	; 0x40
   13f38:	add	r1, sp, #8
   13f3c:	add	r0, r0, r0, lsl #1
   13f40:	add	r0, r4, r0, lsl #2
   13f44:	bl	2144c <_ZdlPv@@Base+0x99c>
   13f48:	ldr	r3, [r4, #64]	; 0x40
   13f4c:	add	r0, sp, #8
   13f50:	add	r3, r3, #1
   13f54:	rsbs	r2, r3, #0
   13f58:	and	r2, r2, #3
   13f5c:	and	r3, r3, #3
   13f60:	rsbpl	r3, r2, #0
   13f64:	mov	fp, #0
   13f68:	str	r3, [r4, #64]	; 0x40
   13f6c:	bl	2142c <_ZdlPv@@Base+0x97c>
   13f70:	b	13e30 <__printf_chk@plt+0x2edc>
   13f74:	mov	r1, r9
   13f78:	mov	r0, #98	; 0x62
   13f7c:	bl	1ef88 <__printf_chk@plt+0xe034>
   13f80:	b	13f00 <__printf_chk@plt+0x2fac>
   13f84:	cmp	fp, #0
   13f88:	beq	13d10 <__printf_chk@plt+0x2dbc>
   13f8c:	cmp	r0, #10
   13f90:	beq	140f8 <__printf_chk@plt+0x31a4>
   13f94:	cmp	r0, #34	; 0x22
   13f98:	beq	14068 <__printf_chk@plt+0x3114>
   13f9c:	cmp	r0, #9
   13fa0:	beq	140a0 <__printf_chk@plt+0x314c>
   13fa4:	str	r0, [sp, #4]
   13fa8:	bl	1303c <__printf_chk@plt+0x20e8>
   13fac:	ldr	r2, [r4, #72]	; 0x48
   13fb0:	ldr	r1, [r4, #76]	; 0x4c
   13fb4:	ldr	r3, [sp, #4]
   13fb8:	cmp	r2, r1
   13fbc:	bge	141c0 <__printf_chk@plt+0x326c>
   13fc0:	ldr	r1, [r4, #68]	; 0x44
   13fc4:	add	ip, r2, #1
   13fc8:	mov	r0, #92	; 0x5c
   13fcc:	str	ip, [r4, #72]	; 0x48
   13fd0:	strb	r0, [r1, r2]
   13fd4:	ldr	r2, [r4, #72]	; 0x48
   13fd8:	ldr	r1, [r4, #76]	; 0x4c
   13fdc:	uxtb	fp, r3
   13fe0:	cmp	r2, r1
   13fe4:	bge	141d4 <__printf_chk@plt+0x3280>
   13fe8:	ldr	r1, [r4, #68]	; 0x44
   13fec:	ldr	r0, [r4, #60]	; 0x3c
   13ff0:	add	ip, r2, #1
   13ff4:	cmp	r0, #0
   13ff8:	str	ip, [r4, #72]	; 0x48
   13ffc:	strb	fp, [r1, r2]
   14000:	bne	13cd8 <__printf_chk@plt+0x2d84>
   14004:	b	13d40 <__printf_chk@plt+0x2dec>
   14008:	ldr	r3, [r4, #72]	; 0x48
   1400c:	ldr	r2, [r4, #76]	; 0x4c
   14010:	cmp	r3, r2
   14014:	bge	141f4 <__printf_chk@plt+0x32a0>
   14018:	ldr	r2, [r4, #68]	; 0x44
   1401c:	add	r1, r3, #1
   14020:	str	r1, [r4, #72]	; 0x48
   14024:	mov	r1, #0
   14028:	strb	r1, [r2, r3]
   1402c:	mov	r0, r9
   14030:	ldr	r1, [r4, #68]	; 0x44
   14034:	bl	12a00 <__printf_chk@plt+0x1aac>
   14038:	subs	fp, r0, #0
   1403c:	beq	140b8 <__printf_chk@plt+0x3164>
   14040:	ldrb	r2, [fp]
   14044:	cmp	r2, #0
   14048:	beq	140b8 <__printf_chk@plt+0x3164>
   1404c:	ldrb	r2, [fp, #1]
   14050:	cmp	r2, #0
   14054:	bne	140b8 <__printf_chk@plt+0x3164>
   14058:	bl	1303c <__printf_chk@plt+0x20e8>
   1405c:	ldr	r0, [fp, #4]
   14060:	bl	13aa4 <__printf_chk@plt+0x2b50>
   14064:	b	13c60 <__printf_chk@plt+0x2d0c>
   14068:	bl	1303c <__printf_chk@plt+0x20e8>
   1406c:	ldr	r3, [r4, #72]	; 0x48
   14070:	ldr	r2, [r4, #76]	; 0x4c
   14074:	cmp	r3, r2
   14078:	bge	141e4 <__printf_chk@plt+0x3290>
   1407c:	ldr	r2, [r4, #68]	; 0x44
   14080:	ldr	r0, [r4, #60]	; 0x3c
   14084:	add	r1, r3, #1
   14088:	str	r1, [r4, #72]	; 0x48
   1408c:	cmp	r0, #0
   14090:	mov	r1, #34	; 0x22
   14094:	strb	r1, [r2, r3]
   14098:	bne	13cd8 <__printf_chk@plt+0x2d84>
   1409c:	b	13d40 <__printf_chk@plt+0x2dec>
   140a0:	ldr	r3, [pc, #472]	; 14280 <__printf_chk@plt+0x332c>
   140a4:	ldr	r0, [pc, #496]	; 1429c <__printf_chk@plt+0x3348>
   140a8:	mov	r2, r3
   140ac:	mov	r1, r3
   140b0:	bl	1376c <__printf_chk@plt+0x2818>
   140b4:	b	13d40 <__printf_chk@plt+0x2dec>
   140b8:	ldr	r1, [r4, #72]	; 0x48
   140bc:	mov	r0, r8
   140c0:	sub	r1, r1, #1
   140c4:	bl	21984 <_ZdlPv@@Base+0xed4>
   140c8:	mov	fp, #40	; 0x28
   140cc:	bl	1303c <__printf_chk@plt+0x20e8>
   140d0:	ldr	r3, [r4, #72]	; 0x48
   140d4:	ldr	r2, [r4, #76]	; 0x4c
   140d8:	cmp	r3, r2
   140dc:	blt	13cbc <__printf_chk@plt+0x2d68>
   140e0:	mov	r0, r8
   140e4:	bl	21594 <_ZdlPv@@Base+0xae4>
   140e8:	ldr	r3, [r4, #72]	; 0x48
   140ec:	b	13cbc <__printf_chk@plt+0x2d68>
   140f0:	cmp	fp, #0
   140f4:	beq	13d40 <__printf_chk@plt+0x2dec>
   140f8:	ldr	r3, [pc, #384]	; 14280 <__printf_chk@plt+0x332c>
   140fc:	ldr	r0, [pc, #412]	; 142a0 <__printf_chk@plt+0x334c>
   14100:	mov	r2, r3
   14104:	mov	r1, r3
   14108:	bl	1376c <__printf_chk@plt+0x2818>
   1410c:	b	13d40 <__printf_chk@plt+0x2dec>
   14110:	bgt	14134 <__printf_chk@plt+0x31e0>
   14114:	cmp	r3, #32
   14118:	beq	13d40 <__printf_chk@plt+0x2dec>
   1411c:	bgt	14158 <__printf_chk@plt+0x3204>
   14120:	sub	r2, r3, #9
   14124:	cmp	r2, #1
   14128:	bls	13d40 <__printf_chk@plt+0x2dec>
   1412c:	uxtb	fp, r3
   14130:	b	140cc <__printf_chk@plt+0x3178>
   14134:	cmp	r3, #123	; 0x7b
   14138:	beq	13d40 <__printf_chk@plt+0x2dec>
   1413c:	bgt	14170 <__printf_chk@plt+0x321c>
   14140:	cmp	r3, #94	; 0x5e
   14144:	bne	1412c <__printf_chk@plt+0x31d8>
   14148:	ldr	r3, [r4, #72]	; 0x48
   1414c:	cmp	r3, #0
   14150:	beq	13c60 <__printf_chk@plt+0x2d0c>
   14154:	b	13d4c <__printf_chk@plt+0x2df8>
   14158:	cmp	r3, #34	; 0x22
   1415c:	bne	1412c <__printf_chk@plt+0x31d8>
   14160:	ldr	r3, [r4, #72]	; 0x48
   14164:	cmp	r3, #0
   14168:	beq	13c60 <__printf_chk@plt+0x2d0c>
   1416c:	b	13d4c <__printf_chk@plt+0x2df8>
   14170:	sub	r2, r3, #125	; 0x7d
   14174:	cmp	r2, #1
   14178:	bhi	1412c <__printf_chk@plt+0x31d8>
   1417c:	ldr	r3, [r4, #72]	; 0x48
   14180:	cmp	r3, #0
   14184:	beq	13c60 <__printf_chk@plt+0x2d0c>
   14188:	b	13d4c <__printf_chk@plt+0x2df8>
   1418c:	ldr	r3, [pc, #236]	; 14280 <__printf_chk@plt+0x332c>
   14190:	ldr	r0, [pc, #268]	; 142a4 <__printf_chk@plt+0x3350>
   14194:	mov	r2, r3
   14198:	mov	r1, r3
   1419c:	bl	1376c <__printf_chk@plt+0x2818>
   141a0:	ldr	r0, [pc, #224]	; 14288 <__printf_chk@plt+0x3334>
   141a4:	bl	132d0 <__printf_chk@plt+0x237c>
   141a8:	ldr	fp, [pc, #228]	; 14294 <__printf_chk@plt+0x3340>
   141ac:	b	13e30 <__printf_chk@plt+0x2edc>
   141b0:	mov	r0, r8
   141b4:	bl	21594 <_ZdlPv@@Base+0xae4>
   141b8:	ldr	r3, [r4, #72]	; 0x48
   141bc:	b	13d60 <__printf_chk@plt+0x2e0c>
   141c0:	mov	r0, r8
   141c4:	bl	21594 <_ZdlPv@@Base+0xae4>
   141c8:	ldr	r2, [r4, #72]	; 0x48
   141cc:	ldr	r3, [sp, #4]
   141d0:	b	13fc0 <__printf_chk@plt+0x306c>
   141d4:	mov	r0, r8
   141d8:	bl	21594 <_ZdlPv@@Base+0xae4>
   141dc:	ldr	r2, [r4, #72]	; 0x48
   141e0:	b	13fe8 <__printf_chk@plt+0x3094>
   141e4:	mov	r0, r8
   141e8:	bl	21594 <_ZdlPv@@Base+0xae4>
   141ec:	ldr	r3, [r4, #72]	; 0x48
   141f0:	b	1407c <__printf_chk@plt+0x3128>
   141f4:	mov	r0, r8
   141f8:	bl	21594 <_ZdlPv@@Base+0xae4>
   141fc:	ldr	r3, [r4, #72]	; 0x48
   14200:	b	14018 <__printf_chk@plt+0x30c4>
   14204:	ldr	r0, [r4, #64]	; 0x40
   14208:	add	r0, r0, r0, lsl #1
   1420c:	add	r0, r4, r0, lsl #2
   14210:	ldr	r1, [pc, #112]	; 14288 <__printf_chk@plt+0x3334>
   14214:	bl	2144c <_ZdlPv@@Base+0x99c>
   14218:	ldr	fp, [pc, #136]	; 142a8 <__printf_chk@plt+0x3354>
   1421c:	ldr	r3, [r4, #64]	; 0x40
   14220:	b	13e18 <__printf_chk@plt+0x2ec4>
   14224:	ldr	r0, [r4, #64]	; 0x40
   14228:	cmp	r7, #1
   1422c:	add	r0, r0, r0, lsl #1
   14230:	add	r0, r4, r0, lsl #2
   14234:	bne	14210 <__printf_chk@plt+0x32bc>
   14238:	ldr	r1, [pc, #72]	; 14288 <__printf_chk@plt+0x3334>
   1423c:	str	r3, [sp, #4]
   14240:	bl	2144c <_ZdlPv@@Base+0x99c>
   14244:	ldr	r3, [sp, #4]
   14248:	ldr	r2, [r4, #64]	; 0x40
   1424c:	ldr	fp, [r3, #4]
   14250:	add	r3, r2, #1
   14254:	b	13e1c <__printf_chk@plt+0x2ec8>
   14258:	bl	10de0 <__stack_chk_fail@plt>
   1425c:	add	r0, sp, #8
   14260:	bl	2142c <_ZdlPv@@Base+0x97c>
   14264:	bl	10dec <__cxa_end_cleanup@plt>
   14268:	mov	r0, fp
   1426c:	bl	20ab0 <_ZdlPv@@Base>
   14270:	bl	10dec <__cxa_end_cleanup@plt>
   14274:	andeq	lr, r3, r4, lsl #30
   14278:			; <UNDEFINED> instruction: 0x0003bdb8
   1427c:			; <UNDEFINED> instruction: 0x000244b0
   14280:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14284:	andeq	r4, r2, ip, lsl #14
   14288:	andeq	lr, r3, r8, asr #30
   1428c:	ldrdeq	r3, [r2], -r0
   14290:	muleq	r2, r0, r6
   14294:	andeq	r0, r0, sl, lsl r1
   14298:	andeq	r4, r2, r0, lsl #13
   1429c:	andeq	r4, r2, r8, ror #13
   142a0:	andeq	r4, r2, r0, asr #13
   142a4:	muleq	r2, ip, r6
   142a8:	andeq	r0, r0, r9, lsl r1
   142ac:	push	{r4, r5, r6, r7, r8, lr}
   142b0:	sub	sp, sp, #24
   142b4:	ldr	r5, [pc, #248]	; 143b4 <__printf_chk@plt+0x3460>
   142b8:	mov	r0, #2
   142bc:	ldr	r3, [r5]
   142c0:	str	r3, [sp, #20]
   142c4:	bl	13c34 <__printf_chk@plt+0x2ce0>
   142c8:	sub	r0, r0, #280	; 0x118
   142cc:	sub	r0, r0, #1
   142d0:	cmp	r0, #1
   142d4:	bhi	14368 <__printf_chk@plt+0x3414>
   142d8:	ldr	r4, [pc, #216]	; 143b8 <__printf_chk@plt+0x3464>
   142dc:	ldr	r3, [r4, #72]	; 0x48
   142e0:	ldr	r2, [r4, #76]	; 0x4c
   142e4:	cmp	r3, r2
   142e8:	bge	14358 <__printf_chk@plt+0x3404>
   142ec:	ldr	r2, [r4, #68]	; 0x44
   142f0:	add	r1, r3, #1
   142f4:	mov	r7, #0
   142f8:	str	r1, [r4, #72]	; 0x48
   142fc:	strb	r7, [r2, r3]
   14300:	bl	10eb8 <__errno_location@plt>
   14304:	ldr	r6, [r4, #68]	; 0x44
   14308:	ldr	r1, [pc, #172]	; 143bc <__printf_chk@plt+0x3468>
   1430c:	str	r7, [r0]
   14310:	mov	r0, r6
   14314:	bl	10ee8 <fopen64@plt>
   14318:	subs	r7, r0, #0
   1431c:	beq	14380 <__printf_chk@plt+0x342c>
   14320:	mov	r0, #36	; 0x24
   14324:	bl	20a60 <_Znwj@@Base>
   14328:	mov	r2, r6
   1432c:	mov	r1, r7
   14330:	ldr	r3, [r4, #60]	; 0x3c
   14334:	mov	r8, r0
   14338:	bl	12e38 <__printf_chk@plt+0x1ee4>
   1433c:	str	r8, [r4, #60]	; 0x3c
   14340:	ldr	r2, [sp, #20]
   14344:	ldr	r3, [r5]
   14348:	cmp	r2, r3
   1434c:	bne	143a4 <__printf_chk@plt+0x3450>
   14350:	add	sp, sp, #24
   14354:	pop	{r4, r5, r6, r7, r8, pc}
   14358:	add	r0, r4, #68	; 0x44
   1435c:	bl	21594 <_ZdlPv@@Base+0xae4>
   14360:	ldr	r3, [r4, #72]	; 0x48
   14364:	b	142ec <__printf_chk@plt+0x3398>
   14368:	ldr	r3, [pc, #80]	; 143c0 <__printf_chk@plt+0x346c>
   1436c:	ldr	r0, [pc, #80]	; 143c4 <__printf_chk@plt+0x3470>
   14370:	mov	r2, r3
   14374:	mov	r1, r3
   14378:	bl	1376c <__printf_chk@plt+0x2818>
   1437c:	b	14340 <__printf_chk@plt+0x33ec>
   14380:	mov	r1, r6
   14384:	mov	r0, sp
   14388:	bl	1f384 <__printf_chk@plt+0xe430>
   1438c:	ldr	r3, [pc, #44]	; 143c0 <__printf_chk@plt+0x346c>
   14390:	mov	r1, sp
   14394:	mov	r2, r3
   14398:	ldr	r0, [pc, #40]	; 143c8 <__printf_chk@plt+0x3474>
   1439c:	bl	1376c <__printf_chk@plt+0x2818>
   143a0:	b	14340 <__printf_chk@plt+0x33ec>
   143a4:	bl	10de0 <__stack_chk_fail@plt>
   143a8:	mov	r0, r8
   143ac:	bl	20ab0 <_ZdlPv@@Base>
   143b0:	bl	10dec <__cxa_end_cleanup@plt>
   143b4:			; <UNDEFINED> instruction: 0x0003bdb8
   143b8:	andeq	lr, r3, r4, lsl #30
   143bc:	ldrdeq	r5, [r2], -ip
   143c0:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   143c4:	andeq	r4, r2, ip, lsr #14
   143c8:	andeq	r4, r2, r8, asr #14
   143cc:	push	{r4, lr}
   143d0:	mov	r0, #0
   143d4:	bl	13c34 <__printf_chk@plt+0x2ce0>
   143d8:	ldr	r3, [pc, #36]	; 14404 <__printf_chk@plt+0x34b0>
   143dc:	cmp	r0, r3
   143e0:	beq	143fc <__printf_chk@plt+0x34a8>
   143e4:	ldr	r3, [pc, #28]	; 14408 <__printf_chk@plt+0x34b4>
   143e8:	ldr	r0, [pc, #28]	; 1440c <__printf_chk@plt+0x34b8>
   143ec:	mov	r2, r3
   143f0:	mov	r1, r3
   143f4:	pop	{r4, lr}
   143f8:	b	1376c <__printf_chk@plt+0x2818>
   143fc:	pop	{r4, lr}
   14400:	b	134f0 <__printf_chk@plt+0x259c>
   14404:	andeq	r0, r0, r9, lsl r1
   14408:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1440c:	andeq	r4, r2, r8, ror #14
   14410:	push	{r4, r5, r6, r7, r8, lr}
   14414:	mov	r6, r0
   14418:	mov	r0, #0
   1441c:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14420:	ldr	r3, [pc, #276]	; 1453c <__printf_chk@plt+0x35e8>
   14424:	cmp	r0, r3
   14428:	bne	144dc <__printf_chk@plt+0x3588>
   1442c:	ldr	r4, [pc, #268]	; 14540 <__printf_chk@plt+0x35ec>
   14430:	ldr	r3, [r4, #72]	; 0x48
   14434:	ldr	r2, [r4, #76]	; 0x4c
   14438:	cmp	r3, r2
   1443c:	bge	144cc <__printf_chk@plt+0x3578>
   14440:	ldr	r2, [r4, #68]	; 0x44
   14444:	add	r1, r3, #1
   14448:	mov	r7, #0
   1444c:	str	r1, [r4, #72]	; 0x48
   14450:	strb	r7, [r2, r3]
   14454:	ldr	r8, [r4, #68]	; 0x44
   14458:	ldr	r0, [pc, #228]	; 14544 <__printf_chk@plt+0x35f0>
   1445c:	mov	r1, r8
   14460:	bl	12a00 <__printf_chk@plt+0x1aac>
   14464:	subs	r5, r0, #0
   14468:	beq	14500 <__printf_chk@plt+0x35ac>
   1446c:	ldrb	r3, [r5]
   14470:	cmp	r3, #0
   14474:	bne	144f4 <__printf_chk@plt+0x35a0>
   14478:	bl	134f0 <__printf_chk@plt+0x259c>
   1447c:	ldr	r3, [r4, #72]	; 0x48
   14480:	ldr	r2, [r4, #76]	; 0x4c
   14484:	cmp	r3, r2
   14488:	bge	144bc <__printf_chk@plt+0x3568>
   1448c:	ldr	r1, [r4, #68]	; 0x44
   14490:	add	r2, r3, #1
   14494:	str	r2, [r4, #72]	; 0x48
   14498:	mov	r0, #0
   1449c:	mov	r2, #1
   144a0:	strb	r0, [r1, r3]
   144a4:	strb	r2, [r5]
   144a8:	ldr	r0, [r4, #68]	; 0x44
   144ac:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   144b0:	strb	r6, [r5, #1]
   144b4:	str	r0, [r5, #4]
   144b8:	pop	{r4, r5, r6, r7, r8, pc}
   144bc:	ldr	r0, [pc, #132]	; 14548 <__printf_chk@plt+0x35f4>
   144c0:	bl	21594 <_ZdlPv@@Base+0xae4>
   144c4:	ldr	r3, [r4, #72]	; 0x48
   144c8:	b	1448c <__printf_chk@plt+0x3538>
   144cc:	add	r0, r4, #68	; 0x44
   144d0:	bl	21594 <_ZdlPv@@Base+0xae4>
   144d4:	ldr	r3, [r4, #72]	; 0x48
   144d8:	b	14440 <__printf_chk@plt+0x34ec>
   144dc:	ldr	r3, [pc, #104]	; 1454c <__printf_chk@plt+0x35f8>
   144e0:	ldr	r0, [pc, #104]	; 14550 <__printf_chk@plt+0x35fc>
   144e4:	mov	r2, r3
   144e8:	mov	r1, r3
   144ec:	pop	{r4, r5, r6, r7, r8, lr}
   144f0:	b	1376c <__printf_chk@plt+0x2818>
   144f4:	ldr	r0, [r5, #4]
   144f8:	bl	10d38 <free@plt>
   144fc:	b	14478 <__printf_chk@plt+0x3524>
   14500:	mov	r0, #16
   14504:	bl	10d98 <_Znaj@plt>
   14508:	mov	ip, #1
   1450c:	mov	r2, #8
   14510:	mov	r1, r8
   14514:	mov	r3, r0
   14518:	mov	r5, r0
   1451c:	str	r2, [r5], #8
   14520:	str	r7, [r0, #12]
   14524:	mov	r2, r5
   14528:	str	ip, [r3, #4]
   1452c:	strh	ip, [r3, #8]
   14530:	ldr	r0, [pc, #12]	; 14544 <__printf_chk@plt+0x35f0>
   14534:	bl	127e8 <__printf_chk@plt+0x1894>
   14538:	b	14478 <__printf_chk@plt+0x3524>
   1453c:	andeq	r0, r0, r9, lsl r1
   14540:	andeq	lr, r3, r4, lsl #30
   14544:	andeq	lr, r3, r4, lsr pc
   14548:	andeq	lr, r3, r8, asr #30
   1454c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14550:	andeq	r4, r2, r8, ror #14
   14554:	push	{r4, lr}
   14558:	mov	r0, #0
   1455c:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14560:	ldr	r3, [pc, #104]	; 145d0 <__printf_chk@plt+0x367c>
   14564:	cmp	r0, r3
   14568:	bne	145b8 <__printf_chk@plt+0x3664>
   1456c:	ldr	r4, [pc, #96]	; 145d4 <__printf_chk@plt+0x3680>
   14570:	ldr	r3, [r4, #72]	; 0x48
   14574:	ldr	r2, [r4, #76]	; 0x4c
   14578:	cmp	r3, r2
   1457c:	bge	145a8 <__printf_chk@plt+0x3654>
   14580:	ldr	r0, [r4, #68]	; 0x44
   14584:	mov	r1, #0
   14588:	add	r2, r3, #1
   1458c:	str	r2, [r4, #72]	; 0x48
   14590:	strb	r1, [r0, r3]
   14594:	mov	r2, r1
   14598:	ldr	r0, [pc, #56]	; 145d8 <__printf_chk@plt+0x3684>
   1459c:	ldr	r1, [r4, #68]	; 0x44
   145a0:	pop	{r4, lr}
   145a4:	b	127e8 <__printf_chk@plt+0x1894>
   145a8:	add	r0, r4, #68	; 0x44
   145ac:	bl	21594 <_ZdlPv@@Base+0xae4>
   145b0:	ldr	r3, [r4, #72]	; 0x48
   145b4:	b	14580 <__printf_chk@plt+0x362c>
   145b8:	ldr	r3, [pc, #28]	; 145dc <__printf_chk@plt+0x3688>
   145bc:	ldr	r0, [pc, #28]	; 145e0 <__printf_chk@plt+0x368c>
   145c0:	mov	r2, r3
   145c4:	mov	r1, r3
   145c8:	pop	{r4, lr}
   145cc:	b	1376c <__printf_chk@plt+0x2818>
   145d0:	andeq	r0, r0, r9, lsl r1
   145d4:	andeq	lr, r3, r4, lsl #30
   145d8:	andeq	lr, r3, r4, lsr pc
   145dc:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   145e0:	andeq	r4, r2, r8, ror r7
   145e4:	push	{r4, r5, lr}
   145e8:	sub	sp, sp, #28
   145ec:	ldr	r5, [pc, #188]	; 146b0 <__printf_chk@plt+0x375c>
   145f0:	mov	r0, #2
   145f4:	ldr	r3, [r5]
   145f8:	str	r3, [sp, #20]
   145fc:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14600:	sub	r0, r0, #280	; 0x118
   14604:	sub	r0, r0, #1
   14608:	cmp	r0, #1
   1460c:	bhi	14694 <__printf_chk@plt+0x3740>
   14610:	ldr	r4, [pc, #156]	; 146b4 <__printf_chk@plt+0x3760>
   14614:	ldr	r3, [r4, #72]	; 0x48
   14618:	ldr	r2, [r4, #76]	; 0x4c
   1461c:	cmp	r3, r2
   14620:	bge	14684 <__printf_chk@plt+0x3730>
   14624:	ldr	r2, [r4, #68]	; 0x44
   14628:	add	r0, r3, #1
   1462c:	mov	r1, #0
   14630:	str	r0, [r4, #72]	; 0x48
   14634:	strb	r1, [r2, r3]
   14638:	ldr	r0, [r4, #68]	; 0x44
   1463c:	bl	15604 <__printf_chk@plt+0x46b0>
   14640:	cmp	r0, #0
   14644:	beq	14660 <__printf_chk@plt+0x370c>
   14648:	ldr	r2, [sp, #20]
   1464c:	ldr	r3, [r5]
   14650:	cmp	r2, r3
   14654:	bne	146ac <__printf_chk@plt+0x3758>
   14658:	add	sp, sp, #28
   1465c:	pop	{r4, r5, pc}
   14660:	ldr	r1, [r4, #68]	; 0x44
   14664:	mov	r0, sp
   14668:	bl	1f384 <__printf_chk@plt+0xe430>
   1466c:	ldr	r3, [pc, #68]	; 146b8 <__printf_chk@plt+0x3764>
   14670:	mov	r1, sp
   14674:	mov	r2, r3
   14678:	ldr	r0, [pc, #60]	; 146bc <__printf_chk@plt+0x3768>
   1467c:	bl	1376c <__printf_chk@plt+0x2818>
   14680:	b	14648 <__printf_chk@plt+0x36f4>
   14684:	add	r0, r4, #68	; 0x44
   14688:	bl	21594 <_ZdlPv@@Base+0xae4>
   1468c:	ldr	r3, [r4, #72]	; 0x48
   14690:	b	14624 <__printf_chk@plt+0x36d0>
   14694:	ldr	r3, [pc, #28]	; 146b8 <__printf_chk@plt+0x3764>
   14698:	ldr	r0, [pc, #32]	; 146c0 <__printf_chk@plt+0x376c>
   1469c:	mov	r2, r3
   146a0:	mov	r1, r3
   146a4:	bl	1376c <__printf_chk@plt+0x2818>
   146a8:	b	14648 <__printf_chk@plt+0x36f4>
   146ac:	bl	10de0 <__stack_chk_fail@plt>
   146b0:			; <UNDEFINED> instruction: 0x0003bdb8
   146b4:	andeq	lr, r3, r4, lsl #30
   146b8:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   146bc:	andeq	r3, r2, r0, lsr #24
   146c0:	andeq	r4, r2, ip, lsl #15
   146c4:	push	{r4, lr}
   146c8:	mov	r0, #2
   146cc:	bl	13c34 <__printf_chk@plt+0x2ce0>
   146d0:	sub	r0, r0, #280	; 0x118
   146d4:	sub	r0, r0, #1
   146d8:	cmp	r0, #1
   146dc:	bhi	14724 <__printf_chk@plt+0x37d0>
   146e0:	ldr	r4, [pc, #84]	; 1473c <__printf_chk@plt+0x37e8>
   146e4:	ldr	r3, [r4, #72]	; 0x48
   146e8:	ldr	r2, [r4, #76]	; 0x4c
   146ec:	cmp	r3, r2
   146f0:	bge	14714 <__printf_chk@plt+0x37c0>
   146f4:	ldr	r2, [r4, #68]	; 0x44
   146f8:	add	r0, r3, #1
   146fc:	mov	r1, #0
   14700:	str	r0, [r4, #72]	; 0x48
   14704:	strb	r1, [r2, r3]
   14708:	ldr	r0, [r4, #68]	; 0x44
   1470c:	pop	{r4, lr}
   14710:	b	15758 <__printf_chk@plt+0x4804>
   14714:	add	r0, r4, #68	; 0x44
   14718:	bl	21594 <_ZdlPv@@Base+0xae4>
   1471c:	ldr	r3, [r4, #72]	; 0x48
   14720:	b	146f4 <__printf_chk@plt+0x37a0>
   14724:	ldr	r3, [pc, #20]	; 14740 <__printf_chk@plt+0x37ec>
   14728:	ldr	r0, [pc, #20]	; 14744 <__printf_chk@plt+0x37f0>
   1472c:	mov	r2, r3
   14730:	mov	r1, r3
   14734:	pop	{r4, lr}
   14738:	b	1376c <__printf_chk@plt+0x2818>
   1473c:	andeq	lr, r3, r4, lsl #30
   14740:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14744:	andeq	r4, r2, ip, lsr #15
   14748:	push	{r4, lr}
   1474c:	mov	r0, #2
   14750:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14754:	sub	r0, r0, #280	; 0x118
   14758:	sub	r0, r0, #1
   1475c:	cmp	r0, #1
   14760:	bhi	147a8 <__printf_chk@plt+0x3854>
   14764:	ldr	r4, [pc, #84]	; 147c0 <__printf_chk@plt+0x386c>
   14768:	ldr	r3, [r4, #72]	; 0x48
   1476c:	ldr	r2, [r4, #76]	; 0x4c
   14770:	cmp	r3, r2
   14774:	bge	14798 <__printf_chk@plt+0x3844>
   14778:	ldr	r2, [r4, #68]	; 0x44
   1477c:	add	r0, r3, #1
   14780:	mov	r1, #0
   14784:	str	r0, [r4, #72]	; 0x48
   14788:	strb	r1, [r2, r3]
   1478c:	ldr	r0, [r4, #68]	; 0x44
   14790:	pop	{r4, lr}
   14794:	b	15788 <__printf_chk@plt+0x4834>
   14798:	add	r0, r4, #68	; 0x44
   1479c:	bl	21594 <_ZdlPv@@Base+0xae4>
   147a0:	ldr	r3, [r4, #72]	; 0x48
   147a4:	b	14778 <__printf_chk@plt+0x3824>
   147a8:	ldr	r3, [pc, #20]	; 147c4 <__printf_chk@plt+0x3870>
   147ac:	ldr	r0, [pc, #20]	; 147c8 <__printf_chk@plt+0x3874>
   147b0:	mov	r2, r3
   147b4:	mov	r1, r3
   147b8:	pop	{r4, lr}
   147bc:	b	1376c <__printf_chk@plt+0x2818>
   147c0:	andeq	lr, r3, r4, lsl #30
   147c4:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   147c8:	andeq	r4, r2, ip, asr #15
   147cc:	push	{r4, lr}
   147d0:	mov	r0, #2
   147d4:	bl	13c34 <__printf_chk@plt+0x2ce0>
   147d8:	sub	r0, r0, #280	; 0x118
   147dc:	sub	r0, r0, #1
   147e0:	cmp	r0, #1
   147e4:	bhi	1482c <__printf_chk@plt+0x38d8>
   147e8:	ldr	r4, [pc, #84]	; 14844 <__printf_chk@plt+0x38f0>
   147ec:	ldr	r3, [r4, #72]	; 0x48
   147f0:	ldr	r2, [r4, #76]	; 0x4c
   147f4:	cmp	r3, r2
   147f8:	bge	1481c <__printf_chk@plt+0x38c8>
   147fc:	ldr	r2, [r4, #68]	; 0x44
   14800:	add	r0, r3, #1
   14804:	mov	r1, #0
   14808:	str	r0, [r4, #72]	; 0x48
   1480c:	strb	r1, [r2, r3]
   14810:	ldr	r0, [r4, #68]	; 0x44
   14814:	pop	{r4, lr}
   14818:	b	157b8 <__printf_chk@plt+0x4864>
   1481c:	add	r0, r4, #68	; 0x44
   14820:	bl	21594 <_ZdlPv@@Base+0xae4>
   14824:	ldr	r3, [r4, #72]	; 0x48
   14828:	b	147fc <__printf_chk@plt+0x38a8>
   1482c:	ldr	r3, [pc, #20]	; 14848 <__printf_chk@plt+0x38f4>
   14830:	ldr	r0, [pc, #20]	; 1484c <__printf_chk@plt+0x38f8>
   14834:	mov	r2, r3
   14838:	mov	r1, r3
   1483c:	pop	{r4, lr}
   14840:	b	1376c <__printf_chk@plt+0x2818>
   14844:	andeq	lr, r3, r4, lsl #30
   14848:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1484c:	andeq	r4, r2, ip, ror #15
   14850:	push	{r4, r5, lr}
   14854:	sub	sp, sp, #36	; 0x24
   14858:	ldr	r5, [pc, #212]	; 14934 <__printf_chk@plt+0x39e0>
   1485c:	mov	r0, #2
   14860:	ldr	r3, [r5]
   14864:	str	r3, [sp, #28]
   14868:	bl	13c34 <__printf_chk@plt+0x2ce0>
   1486c:	sub	r0, r0, #280	; 0x118
   14870:	sub	r0, r0, #1
   14874:	cmp	r0, #1
   14878:	bhi	148f8 <__printf_chk@plt+0x39a4>
   1487c:	ldr	r4, [pc, #180]	; 14938 <__printf_chk@plt+0x39e4>
   14880:	ldr	r3, [r4, #72]	; 0x48
   14884:	ldr	r2, [r4, #76]	; 0x4c
   14888:	cmp	r2, r3
   1488c:	ble	148e8 <__printf_chk@plt+0x3994>
   14890:	ldr	r2, [r4, #68]	; 0x44
   14894:	add	r0, r3, #1
   14898:	mov	r1, #0
   1489c:	str	r0, [r4, #72]	; 0x48
   148a0:	strb	r1, [r2, r3]
   148a4:	mov	r2, #10
   148a8:	ldr	r0, [r4, #68]	; 0x44
   148ac:	add	r1, sp, #4
   148b0:	bl	10d2c <strtol@plt>
   148b4:	cmp	r0, #0
   148b8:	bne	148cc <__printf_chk@plt+0x3978>
   148bc:	ldr	r3, [r4, #68]	; 0x44
   148c0:	ldr	r1, [sp, #4]
   148c4:	cmp	r1, r3
   148c8:	beq	14910 <__printf_chk@plt+0x39bc>
   148cc:	bl	155e8 <__printf_chk@plt+0x4694>
   148d0:	ldr	r2, [sp, #28]
   148d4:	ldr	r3, [r5]
   148d8:	cmp	r2, r3
   148dc:	bne	14930 <__printf_chk@plt+0x39dc>
   148e0:	add	sp, sp, #36	; 0x24
   148e4:	pop	{r4, r5, pc}
   148e8:	add	r0, r4, #68	; 0x44
   148ec:	bl	21594 <_ZdlPv@@Base+0xae4>
   148f0:	ldr	r3, [r4, #72]	; 0x48
   148f4:	b	14890 <__printf_chk@plt+0x393c>
   148f8:	ldr	r3, [pc, #60]	; 1493c <__printf_chk@plt+0x39e8>
   148fc:	ldr	r0, [pc, #60]	; 14940 <__printf_chk@plt+0x39ec>
   14900:	mov	r2, r3
   14904:	mov	r1, r3
   14908:	bl	1376c <__printf_chk@plt+0x2818>
   1490c:	b	148d0 <__printf_chk@plt+0x397c>
   14910:	add	r0, sp, #8
   14914:	bl	1f384 <__printf_chk@plt+0xe430>
   14918:	ldr	r3, [pc, #28]	; 1493c <__printf_chk@plt+0x39e8>
   1491c:	add	r1, sp, #8
   14920:	mov	r2, r3
   14924:	ldr	r0, [pc, #24]	; 14944 <__printf_chk@plt+0x39f0>
   14928:	bl	1376c <__printf_chk@plt+0x2818>
   1492c:	b	148d0 <__printf_chk@plt+0x397c>
   14930:	bl	10de0 <__stack_chk_fail@plt>
   14934:			; <UNDEFINED> instruction: 0x0003bdb8
   14938:	andeq	lr, r3, r4, lsl #30
   1493c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14940:	andeq	r4, r2, ip, lsl #16
   14944:	andeq	r4, r2, ip, lsr #16
   14948:	push	{r4, r5, r6, lr}
   1494c:	mov	r0, #0
   14950:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14954:	ldr	r3, [pc, #260]	; 14a60 <__printf_chk@plt+0x3b0c>
   14958:	cmp	r0, r3
   1495c:	bne	149cc <__printf_chk@plt+0x3a78>
   14960:	ldr	r4, [pc, #252]	; 14a64 <__printf_chk@plt+0x3b10>
   14964:	ldr	r3, [r4, #72]	; 0x48
   14968:	ldr	r2, [r4, #76]	; 0x4c
   1496c:	cmp	r3, r2
   14970:	bge	149bc <__printf_chk@plt+0x3a68>
   14974:	ldr	r2, [r4, #68]	; 0x44
   14978:	add	r0, r3, #1
   1497c:	mov	r1, #0
   14980:	str	r0, [r4, #72]	; 0x48
   14984:	strb	r1, [r2, r3]
   14988:	ldr	r0, [pc, #216]	; 14a68 <__printf_chk@plt+0x3b14>
   1498c:	ldr	r1, [r4, #68]	; 0x44
   14990:	bl	12a00 <__printf_chk@plt+0x1aac>
   14994:	cmp	r0, #0
   14998:	beq	149b4 <__printf_chk@plt+0x3a60>
   1499c:	ldrb	r3, [r0]
   149a0:	cmp	r3, #0
   149a4:	beq	149b4 <__printf_chk@plt+0x3a60>
   149a8:	ldrb	r3, [r0, #1]
   149ac:	cmp	r3, #0
   149b0:	beq	149e4 <__printf_chk@plt+0x3a90>
   149b4:	pop	{r4, r5, r6, lr}
   149b8:	b	134f0 <__printf_chk@plt+0x259c>
   149bc:	add	r0, r4, #68	; 0x44
   149c0:	bl	21594 <_ZdlPv@@Base+0xae4>
   149c4:	ldr	r3, [r4, #72]	; 0x48
   149c8:	b	14974 <__printf_chk@plt+0x3a20>
   149cc:	ldr	r3, [pc, #152]	; 14a6c <__printf_chk@plt+0x3b18>
   149d0:	ldr	r0, [pc, #152]	; 14a70 <__printf_chk@plt+0x3b1c>
   149d4:	mov	r2, r3
   149d8:	mov	r1, r3
   149dc:	pop	{r4, r5, r6, lr}
   149e0:	b	1376c <__printf_chk@plt+0x2818>
   149e4:	bl	134f0 <__printf_chk@plt+0x259c>
   149e8:	ldr	r3, [r4, #72]	; 0x48
   149ec:	ldr	r2, [r4, #76]	; 0x4c
   149f0:	cmp	r3, r2
   149f4:	bge	14a44 <__printf_chk@plt+0x3af0>
   149f8:	ldr	r2, [r4, #68]	; 0x44
   149fc:	add	r0, r3, #1
   14a00:	mov	r1, #0
   14a04:	str	r0, [r4, #72]	; 0x48
   14a08:	strb	r1, [r2, r3]
   14a0c:	mov	r0, #16
   14a10:	ldr	r6, [r4, #68]	; 0x44
   14a14:	bl	20a60 <_Znwj@@Base>
   14a18:	ldr	r2, [r4, #60]	; 0x3c
   14a1c:	ldr	r3, [pc, #80]	; 14a74 <__printf_chk@plt+0x3b20>
   14a20:	mov	r5, r0
   14a24:	mov	r0, r6
   14a28:	str	r2, [r5, #4]
   14a2c:	str	r3, [r5]
   14a30:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   14a34:	str	r0, [r5, #8]
   14a38:	str	r0, [r5, #12]
   14a3c:	str	r5, [r4, #60]	; 0x3c
   14a40:	pop	{r4, r5, r6, pc}
   14a44:	ldr	r0, [pc, #44]	; 14a78 <__printf_chk@plt+0x3b24>
   14a48:	bl	21594 <_ZdlPv@@Base+0xae4>
   14a4c:	ldr	r3, [r4, #72]	; 0x48
   14a50:	b	149f8 <__printf_chk@plt+0x3aa4>
   14a54:	mov	r0, r5
   14a58:	bl	20ab0 <_ZdlPv@@Base>
   14a5c:	bl	10dec <__cxa_end_cleanup@plt>
   14a60:	andeq	r0, r0, r9, lsl r1
   14a64:	andeq	lr, r3, r4, lsl #30
   14a68:	andeq	lr, r3, r4, lsr pc
   14a6c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14a70:	andeq	r4, r2, r0, asr r8
   14a74:			; <UNDEFINED> instruction: 0x000244b0
   14a78:	andeq	lr, r3, r8, asr #30
   14a7c:	push	{r4, r5, r6, lr}
   14a80:	bl	1303c <__printf_chk@plt+0x20e8>
   14a84:	cmp	r0, #32
   14a88:	cmpne	r0, #10
   14a8c:	bne	14b68 <__printf_chk@plt+0x3c14>
   14a90:	bl	1303c <__printf_chk@plt+0x20e8>
   14a94:	cmp	r0, #32
   14a98:	cmpne	r0, #10
   14a9c:	mov	r4, r0
   14aa0:	beq	14a90 <__printf_chk@plt+0x3b3c>
   14aa4:	cmn	r4, #1
   14aa8:	beq	14b0c <__printf_chk@plt+0x3bb8>
   14aac:	bl	1303c <__printf_chk@plt+0x20e8>
   14ab0:	cmn	r0, #1
   14ab4:	mov	r5, r0
   14ab8:	beq	14b0c <__printf_chk@plt+0x3bb8>
   14abc:	cmp	r0, #102	; 0x66
   14ac0:	cmpeq	r4, #111	; 0x6f
   14ac4:	sub	r3, r4, #111	; 0x6f
   14ac8:	clz	r3, r3
   14acc:	lsr	r3, r3, #5
   14ad0:	bne	14b24 <__printf_chk@plt+0x3bd0>
   14ad4:	ldr	r6, [pc, #192]	; 14b9c <__printf_chk@plt+0x3c48>
   14ad8:	ldr	r0, [r6, #60]	; 0x3c
   14adc:	cmp	r0, #0
   14ae0:	beq	14af8 <__printf_chk@plt+0x3ba4>
   14ae4:	ldr	r3, [r0]
   14ae8:	ldr	r3, [r3, #12]
   14aec:	blx	r3
   14af0:	cmp	r0, #102	; 0x66
   14af4:	beq	14b70 <__printf_chk@plt+0x3c1c>
   14af8:	ldr	r2, [pc, #160]	; 14ba0 <__printf_chk@plt+0x3c4c>
   14afc:	ldr	r3, [pc, #160]	; 14ba4 <__printf_chk@plt+0x3c50>
   14b00:	strb	r4, [r2]
   14b04:	strb	r5, [r3]
   14b08:	pop	{r4, r5, r6, pc}
   14b0c:	ldr	r3, [pc, #148]	; 14ba8 <__printf_chk@plt+0x3c54>
   14b10:	ldr	r0, [pc, #148]	; 14bac <__printf_chk@plt+0x3c58>
   14b14:	mov	r2, r3
   14b18:	mov	r1, r3
   14b1c:	pop	{r4, r5, r6, lr}
   14b20:	b	1376c <__printf_chk@plt+0x2818>
   14b24:	cmp	r0, #110	; 0x6e
   14b28:	movne	r3, #0
   14b2c:	andeq	r3, r3, #1
   14b30:	cmp	r3, #0
   14b34:	beq	14af8 <__printf_chk@plt+0x3ba4>
   14b38:	ldr	r3, [pc, #112]	; 14bb0 <__printf_chk@plt+0x3c5c>
   14b3c:	ldr	r3, [r3]
   14b40:	cmp	r3, #0
   14b44:	bne	14af8 <__printf_chk@plt+0x3ba4>
   14b48:	ldr	r3, [pc, #76]	; 14b9c <__printf_chk@plt+0x3c48>
   14b4c:	ldr	r1, [pc, #76]	; 14ba0 <__printf_chk@plt+0x3c4c>
   14b50:	ldr	r2, [pc, #76]	; 14ba4 <__printf_chk@plt+0x3c50>
   14b54:	ldrb	r0, [r3, #80]	; 0x50
   14b58:	ldrb	r3, [r3, #81]	; 0x51
   14b5c:	strb	r0, [r1]
   14b60:	strb	r3, [r2]
   14b64:	pop	{r4, r5, r6, pc}
   14b68:	mov	r4, r0
   14b6c:	b	14aa4 <__printf_chk@plt+0x3b50>
   14b70:	bl	1303c <__printf_chk@plt+0x20e8>
   14b74:	ldr	r1, [pc, #36]	; 14ba0 <__printf_chk@plt+0x3c4c>
   14b78:	ldr	r3, [pc, #36]	; 14ba4 <__printf_chk@plt+0x3c50>
   14b7c:	mov	r2, #0
   14b80:	ldrb	ip, [r1]
   14b84:	ldrb	r0, [r3]
   14b88:	strb	r2, [r1]
   14b8c:	strb	ip, [r6, #80]	; 0x50
   14b90:	strb	r2, [r3]
   14b94:	strb	r0, [r6, #81]	; 0x51
   14b98:	pop	{r4, r5, r6, pc}
   14b9c:	andeq	lr, r3, r4, lsl #30
   14ba0:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   14ba4:	andeq	ip, r3, ip, ror #29
   14ba8:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14bac:	andeq	r4, r2, ip, asr r8
   14bb0:	ldrdeq	ip, [r3], -r8
   14bb4:	push	{r4, r5, r6, lr}
   14bb8:	sub	sp, sp, #16
   14bbc:	ldr	r5, [pc, #292]	; 14ce8 <__printf_chk@plt+0x3d94>
   14bc0:	mov	r0, #2
   14bc4:	ldr	r3, [r5]
   14bc8:	str	r3, [sp, #12]
   14bcc:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14bd0:	sub	r0, r0, #280	; 0x118
   14bd4:	sub	r0, r0, #1
   14bd8:	cmp	r0, #1
   14bdc:	bhi	14c98 <__printf_chk@plt+0x3d44>
   14be0:	ldr	r4, [pc, #260]	; 14cec <__printf_chk@plt+0x3d98>
   14be4:	ldr	r3, [r4, #72]	; 0x48
   14be8:	ldr	r2, [r4, #76]	; 0x4c
   14bec:	cmp	r2, r3
   14bf0:	ble	14c88 <__printf_chk@plt+0x3d34>
   14bf4:	ldr	r2, [r4, #68]	; 0x44
   14bf8:	add	r1, r3, #1
   14bfc:	mov	r6, #0
   14c00:	str	r1, [r4, #72]	; 0x48
   14c04:	mov	r0, sp
   14c08:	strb	r6, [r2, r3]
   14c0c:	ldr	r1, [pc, #220]	; 14cf0 <__printf_chk@plt+0x3d9c>
   14c10:	bl	213d4 <_ZdlPv@@Base+0x924>
   14c14:	mov	r0, r6
   14c18:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14c1c:	sub	r0, r0, #280	; 0x118
   14c20:	sub	r0, r0, #1
   14c24:	cmp	r0, #1
   14c28:	bhi	14cc0 <__printf_chk@plt+0x3d6c>
   14c2c:	ldr	r3, [r4, #72]	; 0x48
   14c30:	ldr	r2, [r4, #76]	; 0x4c
   14c34:	cmp	r3, r2
   14c38:	bge	14cb0 <__printf_chk@plt+0x3d5c>
   14c3c:	ldr	r2, [r4, #68]	; 0x44
   14c40:	add	r0, r3, #1
   14c44:	mov	r1, #0
   14c48:	str	r0, [r4, #72]	; 0x48
   14c4c:	strb	r1, [r2, r3]
   14c50:	ldr	r0, [r4, #68]	; 0x44
   14c54:	ldr	r4, [sp]
   14c58:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   14c5c:	mov	r1, r0
   14c60:	mov	r0, r4
   14c64:	bl	194cc <__printf_chk@plt+0x8578>
   14c68:	mov	r0, sp
   14c6c:	bl	2142c <_ZdlPv@@Base+0x97c>
   14c70:	ldr	r2, [sp, #12]
   14c74:	ldr	r3, [r5]
   14c78:	cmp	r2, r3
   14c7c:	bne	14cd8 <__printf_chk@plt+0x3d84>
   14c80:	add	sp, sp, #16
   14c84:	pop	{r4, r5, r6, pc}
   14c88:	add	r0, r4, #68	; 0x44
   14c8c:	bl	21594 <_ZdlPv@@Base+0xae4>
   14c90:	ldr	r3, [r4, #72]	; 0x48
   14c94:	b	14bf4 <__printf_chk@plt+0x3ca0>
   14c98:	ldr	r3, [pc, #84]	; 14cf4 <__printf_chk@plt+0x3da0>
   14c9c:	ldr	r0, [pc, #84]	; 14cf8 <__printf_chk@plt+0x3da4>
   14ca0:	mov	r2, r3
   14ca4:	mov	r1, r3
   14ca8:	bl	1376c <__printf_chk@plt+0x2818>
   14cac:	b	14c70 <__printf_chk@plt+0x3d1c>
   14cb0:	ldr	r0, [pc, #56]	; 14cf0 <__printf_chk@plt+0x3d9c>
   14cb4:	bl	21594 <_ZdlPv@@Base+0xae4>
   14cb8:	ldr	r3, [r4, #72]	; 0x48
   14cbc:	b	14c3c <__printf_chk@plt+0x3ce8>
   14cc0:	ldr	r3, [pc, #44]	; 14cf4 <__printf_chk@plt+0x3da0>
   14cc4:	ldr	r0, [pc, #44]	; 14cf8 <__printf_chk@plt+0x3da4>
   14cc8:	mov	r2, r3
   14ccc:	mov	r1, r3
   14cd0:	bl	1376c <__printf_chk@plt+0x2818>
   14cd4:	b	14c68 <__printf_chk@plt+0x3d14>
   14cd8:	bl	10de0 <__stack_chk_fail@plt>
   14cdc:	mov	r0, sp
   14ce0:	bl	2142c <_ZdlPv@@Base+0x97c>
   14ce4:	bl	10dec <__cxa_end_cleanup@plt>
   14ce8:			; <UNDEFINED> instruction: 0x0003bdb8
   14cec:	andeq	lr, r3, r4, lsl #30
   14cf0:	andeq	lr, r3, r8, asr #30
   14cf4:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14cf8:	andeq	r4, r2, ip, lsl #17
   14cfc:	push	{r4, r5, r6, lr}
   14d00:	sub	sp, sp, #40	; 0x28
   14d04:	ldr	r5, [pc, #368]	; 14e7c <__printf_chk@plt+0x3f28>
   14d08:	mov	r0, #2
   14d0c:	ldr	r3, [r5]
   14d10:	str	r3, [sp, #36]	; 0x24
   14d14:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14d18:	sub	r0, r0, #280	; 0x118
   14d1c:	sub	r0, r0, #1
   14d20:	cmp	r0, #1
   14d24:	bhi	14e2c <__printf_chk@plt+0x3ed8>
   14d28:	ldr	r4, [pc, #336]	; 14e80 <__printf_chk@plt+0x3f2c>
   14d2c:	ldr	r3, [r4, #72]	; 0x48
   14d30:	ldr	r2, [r4, #76]	; 0x4c
   14d34:	cmp	r2, r3
   14d38:	ble	14e1c <__printf_chk@plt+0x3ec8>
   14d3c:	ldr	r2, [r4, #68]	; 0x44
   14d40:	add	r1, r3, #1
   14d44:	mov	r6, #0
   14d48:	str	r1, [r4, #72]	; 0x48
   14d4c:	add	r0, sp, #4
   14d50:	strb	r6, [r2, r3]
   14d54:	ldr	r1, [pc, #296]	; 14e84 <__printf_chk@plt+0x3f30>
   14d58:	bl	213d4 <_ZdlPv@@Base+0x924>
   14d5c:	mov	r0, r6
   14d60:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14d64:	sub	r0, r0, #280	; 0x118
   14d68:	sub	r0, r0, #1
   14d6c:	cmp	r0, #1
   14d70:	bhi	14e54 <__printf_chk@plt+0x3f00>
   14d74:	ldr	r3, [r4, #72]	; 0x48
   14d78:	ldr	r2, [r4, #76]	; 0x4c
   14d7c:	cmp	r3, r2
   14d80:	bge	14e44 <__printf_chk@plt+0x3ef0>
   14d84:	ldr	r2, [r4, #68]	; 0x44
   14d88:	add	r0, r3, #1
   14d8c:	mov	r1, #0
   14d90:	str	r0, [r4, #72]	; 0x48
   14d94:	strb	r1, [r2, r3]
   14d98:	ldr	r3, [r4, #72]	; 0x48
   14d9c:	cmp	r3, r1
   14da0:	ble	14e0c <__printf_chk@plt+0x3eb8>
   14da4:	mov	r2, sp
   14da8:	ldr	r1, [pc, #216]	; 14e88 <__printf_chk@plt+0x3f34>
   14dac:	ldr	r0, [r4, #68]	; 0x44
   14db0:	bl	10ed0 <sscanf@plt>
   14db4:	cmp	r0, #1
   14db8:	bne	14de8 <__printf_chk@plt+0x3e94>
   14dbc:	ldr	r1, [sp]
   14dc0:	ldr	r0, [sp, #4]
   14dc4:	bl	1551c <__printf_chk@plt+0x45c8>
   14dc8:	add	r0, sp, #4
   14dcc:	bl	2142c <_ZdlPv@@Base+0x97c>
   14dd0:	ldr	r2, [sp, #36]	; 0x24
   14dd4:	ldr	r3, [r5]
   14dd8:	cmp	r2, r3
   14ddc:	bne	14e6c <__printf_chk@plt+0x3f18>
   14de0:	add	sp, sp, #40	; 0x28
   14de4:	pop	{r4, r5, r6, pc}
   14de8:	ldr	r1, [r4, #68]	; 0x44
   14dec:	add	r0, sp, #16
   14df0:	bl	1f384 <__printf_chk@plt+0xe430>
   14df4:	ldr	r3, [pc, #144]	; 14e8c <__printf_chk@plt+0x3f38>
   14df8:	add	r1, sp, #16
   14dfc:	mov	r2, r3
   14e00:	ldr	r0, [pc, #136]	; 14e90 <__printf_chk@plt+0x3f3c>
   14e04:	bl	1376c <__printf_chk@plt+0x2818>
   14e08:	b	14dc8 <__printf_chk@plt+0x3e74>
   14e0c:	ldr	r1, [pc, #128]	; 14e94 <__printf_chk@plt+0x3f40>
   14e10:	mov	r0, #98	; 0x62
   14e14:	bl	1ef88 <__printf_chk@plt+0xe034>
   14e18:	b	14da4 <__printf_chk@plt+0x3e50>
   14e1c:	add	r0, r4, #68	; 0x44
   14e20:	bl	21594 <_ZdlPv@@Base+0xae4>
   14e24:	ldr	r3, [r4, #72]	; 0x48
   14e28:	b	14d3c <__printf_chk@plt+0x3de8>
   14e2c:	ldr	r3, [pc, #88]	; 14e8c <__printf_chk@plt+0x3f38>
   14e30:	ldr	r0, [pc, #96]	; 14e98 <__printf_chk@plt+0x3f44>
   14e34:	mov	r2, r3
   14e38:	mov	r1, r3
   14e3c:	bl	1376c <__printf_chk@plt+0x2818>
   14e40:	b	14dd0 <__printf_chk@plt+0x3e7c>
   14e44:	ldr	r0, [pc, #56]	; 14e84 <__printf_chk@plt+0x3f30>
   14e48:	bl	21594 <_ZdlPv@@Base+0xae4>
   14e4c:	ldr	r3, [r4, #72]	; 0x48
   14e50:	b	14d84 <__printf_chk@plt+0x3e30>
   14e54:	ldr	r3, [pc, #48]	; 14e8c <__printf_chk@plt+0x3f38>
   14e58:	ldr	r0, [pc, #56]	; 14e98 <__printf_chk@plt+0x3f44>
   14e5c:	mov	r2, r3
   14e60:	mov	r1, r3
   14e64:	bl	1376c <__printf_chk@plt+0x2818>
   14e68:	b	14dc8 <__printf_chk@plt+0x3e74>
   14e6c:	bl	10de0 <__stack_chk_fail@plt>
   14e70:	add	r0, sp, #4
   14e74:	bl	2142c <_ZdlPv@@Base+0x97c>
   14e78:	bl	10dec <__cxa_end_cleanup@plt>
   14e7c:			; <UNDEFINED> instruction: 0x0003bdb8
   14e80:	andeq	lr, r3, r4, lsl #30
   14e84:	andeq	lr, r3, r8, asr #30
   14e88:	andeq	r3, r2, r4, lsr ip
   14e8c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14e90:	andeq	r4, r2, r4, lsr #17
   14e94:	ldrdeq	r3, [r2], -r0
   14e98:	muleq	r2, ip, r8
   14e9c:	push	{r4, r5, r6, lr}
   14ea0:	ldr	r5, [pc, #392]	; 15030 <__printf_chk@plt+0x40dc>
   14ea4:	mov	r0, #1
   14ea8:	bl	13c34 <__printf_chk@plt+0x2ce0>
   14eac:	sub	r3, r0, #280	; 0x118
   14eb0:	sub	r3, r3, #1
   14eb4:	mov	r4, r0
   14eb8:	cmp	r3, #34	; 0x22
   14ebc:	ldrls	pc, [pc, r3, lsl #2]
   14ec0:	b	14fa0 <__printf_chk@plt+0x404c>
   14ec4:	andeq	r4, r1, r8, ror #30
   14ec8:	andeq	r4, r1, r8, ror #30
   14ecc:	andeq	r4, r1, r0, lsr #31
   14ed0:	andeq	r4, r1, r0, lsr #31
   14ed4:	andeq	r4, r1, r0, lsr #31
   14ed8:	andeq	r4, r1, r0, lsr #31
   14edc:	andeq	r4, r1, r0, lsr #31
   14ee0:	andeq	r4, r1, r0, lsr #31
   14ee4:	andeq	r4, r1, r0, lsr #31
   14ee8:	andeq	r4, r1, r0, lsr #31
   14eec:	andeq	r4, r1, r0, lsr #31
   14ef0:	andeq	r4, r1, r0, lsr #31
   14ef4:	andeq	r4, r1, r0, lsr #31
   14ef8:	andeq	r4, r1, r0, lsr #31
   14efc:	andeq	r4, r1, r0, lsr #31
   14f00:	andeq	r4, r1, r0, lsr #31
   14f04:	andeq	r4, r1, r0, lsr #31
   14f08:	andeq	r4, r1, r0, lsr #31
   14f0c:	andeq	r4, r1, r0, lsr #31
   14f10:	andeq	r4, r1, r0, lsr #31
   14f14:	andeq	r5, r1, r8, lsl r0
   14f18:	andeq	r5, r1, r0, lsl r0
   14f1c:	andeq	r5, r1, r8
   14f20:	andeq	r4, r1, ip, asr pc
   14f24:	andeq	r4, r1, r0, asr pc
   14f28:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14f2c:	andeq	r4, r1, r8, ror #31
   14f30:	andeq	r4, r1, r0, ror #31
   14f34:	ldrdeq	r4, [r1], -r8
   14f38:	ldrdeq	r4, [r1], -r0
   14f3c:	andeq	r4, r1, r8, asr #31
   14f40:	andeq	r4, r1, r0, asr #31
   14f44:			; <UNDEFINED> instruction: 0x00014fb8
   14f48:			; <UNDEFINED> instruction: 0x00014fb0
   14f4c:	andeq	r4, r1, r8, lsr #31
   14f50:	ldr	r3, [r5]
   14f54:	cmp	r3, #0
   14f58:	beq	15000 <__printf_chk@plt+0x40ac>
   14f5c:	mov	r0, #0
   14f60:	bl	14410 <__printf_chk@plt+0x34bc>
   14f64:	b	14ea4 <__printf_chk@plt+0x3f50>
   14f68:	ldr	r5, [pc, #196]	; 15034 <__printf_chk@plt+0x40e0>
   14f6c:	ldr	r3, [r5, #72]	; 0x48
   14f70:	ldr	r2, [r5, #76]	; 0x4c
   14f74:	cmp	r3, r2
   14f78:	bge	15020 <__printf_chk@plt+0x40cc>
   14f7c:	ldr	r2, [r5, #68]	; 0x44
   14f80:	add	r0, r3, #1
   14f84:	mov	r1, #0
   14f88:	str	r0, [r5, #72]	; 0x48
   14f8c:	strb	r1, [r2, r3]
   14f90:	ldr	r0, [r5, #68]	; 0x44
   14f94:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   14f98:	ldr	r3, [pc, #152]	; 15038 <__printf_chk@plt+0x40e4>
   14f9c:	str	r0, [r3]
   14fa0:	mov	r0, r4
   14fa4:	pop	{r4, r5, r6, pc}
   14fa8:	bl	147cc <__printf_chk@plt+0x3878>
   14fac:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fb0:	bl	14748 <__printf_chk@plt+0x37f4>
   14fb4:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fb8:	bl	14cfc <__printf_chk@plt+0x3da8>
   14fbc:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fc0:	bl	14bb4 <__printf_chk@plt+0x3c60>
   14fc4:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fc8:	bl	14a7c <__printf_chk@plt+0x3b28>
   14fcc:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fd0:	bl	142ac <__printf_chk@plt+0x3358>
   14fd4:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fd8:	bl	14948 <__printf_chk@plt+0x39f4>
   14fdc:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fe0:	bl	14554 <__printf_chk@plt+0x3600>
   14fe4:	b	14ea4 <__printf_chk@plt+0x3f50>
   14fe8:	mov	r0, #1
   14fec:	bl	14410 <__printf_chk@plt+0x34bc>
   14ff0:	b	14ea4 <__printf_chk@plt+0x3f50>
   14ff4:	ldr	r3, [r5]
   14ff8:	cmp	r3, #0
   14ffc:	beq	14f5c <__printf_chk@plt+0x4008>
   15000:	bl	143cc <__printf_chk@plt+0x3478>
   15004:	b	14ea4 <__printf_chk@plt+0x3f50>
   15008:	bl	145e4 <__printf_chk@plt+0x3690>
   1500c:	b	14ea4 <__printf_chk@plt+0x3f50>
   15010:	bl	146c4 <__printf_chk@plt+0x3770>
   15014:	b	14ea4 <__printf_chk@plt+0x3f50>
   15018:	bl	14850 <__printf_chk@plt+0x38fc>
   1501c:	b	14ea4 <__printf_chk@plt+0x3f50>
   15020:	add	r0, r5, #68	; 0x44
   15024:	bl	21594 <_ZdlPv@@Base+0xae4>
   15028:	ldr	r3, [r5, #72]	; 0x48
   1502c:	b	14f7c <__printf_chk@plt+0x4028>
   15030:	andeq	lr, r3, r8, ror pc
   15034:	andeq	lr, r3, r4, lsl #30
   15038:	andeq	pc, r3, r0, asr #15
   1503c:	ldr	r3, [pc, #160]	; 150e4 <__printf_chk@plt+0x4190>
   15040:	push	{r4, r5, r6, lr}
   15044:	sub	sp, sp, #24
   15048:	ldr	r5, [pc, #152]	; 150e8 <__printf_chk@plt+0x4194>
   1504c:	ldr	r4, [r3, #60]	; 0x3c
   15050:	mov	r6, r0
   15054:	ldr	r3, [r5]
   15058:	cmp	r4, #0
   1505c:	str	r3, [sp, #20]
   15060:	bne	15074 <__printf_chk@plt+0x4120>
   15064:	b	150c8 <__printf_chk@plt+0x4174>
   15068:	ldr	r4, [r4, #4]
   1506c:	cmp	r4, #0
   15070:	beq	150c8 <__printf_chk@plt+0x4174>
   15074:	ldr	r3, [r4]
   15078:	add	r2, sp, #16
   1507c:	add	r1, sp, #12
   15080:	ldr	r3, [r3, #16]
   15084:	mov	r0, r4
   15088:	blx	r3
   1508c:	cmp	r0, #0
   15090:	beq	15068 <__printf_chk@plt+0x4114>
   15094:	ldr	r3, [pc, #80]	; 150ec <__printf_chk@plt+0x4198>
   15098:	mov	r2, r6
   1509c:	str	r3, [sp, #4]
   150a0:	str	r3, [sp]
   150a4:	ldrd	r0, [sp, #12]
   150a8:	bl	1f83c <__printf_chk@plt+0xe8e8>
   150ac:	bl	13178 <__printf_chk@plt+0x2224>
   150b0:	ldr	r2, [sp, #20]
   150b4:	ldr	r3, [r5]
   150b8:	cmp	r2, r3
   150bc:	bne	150e0 <__printf_chk@plt+0x418c>
   150c0:	add	sp, sp, #24
   150c4:	pop	{r4, r5, r6, pc}
   150c8:	ldr	r3, [pc, #28]	; 150ec <__printf_chk@plt+0x4198>
   150cc:	mov	r0, r6
   150d0:	mov	r2, r3
   150d4:	mov	r1, r3
   150d8:	bl	1f770 <__printf_chk@plt+0xe81c>
   150dc:	b	150ac <__printf_chk@plt+0x4158>
   150e0:	bl	10de0 <__stack_chk_fail@plt>
   150e4:	andeq	lr, r3, r4, lsl #30
   150e8:			; <UNDEFINED> instruction: 0x0003bdb8
   150ec:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   150f0:	bx	lr
   150f4:	bx	lr
   150f8:	bx	lr
   150fc:	bx	lr
   15100:	ldr	r3, [r0, #12]
   15104:	mov	r0, r3
   15108:	ldr	r3, [r3]
   1510c:	ldr	r3, [r3, #56]	; 0x38
   15110:	bx	r3
   15114:	mov	r0, #0
   15118:	bx	lr
   1511c:	mov	r0, #1
   15120:	bx	lr
   15124:	push	{r4, lr}
   15128:	mov	r4, r0
   1512c:	ldr	r2, [r0, #8]
   15130:	ldr	r1, [pc, #44]	; 15164 <__printf_chk@plt+0x4210>
   15134:	mov	r0, #1
   15138:	bl	10f54 <__printf_chk@plt>
   1513c:	ldr	r2, [r4, #8]
   15140:	ldr	r1, [pc, #32]	; 15168 <__printf_chk@plt+0x4214>
   15144:	mov	r0, #1
   15148:	bl	10f54 <__printf_chk@plt>
   1514c:	ldr	r2, [r4, #8]
   15150:	ldr	r1, [pc, #20]	; 1516c <__printf_chk@plt+0x4218>
   15154:	mov	r0, #1
   15158:	bl	10f54 <__printf_chk@plt>
   1515c:	mov	r0, #0
   15160:	pop	{r4, pc}
   15164:	andeq	r5, r2, r4, ror #14
   15168:	andeq	r5, r2, r0, ror r7
   1516c:	andeq	r5, r2, ip, ror r7
   15170:	ldr	r2, [r0, #8]
   15174:	ldr	r1, [pc, #4]	; 15180 <__printf_chk@plt+0x422c>
   15178:	mov	r0, #1
   1517c:	b	10f54 <__printf_chk@plt>
   15180:	andeq	r5, r2, r8, lsl #15
   15184:	ldr	r2, [r0, #8]
   15188:	ldr	r1, [pc, #4]	; 15194 <__printf_chk@plt+0x4240>
   1518c:	mov	r0, #1
   15190:	b	10f54 <__printf_chk@plt>
   15194:	muleq	r2, r4, r7
   15198:	ldr	r3, [r0, #12]
   1519c:	push	{r4, r5, r6, lr}
   151a0:	mov	r4, r0
   151a4:	mov	r0, r3
   151a8:	ldr	r3, [r3]
   151ac:	ldr	r3, [r3, #12]
   151b0:	blx	r3
   151b4:	ldrd	r2, [r4, #8]
   151b8:	ldr	r1, [pc, #60]	; 151fc <__printf_chk@plt+0x42a8>
   151bc:	ldr	r3, [r3, #8]
   151c0:	mov	r5, r0
   151c4:	mov	r0, #1
   151c8:	bl	10f54 <__printf_chk@plt>
   151cc:	ldrd	r2, [r4, #8]
   151d0:	ldr	r1, [pc, #40]	; 15200 <__printf_chk@plt+0x42ac>
   151d4:	mov	r0, #1
   151d8:	ldr	r3, [r3, #8]
   151dc:	bl	10f54 <__printf_chk@plt>
   151e0:	ldrd	r2, [r4, #8]
   151e4:	ldr	r1, [pc, #24]	; 15204 <__printf_chk@plt+0x42b0>
   151e8:	mov	r0, #1
   151ec:	ldr	r3, [r3, #8]
   151f0:	bl	10f54 <__printf_chk@plt>
   151f4:	mov	r0, r5
   151f8:	pop	{r4, r5, r6, pc}
   151fc:	andeq	r5, r2, r0, lsr #15
   15200:			; <UNDEFINED> instruction: 0x000257b4
   15204:	andeq	r5, r2, r8, asr #15
   15208:	ldr	r3, [r0, #12]
   1520c:	push	{r4, lr}
   15210:	mov	r4, r0
   15214:	mov	r0, r3
   15218:	ldr	r3, [r3]
   1521c:	ldr	r3, [r3, #16]
   15220:	blx	r3
   15224:	ldrd	r2, [r4, #8]
   15228:	ldr	r1, [pc, #12]	; 1523c <__printf_chk@plt+0x42e8>
   1522c:	mov	r0, #1
   15230:	ldr	r3, [r3, #8]
   15234:	pop	{r4, lr}
   15238:	b	10f54 <__printf_chk@plt>
   1523c:	ldrdeq	r5, [r2], -ip
   15240:	ldr	r3, [r0, #12]
   15244:	push	{r4, lr}
   15248:	mov	r4, r0
   1524c:	mov	r0, r3
   15250:	ldr	r3, [r3]
   15254:	ldr	r3, [r3, #20]
   15258:	blx	r3
   1525c:	ldrd	r2, [r4, #8]
   15260:	ldr	r1, [pc, #12]	; 15274 <__printf_chk@plt+0x4320>
   15264:	mov	r0, #1
   15268:	ldr	r3, [r3, #8]
   1526c:	pop	{r4, lr}
   15270:	b	10f54 <__printf_chk@plt>
   15274:	strdeq	r5, [r2], -r0
   15278:	push	{r4, lr}
   1527c:	mov	r4, r0
   15280:	ldr	r2, [r0, #8]
   15284:	ldr	r1, [pc, #100]	; 152f0 <__printf_chk@plt+0x439c>
   15288:	mov	r0, #1
   1528c:	bl	10f54 <__printf_chk@plt>
   15290:	ldr	r3, [r4]
   15294:	mov	r0, r4
   15298:	ldr	r3, [r3, #24]
   1529c:	blx	r3
   152a0:	ldr	r0, [pc, #76]	; 152f4 <__printf_chk@plt+0x43a0>
   152a4:	bl	10d80 <puts@plt>
   152a8:	ldr	r2, [r4, #8]
   152ac:	ldr	r1, [pc, #68]	; 152f8 <__printf_chk@plt+0x43a4>
   152b0:	mov	r0, #1
   152b4:	bl	10f54 <__printf_chk@plt>
   152b8:	ldr	r2, [r4, #8]
   152bc:	ldr	r1, [pc, #56]	; 152fc <__printf_chk@plt+0x43a8>
   152c0:	mov	r0, #1
   152c4:	bl	10f54 <__printf_chk@plt>
   152c8:	ldr	r2, [r4, #8]
   152cc:	ldr	r1, [pc, #44]	; 15300 <__printf_chk@plt+0x43ac>
   152d0:	mov	r0, #1
   152d4:	bl	10f54 <__printf_chk@plt>
   152d8:	ldr	r2, [r4, #8]
   152dc:	ldr	r1, [pc, #32]	; 15304 <__printf_chk@plt+0x43b0>
   152e0:	mov	r0, #1
   152e4:	bl	10f54 <__printf_chk@plt>
   152e8:	mov	r0, #0
   152ec:	pop	{r4, pc}
   152f0:	andeq	r5, r2, r4, lsl #16
   152f4:			; <UNDEFINED> instruction: 0x000263b8
   152f8:	andeq	r5, r2, r8, lsl r8
   152fc:	andeq	r5, r2, r0, lsr r8
   15300:	andeq	r5, r2, r8, asr #16
   15304:	andeq	r5, r2, r0, ror #16
   15308:	push	{r4, lr}
   1530c:	mov	r4, r0
   15310:	ldr	r0, [r0, #12]
   15314:	bl	10d38 <free@plt>
   15318:	mov	r0, r4
   1531c:	pop	{r4, pc}
   15320:	push	{r4, lr}
   15324:	mov	r4, r0
   15328:	ldr	r0, [r0, #12]
   1532c:	bl	10d38 <free@plt>
   15330:	mov	r0, r4
   15334:	bl	20ab0 <_ZdlPv@@Base>
   15338:	mov	r0, r4
   1533c:	pop	{r4, pc}
   15340:	ldr	r2, [r0, #12]
   15344:	ldr	r1, [pc, #20]	; 15360 <__printf_chk@plt+0x440c>
   15348:	ldr	r3, [pc, #20]	; 15364 <__printf_chk@plt+0x4410>
   1534c:	cmp	r2, #0
   15350:	ldr	r0, [r1]
   15354:	moveq	r2, r3
   15358:	ldr	r1, [pc, #8]	; 15368 <__printf_chk@plt+0x4414>
   1535c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   15360:	andeq	ip, r3, r8, asr #29
   15364:	andeq	r5, r2, r4, lsr #25
   15368:	andeq	r5, r2, r4, ror r8
   1536c:	ldr	r3, [pc, #8]	; 1537c <__printf_chk@plt+0x4428>
   15370:	ldr	r1, [pc, #8]	; 15380 <__printf_chk@plt+0x442c>
   15374:	ldr	r0, [r3]
   15378:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1537c:	andeq	ip, r3, r8, asr #29
   15380:	andeq	r5, r2, ip, ror r8
   15384:	ldr	r3, [pc, #8]	; 15394 <__printf_chk@plt+0x4440>
   15388:	ldr	r1, [pc, #8]	; 15398 <__printf_chk@plt+0x4444>
   1538c:	ldr	r0, [r3]
   15390:	b	21cd8 <_ZdlPv@@Base+0x1228>
   15394:	andeq	ip, r3, r8, asr #29
   15398:	andeq	r5, r2, r0, lsl #17
   1539c:	ldr	r3, [pc, #8]	; 153ac <__printf_chk@plt+0x4458>
   153a0:	ldr	r1, [pc, #8]	; 153b0 <__printf_chk@plt+0x445c>
   153a4:	ldr	r0, [r3]
   153a8:	b	21cd8 <_ZdlPv@@Base+0x1228>
   153ac:	andeq	ip, r3, r8, asr #29
   153b0:	andeq	r5, r2, r4, lsl #17
   153b4:	ldr	r3, [r0, #12]
   153b8:	cmp	r3, #0
   153bc:	bxne	lr
   153c0:	ldr	r1, [pc, #4]	; 153cc <__printf_chk@plt+0x4478>
   153c4:	mov	r0, #1
   153c8:	b	10f54 <__printf_chk@plt>
   153cc:	andeq	r5, r2, ip, lsl #17
   153d0:	ldr	r3, [pc, #44]	; 15404 <__printf_chk@plt+0x44b0>
   153d4:	ldr	r0, [r3]
   153d8:	cmp	r0, #0
   153dc:	beq	153f0 <__printf_chk@plt+0x449c>
   153e0:	cmp	r0, #1
   153e4:	bxne	lr
   153e8:	ldr	r1, [pc, #24]	; 15408 <__printf_chk@plt+0x44b4>
   153ec:	b	10f54 <__printf_chk@plt>
   153f0:	ldr	r3, [pc, #20]	; 1540c <__printf_chk@plt+0x44b8>
   153f4:	ldr	r1, [pc, #20]	; 15410 <__printf_chk@plt+0x44bc>
   153f8:	mov	r0, #1
   153fc:	ldr	r2, [r3]
   15400:	b	10f54 <__printf_chk@plt>
   15404:	ldrdeq	ip, [r3], -r4
   15408:	muleq	r2, r8, r8
   1540c:	andeq	ip, r3, r8
   15410:	muleq	r2, r0, r8
   15414:	ldr	r3, [pc, #44]	; 15448 <__printf_chk@plt+0x44f4>
   15418:	ldr	r0, [r3]
   1541c:	cmp	r0, #0
   15420:	beq	15434 <__printf_chk@plt+0x44e0>
   15424:	cmp	r0, #1
   15428:	bxne	lr
   1542c:	ldr	r1, [pc, #24]	; 1544c <__printf_chk@plt+0x44f8>
   15430:	b	10f54 <__printf_chk@plt>
   15434:	ldr	r3, [pc, #20]	; 15450 <__printf_chk@plt+0x44fc>
   15438:	ldr	r1, [pc, #20]	; 15454 <__printf_chk@plt+0x4500>
   1543c:	mov	r0, #1
   15440:	ldr	r2, [r3, #4]
   15444:	b	10f54 <__printf_chk@plt>
   15448:	ldrdeq	ip, [r3], -r4
   1544c:			; <UNDEFINED> instruction: 0x000258b0
   15450:	andeq	ip, r3, r8
   15454:	muleq	r2, r0, r8
   15458:	cmp	r1, #0
   1545c:	bxle	lr
   15460:	ldr	r3, [pc, #32]	; 15488 <__printf_chk@plt+0x4534>
   15464:	push	{r4, lr}
   15468:	mov	r2, r3
   1546c:	mov	r4, r0
   15470:	mov	r1, r3
   15474:	ldr	r0, [pc, #16]	; 1548c <__printf_chk@plt+0x4538>
   15478:	bl	1f770 <__printf_chk@plt+0xe81c>
   1547c:	mov	r3, #1
   15480:	str	r3, [r4, #12]
   15484:	pop	{r4, pc}
   15488:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1548c:	andeq	r5, r2, ip, asr #17
   15490:	ldr	r3, [r0, #12]
   15494:	cmp	r3, #0
   15498:	bxeq	lr
   1549c:	ldr	r2, [pc, #104]	; 1550c <__printf_chk@plt+0x45b8>
   154a0:	push	{r4, r5, r6, lr}
   154a4:	ldr	r5, [r2]
   154a8:	cmp	r5, #0
   154ac:	beq	154f8 <__printf_chk@plt+0x45a4>
   154b0:	cmp	r5, #1
   154b4:	popne	{r4, r5, r6, pc}
   154b8:	ldr	r6, [pc, #80]	; 15510 <__printf_chk@plt+0x45bc>
   154bc:	mov	r4, r0
   154c0:	mov	r2, #7
   154c4:	ldr	r3, [r6]
   154c8:	mov	r1, r5
   154cc:	ldr	r0, [pc, #64]	; 15514 <__printf_chk@plt+0x45c0>
   154d0:	bl	10e40 <fwrite@plt>
   154d4:	ldr	r1, [r6]
   154d8:	ldr	r0, [r4, #12]
   154dc:	bl	10f0c <fputs@plt>
   154e0:	ldr	r3, [r6]
   154e4:	mov	r1, r5
   154e8:	mov	r2, #8
   154ec:	ldr	r0, [pc, #36]	; 15518 <__printf_chk@plt+0x45c4>
   154f0:	pop	{r4, r5, r6, lr}
   154f4:	b	10e40 <fwrite@plt>
   154f8:	ldr	r2, [pc, #16]	; 15510 <__printf_chk@plt+0x45bc>
   154fc:	mov	r0, r3
   15500:	pop	{r4, r5, r6, lr}
   15504:	ldr	r1, [r2]
   15508:	b	10f0c <fputs@plt>
   1550c:	ldrdeq	ip, [r3], -r4
   15510:	andeq	ip, r3, ip, asr #29
   15514:	strdeq	r5, [r2], -r4
   15518:	strdeq	r5, [r2], -ip
   1551c:	push	{r4, r5, r6, r7, r8, r9, lr}
   15520:	mov	r5, r0
   15524:	ldr	r7, [pc, #148]	; 155c0 <__printf_chk@plt+0x466c>
   15528:	ldr	r8, [pc, #148]	; 155c4 <__printf_chk@plt+0x4670>
   1552c:	sub	sp, sp, #28
   15530:	ldr	r0, [r7, #8]
   15534:	ldr	r3, [r8]
   15538:	cmp	r0, #0
   1553c:	str	r3, [sp, #20]
   15540:	beq	15584 <__printf_chk@plt+0x4630>
   15544:	mov	r9, r1
   15548:	mov	r4, #0
   1554c:	add	r6, r7, #8
   15550:	b	15564 <__printf_chk@plt+0x4610>
   15554:	add	r4, r4, #1
   15558:	ldr	r0, [r6, r4, lsl #3]
   1555c:	cmp	r0, #0
   15560:	beq	15584 <__printf_chk@plt+0x4630>
   15564:	mov	r1, r5
   15568:	bl	10eac <strcmp@plt>
   1556c:	cmp	r0, #0
   15570:	bne	15554 <__printf_chk@plt+0x4600>
   15574:	add	r4, r7, r4, lsl #3
   15578:	ldr	r3, [r4, #12]
   1557c:	str	r9, [r3]
   15580:	b	155a4 <__printf_chk@plt+0x4650>
   15584:	mov	r1, r5
   15588:	mov	r0, sp
   1558c:	bl	1f384 <__printf_chk@plt+0xe430>
   15590:	ldr	r3, [pc, #48]	; 155c8 <__printf_chk@plt+0x4674>
   15594:	mov	r1, sp
   15598:	mov	r2, r3
   1559c:	ldr	r0, [pc, #40]	; 155cc <__printf_chk@plt+0x4678>
   155a0:	bl	1f770 <__printf_chk@plt+0xe81c>
   155a4:	ldr	r2, [sp, #20]
   155a8:	ldr	r3, [r8]
   155ac:	cmp	r2, r3
   155b0:	bne	155bc <__printf_chk@plt+0x4668>
   155b4:	add	sp, sp, #28
   155b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   155bc:	bl	10de0 <__stack_chk_fail@plt>
   155c0:	andeq	ip, r3, r8
   155c4:			; <UNDEFINED> instruction: 0x0003bdb8
   155c8:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   155cc:	andeq	r5, r2, r8, lsl #18
   155d0:	cmp	r0, #1
   155d4:	subgt	r0, r0, #2
   155d8:	bx	lr
   155dc:	tst	r0, #1
   155e0:	subne	r0, r0, #1
   155e4:	bx	lr
   155e8:	ldr	r3, [pc, #16]	; 15600 <__printf_chk@plt+0x46ac>
   155ec:	cmp	r0, #0
   155f0:	rsblt	r0, r0, #0
   155f4:	strlt	r0, [r3, #320]	; 0x140
   155f8:	strge	r0, [r3, #324]	; 0x144
   155fc:	bx	lr
   15600:	andeq	ip, r3, r8
   15604:	push	{r4, r5, r6, lr}
   15608:	sub	sp, sp, #8
   1560c:	ldrb	r3, [r0]
   15610:	ldr	r5, [pc, #200]	; 156e0 <__printf_chk@plt+0x478c>
   15614:	mov	r4, r0
   15618:	sub	r3, r3, #43	; 0x2b
   1561c:	tst	r3, #253	; 0xfd
   15620:	ldr	r2, [r5]
   15624:	addeq	r6, r0, #1
   15628:	movne	r6, r0
   1562c:	str	r2, [sp, #4]
   15630:	mov	r1, sp
   15634:	mov	r2, #10
   15638:	mov	r0, r6
   1563c:	bl	10d2c <strtol@plt>
   15640:	subs	r3, r0, #0
   15644:	ble	156a0 <__printf_chk@plt+0x474c>
   15648:	ldr	r2, [sp]
   1564c:	ldrb	r2, [r2]
   15650:	cmp	r2, #0
   15654:	bne	156a0 <__printf_chk@plt+0x474c>
   15658:	ldr	r2, [pc, #132]	; 156e4 <__printf_chk@plt+0x4790>
   1565c:	cmp	r6, r4
   15660:	movls	r0, #1
   15664:	strls	r3, [r2]
   15668:	bls	156a4 <__printf_chk@plt+0x4750>
   1566c:	ldr	r0, [r2]
   15670:	cmp	r0, #0
   15674:	moveq	r1, #10
   15678:	moveq	r0, r1
   1567c:	streq	r1, [r2]
   15680:	ldrb	r1, [r4]
   15684:	cmp	r1, #43	; 0x2b
   15688:	beq	156bc <__printf_chk@plt+0x4768>
   1568c:	sub	r3, r0, r3
   15690:	cmp	r3, #0
   15694:	strgt	r3, [r2]
   15698:	movgt	r0, #1
   1569c:	bgt	156a4 <__printf_chk@plt+0x4750>
   156a0:	mov	r0, #0
   156a4:	ldr	r2, [sp, #4]
   156a8:	ldr	r3, [r5]
   156ac:	cmp	r2, r3
   156b0:	bne	156dc <__printf_chk@plt+0x4788>
   156b4:	add	sp, sp, #8
   156b8:	pop	{r4, r5, r6, pc}
   156bc:	mvn	r1, #-2147483648	; 0x80000000
   156c0:	sub	r1, r1, r3
   156c4:	cmp	r1, r0
   156c8:	blt	156a0 <__printf_chk@plt+0x474c>
   156cc:	add	r3, r0, r3
   156d0:	str	r3, [r2]
   156d4:	mov	r0, #1
   156d8:	b	156a4 <__printf_chk@plt+0x4750>
   156dc:	bl	10de0 <__stack_chk_fail@plt>
   156e0:			; <UNDEFINED> instruction: 0x0003bdb8
   156e4:	andeq	lr, r3, ip, asr pc
   156e8:	ldr	r3, [pc, #4]	; 156f4 <__printf_chk@plt+0x47a0>
   156ec:	str	r0, [r3, #328]	; 0x148
   156f0:	bx	lr
   156f4:	andeq	ip, r3, r8
   156f8:	ldr	r2, [pc, #16]	; 15710 <__printf_chk@plt+0x47bc>
   156fc:	ldr	r3, [pc, #16]	; 15714 <__printf_chk@plt+0x47c0>
   15700:	ldr	r0, [r2, #4]
   15704:	cmp	r0, #0
   15708:	moveq	r0, r3
   1570c:	bx	lr
   15710:	andeq	lr, r3, ip, asr pc
   15714:	andeq	r5, r2, r4, lsr #18
   15718:	ldr	r2, [pc, #16]	; 15730 <__printf_chk@plt+0x47dc>
   1571c:	ldr	r3, [pc, #16]	; 15734 <__printf_chk@plt+0x47e0>
   15720:	ldr	r0, [r2, #8]
   15724:	cmp	r0, #0
   15728:	moveq	r0, r3
   1572c:	bx	lr
   15730:	andeq	lr, r3, ip, asr pc
   15734:	andeq	r5, r2, r8, lsr #18
   15738:	ldr	r2, [pc, #16]	; 15750 <__printf_chk@plt+0x47fc>
   1573c:	ldr	r3, [pc, #16]	; 15754 <__printf_chk@plt+0x4800>
   15740:	ldr	r0, [r2, #12]
   15744:	cmp	r0, #0
   15748:	moveq	r0, r3
   1574c:	bx	lr
   15750:	andeq	lr, r3, ip, asr pc
   15754:	andeq	r5, r2, ip, lsr #18
   15758:	push	{r4, r5, r6, lr}
   1575c:	mov	r5, r0
   15760:	ldr	r4, [pc, #28]	; 15784 <__printf_chk@plt+0x4830>
   15764:	ldr	r0, [r4, #4]
   15768:	cmp	r0, #0
   1576c:	beq	15774 <__printf_chk@plt+0x4820>
   15770:	bl	10e10 <_ZdaPv@plt>
   15774:	mov	r0, r5
   15778:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   1577c:	str	r0, [r4, #4]
   15780:	pop	{r4, r5, r6, pc}
   15784:	andeq	lr, r3, ip, asr pc
   15788:	push	{r4, r5, r6, lr}
   1578c:	mov	r5, r0
   15790:	ldr	r4, [pc, #28]	; 157b4 <__printf_chk@plt+0x4860>
   15794:	ldr	r0, [r4, #8]
   15798:	cmp	r0, #0
   1579c:	beq	157a4 <__printf_chk@plt+0x4850>
   157a0:	bl	10e10 <_ZdaPv@plt>
   157a4:	mov	r0, r5
   157a8:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   157ac:	str	r0, [r4, #8]
   157b0:	pop	{r4, r5, r6, pc}
   157b4:	andeq	lr, r3, ip, asr pc
   157b8:	push	{r4, r5, r6, lr}
   157bc:	mov	r5, r0
   157c0:	ldr	r4, [pc, #28]	; 157e4 <__printf_chk@plt+0x4890>
   157c4:	ldr	r0, [r4, #12]
   157c8:	cmp	r0, #0
   157cc:	beq	157d4 <__printf_chk@plt+0x4880>
   157d0:	bl	10e10 <_ZdaPv@plt>
   157d4:	mov	r0, r5
   157d8:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   157dc:	str	r0, [r4, #12]
   157e0:	pop	{r4, r5, r6, pc}
   157e4:	andeq	lr, r3, ip, asr pc
   157e8:	ldr	r3, [pc, #40]	; 15818 <__printf_chk@plt+0x48c4>
   157ec:	ldr	r3, [r3]
   157f0:	cmp	r3, #0
   157f4:	bxne	lr
   157f8:	push	{r4, lr}
   157fc:	ldr	r0, [pc, #24]	; 1581c <__printf_chk@plt+0x48c8>
   15800:	bl	10d80 <puts@plt>
   15804:	ldr	r0, [pc, #20]	; 15820 <__printf_chk@plt+0x48cc>
   15808:	bl	10d80 <puts@plt>
   1580c:	ldr	r0, [pc, #16]	; 15824 <__printf_chk@plt+0x48d0>
   15810:	pop	{r4, lr}
   15814:	b	10d80 <puts@plt>
   15818:	ldrdeq	ip, [r3], -r4
   1581c:	andeq	r5, r2, r0, lsr r9
   15820:	andeq	r5, r2, r0, asr #18
   15824:	andeq	r5, r2, r8, asr #18
   15828:	ldr	r3, [pc, #56]	; 15868 <__printf_chk@plt+0x4914>
   1582c:	ldr	r3, [r3]
   15830:	cmp	r3, #0
   15834:	beq	15860 <__printf_chk@plt+0x490c>
   15838:	cmp	r3, #1
   1583c:	bxne	lr
   15840:	ldr	r3, [pc, #36]	; 1586c <__printf_chk@plt+0x4918>
   15844:	ldr	r3, [r3]
   15848:	cmp	r3, #0
   1584c:	bxne	lr
   15850:	ldr	r3, [pc, #24]	; 15870 <__printf_chk@plt+0x491c>
   15854:	mov	r0, #10
   15858:	ldr	r1, [r3]
   1585c:	b	10df8 <putc@plt>
   15860:	ldr	r0, [pc, #12]	; 15874 <__printf_chk@plt+0x4920>
   15864:	b	10d80 <puts@plt>
   15868:	ldrdeq	ip, [r3], -r4
   1586c:	strdeq	ip, [r3], -r4
   15870:	andeq	ip, r3, ip, asr #29
   15874:	andeq	r5, r2, r0, asr r9
   15878:	ldr	r3, [pc, #16]	; 15890 <__printf_chk@plt+0x493c>
   1587c:	ldr	r3, [r3]
   15880:	cmp	r3, #0
   15884:	bxne	lr
   15888:	ldr	r0, [pc, #4]	; 15894 <__printf_chk@plt+0x4940>
   1588c:	b	10d80 <puts@plt>
   15890:	ldrdeq	ip, [r3], -r4
   15894:	andeq	r5, r2, r8, asr r9
   15898:	ldr	r3, [pc, #112]	; 15910 <__printf_chk@plt+0x49bc>
   1589c:	push	{r4, lr}
   158a0:	mov	r4, r0
   158a4:	ldr	r3, [r3]
   158a8:	cmp	r3, #0
   158ac:	beq	158ec <__printf_chk@plt+0x4998>
   158b0:	cmp	r3, #1
   158b4:	popne	{r4, pc}
   158b8:	ldr	r3, [pc, #84]	; 15914 <__printf_chk@plt+0x49c0>
   158bc:	ldr	r1, [r3]
   158c0:	bl	10f0c <fputs@plt>
   158c4:	ldr	r3, [pc, #76]	; 15918 <__printf_chk@plt+0x49c4>
   158c8:	ldr	r3, [r3]
   158cc:	cmp	r3, #0
   158d0:	popeq	{r4, pc}
   158d4:	ldrb	r3, [r4]
   158d8:	cmp	r3, #0
   158dc:	popeq	{r4, pc}
   158e0:	mov	r0, #10
   158e4:	pop	{r4, lr}
   158e8:	b	10d8c <putchar@plt>
   158ec:	ldr	r0, [pc, #40]	; 1591c <__printf_chk@plt+0x49c8>
   158f0:	bl	10d80 <puts@plt>
   158f4:	mov	r2, r4
   158f8:	ldr	r1, [pc, #32]	; 15920 <__printf_chk@plt+0x49cc>
   158fc:	mov	r0, #1
   15900:	bl	10f54 <__printf_chk@plt>
   15904:	ldr	r0, [pc, #24]	; 15924 <__printf_chk@plt+0x49d0>
   15908:	pop	{r4, lr}
   1590c:	b	10d80 <puts@plt>
   15910:	ldrdeq	ip, [r3], -r4
   15914:	andeq	ip, r3, ip, asr #29
   15918:	strdeq	ip, [r3], -r4
   1591c:	andeq	r5, r2, r4, ror #18
   15920:	andeq	r5, r2, r8, ror #18
   15924:	andeq	r5, r2, r4, ror r9
   15928:	ldr	r3, [pc, #4]	; 15934 <__printf_chk@plt+0x49e0>
   1592c:	str	r0, [r3, #332]	; 0x14c
   15930:	bx	lr
   15934:	andeq	ip, r3, r8
   15938:	ldr	r2, [pc, #56]	; 15978 <__printf_chk@plt+0x4a24>
   1593c:	ldr	r3, [r2, #332]	; 0x14c
   15940:	cmp	r3, #0
   15944:	movlt	r1, #0
   15948:	strlt	r1, [r2, #332]	; 0x14c
   1594c:	ldr	r2, [r2, #328]	; 0x148
   15950:	movlt	r3, r1
   15954:	cmp	r2, #0
   15958:	blt	15968 <__printf_chk@plt+0x4a14>
   1595c:	ldr	r1, [pc, #24]	; 1597c <__printf_chk@plt+0x4a28>
   15960:	mov	r0, #1
   15964:	b	10f54 <__printf_chk@plt>
   15968:	mov	r2, r3
   1596c:	ldr	r1, [pc, #12]	; 15980 <__printf_chk@plt+0x4a2c>
   15970:	mov	r0, #1
   15974:	b	10f54 <__printf_chk@plt>
   15978:	andeq	ip, r3, r8
   1597c:	andeq	r5, r2, r8, ror r9
   15980:	andeq	r5, r2, ip, lsl #19
   15984:	ldr	r2, [pc, #36]	; 159b0 <__printf_chk@plt+0x4a5c>
   15988:	ldr	ip, [pc, #36]	; 159b4 <__printf_chk@plt+0x4a60>
   1598c:	push	{lr}		; (str lr, [sp, #-4]!)
   15990:	ldr	r1, [r2, #16]
   15994:	str	ip, [r0]
   15998:	add	lr, r1, #1
   1599c:	mov	ip, #0
   159a0:	str	r1, [r0, #8]
   159a4:	str	lr, [r2, #16]
   159a8:	str	ip, [r0, #4]
   159ac:	pop	{pc}		; (ldr pc, [sp], #4)
   159b0:	andeq	lr, r3, ip, asr pc
   159b4:	ldrdeq	r5, [r2], -r8
   159b8:	bx	lr
   159bc:	push	{r4, lr}
   159c0:	mov	r4, r0
   159c4:	bl	20ab0 <_ZdlPv@@Base>
   159c8:	mov	r0, r4
   159cc:	pop	{r4, pc}
   159d0:	push	{r4, r5, lr}
   159d4:	mov	r5, r0
   159d8:	ldr	r4, [pc, #148]	; 15a74 <__printf_chk@plt+0x4b20>
   159dc:	sub	sp, sp, #12
   159e0:	ldr	r0, [pc, #144]	; 15a78 <__printf_chk@plt+0x4b24>
   159e4:	bl	10d80 <puts@plt>
   159e8:	ldr	r2, [r4, #324]	; 0x144
   159ec:	cmp	r2, #0
   159f0:	blt	15a30 <__printf_chk@plt+0x4adc>
   159f4:	beq	15a04 <__printf_chk@plt+0x4ab0>
   159f8:	ldr	r1, [pc, #124]	; 15a7c <__printf_chk@plt+0x4b28>
   159fc:	mov	r0, #1
   15a00:	bl	10f54 <__printf_chk@plt>
   15a04:	ldr	r2, [r4, #320]	; 0x140
   15a08:	cmp	r2, #0
   15a0c:	ble	15a1c <__printf_chk@plt+0x4ac8>
   15a10:	ldr	r1, [pc, #104]	; 15a80 <__printf_chk@plt+0x4b2c>
   15a14:	mov	r0, #1
   15a18:	bl	10f54 <__printf_chk@plt>
   15a1c:	mvn	r3, #0
   15a20:	str	r3, [r4, #320]	; 0x140
   15a24:	str	r3, [r4, #324]	; 0x144
   15a28:	add	sp, sp, #12
   15a2c:	pop	{r4, r5, pc}
   15a30:	ldr	r2, [r4, #320]	; 0x140
   15a34:	cmp	r2, #0
   15a38:	bge	15a08 <__printf_chk@plt+0x4ab4>
   15a3c:	ldr	r2, [r5, #8]
   15a40:	ldr	r3, [r4, #336]	; 0x150
   15a44:	ldr	r1, [pc, #56]	; 15a84 <__printf_chk@plt+0x4b30>
   15a48:	mov	r0, #1
   15a4c:	strd	r2, [sp]
   15a50:	bl	10f54 <__printf_chk@plt>
   15a54:	ldr	r2, [r5, #8]
   15a58:	ldr	r3, [r4, #340]	; 0x154
   15a5c:	ldr	r1, [pc, #36]	; 15a88 <__printf_chk@plt+0x4b34>
   15a60:	mov	r0, #1
   15a64:	strd	r2, [sp]
   15a68:	bl	10f54 <__printf_chk@plt>
   15a6c:	add	sp, sp, #12
   15a70:	pop	{r4, r5, pc}
   15a74:	andeq	ip, r3, r8
   15a78:	andeq	r5, r2, ip, lsr #19
   15a7c:	andeq	r5, r2, r0, asr #19
   15a80:	andeq	r5, r2, r0, ror #19
   15a84:	andeq	r5, r2, r0, lsl #20
   15a88:	andeq	r5, r2, ip, lsr sl
   15a8c:	ldr	r3, [pc, #700]	; 15d50 <__printf_chk@plt+0x4dfc>
   15a90:	push	{r4, r5, r6, r7, r8, lr}
   15a94:	mov	r4, r0
   15a98:	ldr	r6, [pc, #692]	; 15d54 <__printf_chk@plt+0x4e00>
   15a9c:	ldr	r0, [r3]
   15aa0:	sub	sp, sp, #24
   15aa4:	ldr	r3, [r6]
   15aa8:	cmp	r0, #0
   15aac:	str	r3, [sp, #20]
   15ab0:	beq	15b30 <__printf_chk@plt+0x4bdc>
   15ab4:	cmp	r0, #1
   15ab8:	beq	15af0 <__printf_chk@plt+0x4b9c>
   15abc:	ldr	r5, [pc, #660]	; 15d58 <__printf_chk@plt+0x4e04>
   15ac0:	ldr	r3, [r4]
   15ac4:	mov	r0, r4
   15ac8:	ldr	r3, [r3, #8]
   15acc:	blx	r3
   15ad0:	ldr	r1, [sp, #20]
   15ad4:	ldr	r2, [r6]
   15ad8:	mov	r3, #0
   15adc:	cmp	r1, r2
   15ae0:	str	r3, [r5, #16]
   15ae4:	bne	15d40 <__printf_chk@plt+0x4dec>
   15ae8:	add	sp, sp, #24
   15aec:	pop	{r4, r5, r6, r7, r8, pc}
   15af0:	ldr	r3, [pc, #612]	; 15d5c <__printf_chk@plt+0x4e08>
   15af4:	ldr	r3, [r3]
   15af8:	cmp	r3, #0
   15afc:	bne	15ce8 <__printf_chk@plt+0x4d94>
   15b00:	ldr	r1, [pc, #600]	; 15d60 <__printf_chk@plt+0x4e0c>
   15b04:	mov	r0, #1
   15b08:	bl	10f54 <__printf_chk@plt>
   15b0c:	ldr	r3, [r4]
   15b10:	mov	r0, r4
   15b14:	ldr	r5, [pc, #572]	; 15d58 <__printf_chk@plt+0x4e04>
   15b18:	ldr	r3, [r3, #24]
   15b1c:	blx	r3
   15b20:	ldr	r1, [pc, #572]	; 15d64 <__printf_chk@plt+0x4e10>
   15b24:	mov	r0, #1
   15b28:	bl	10f54 <__printf_chk@plt>
   15b2c:	b	15ac0 <__printf_chk@plt+0x4b6c>
   15b30:	ldr	r5, [pc, #544]	; 15d58 <__printf_chk@plt+0x4e04>
   15b34:	ldr	r0, [pc, #556]	; 15d68 <__printf_chk@plt+0x4e14>
   15b38:	bl	10d80 <puts@plt>
   15b3c:	ldr	r0, [pc, #552]	; 15d6c <__printf_chk@plt+0x4e18>
   15b40:	bl	10d80 <puts@plt>
   15b44:	ldr	r0, [pc, #548]	; 15d70 <__printf_chk@plt+0x4e1c>
   15b48:	bl	10d80 <puts@plt>
   15b4c:	ldr	r2, [r5, #4]
   15b50:	ldr	r3, [pc, #540]	; 15d74 <__printf_chk@plt+0x4e20>
   15b54:	cmp	r2, #0
   15b58:	moveq	r2, r3
   15b5c:	ldr	r1, [pc, #532]	; 15d78 <__printf_chk@plt+0x4e24>
   15b60:	mov	r0, #1
   15b64:	bl	10f54 <__printf_chk@plt>
   15b68:	ldr	r0, [pc, #524]	; 15d7c <__printf_chk@plt+0x4e28>
   15b6c:	bl	10d80 <puts@plt>
   15b70:	ldr	r3, [r5]
   15b74:	cmp	r3, #0
   15b78:	bgt	15ca4 <__printf_chk@plt+0x4d50>
   15b7c:	ldr	r3, [r5, #8]
   15b80:	ldr	r2, [r4]
   15b84:	ldr	r1, [pc, #500]	; 15d80 <__printf_chk@plt+0x4e2c>
   15b88:	cmp	r3, #0
   15b8c:	moveq	r3, r1
   15b90:	str	r3, [r5, #20]
   15b94:	mov	r1, #0
   15b98:	ldr	r3, [r2, #56]	; 0x38
   15b9c:	mov	r0, r4
   15ba0:	blx	r3
   15ba4:	ldr	r3, [r4]
   15ba8:	mov	r1, #3
   15bac:	mov	r0, r4
   15bb0:	ldr	r3, [r3, #12]
   15bb4:	blx	r3
   15bb8:	mov	r7, r0
   15bbc:	ldr	r0, [pc, #448]	; 15d84 <__printf_chk@plt+0x4e30>
   15bc0:	bl	10d80 <puts@plt>
   15bc4:	ldr	r0, [pc, #444]	; 15d88 <__printf_chk@plt+0x4e34>
   15bc8:	bl	10d80 <puts@plt>
   15bcc:	mov	r2, r7
   15bd0:	ldr	r1, [pc, #436]	; 15d8c <__printf_chk@plt+0x4e38>
   15bd4:	mov	r0, #1
   15bd8:	bl	10f54 <__printf_chk@plt>
   15bdc:	cmp	r7, #1
   15be0:	beq	15d18 <__printf_chk@plt+0x4dc4>
   15be4:	cmp	r7, #2
   15be8:	beq	15d34 <__printf_chk@plt+0x4de0>
   15bec:	cmp	r7, #0
   15bf0:	bne	15cf4 <__printf_chk@plt+0x4da0>
   15bf4:	ldr	r0, [pc, #404]	; 15d90 <__printf_chk@plt+0x4e3c>
   15bf8:	bl	10d80 <puts@plt>
   15bfc:	ldr	r1, [pc, #400]	; 15d94 <__printf_chk@plt+0x4e40>
   15c00:	mov	r0, #1
   15c04:	bl	10f54 <__printf_chk@plt>
   15c08:	ldr	r2, [r5, #4]
   15c0c:	ldr	r3, [pc, #352]	; 15d74 <__printf_chk@plt+0x4e20>
   15c10:	cmp	r2, #0
   15c14:	moveq	r2, r3
   15c18:	ldr	r1, [pc, #376]	; 15d98 <__printf_chk@plt+0x4e44>
   15c1c:	mov	r0, #1
   15c20:	bl	10f54 <__printf_chk@plt>
   15c24:	ldr	r1, [pc, #368]	; 15d9c <__printf_chk@plt+0x4e48>
   15c28:	mov	r0, #1
   15c2c:	bl	10f54 <__printf_chk@plt>
   15c30:	ldr	r3, [r5, #8]
   15c34:	ldr	r2, [r4]
   15c38:	ldr	r1, [pc, #320]	; 15d80 <__printf_chk@plt+0x4e2c>
   15c3c:	cmp	r3, #0
   15c40:	moveq	r3, r1
   15c44:	str	r3, [r5, #20]
   15c48:	mov	r0, r4
   15c4c:	ldr	r3, [r2, #24]
   15c50:	blx	r3
   15c54:	ldr	r0, [pc, #324]	; 15da0 <__printf_chk@plt+0x4e4c>
   15c58:	bl	10d80 <puts@plt>
   15c5c:	cmp	r7, #2
   15c60:	beq	15d04 <__printf_chk@plt+0x4db0>
   15c64:	mov	r0, r4
   15c68:	bl	159d0 <__printf_chk@plt+0x4a7c>
   15c6c:	ldr	r3, [pc, #304]	; 15da4 <__printf_chk@plt+0x4e50>
   15c70:	ldr	r3, [r3]
   15c74:	cmp	r3, #0
   15c78:	bne	15ac0 <__printf_chk@plt+0x4b6c>
   15c7c:	ldr	r3, [pc, #292]	; 15da8 <__printf_chk@plt+0x4e54>
   15c80:	ldr	r2, [r4, #8]
   15c84:	ldr	r1, [pc, #288]	; 15dac <__printf_chk@plt+0x4e58>
   15c88:	ldr	r0, [r3, #340]	; 0x154
   15c8c:	ldr	r3, [r3, #336]	; 0x150
   15c90:	str	r0, [sp, #4]
   15c94:	str	r2, [sp]
   15c98:	mov	r0, #1
   15c9c:	bl	10f54 <__printf_chk@plt>
   15ca0:	b	15ac0 <__printf_chk@plt+0x4b6c>
   15ca4:	mov	r2, #11
   15ca8:	mov	r1, #1
   15cac:	str	r3, [sp]
   15cb0:	add	r0, sp, #8
   15cb4:	ldr	r3, [pc, #244]	; 15db0 <__printf_chk@plt+0x4e5c>
   15cb8:	bl	10f00 <__sprintf_chk@plt>
   15cbc:	add	r0, sp, #8
   15cc0:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   15cc4:	mov	r8, r0
   15cc8:	mov	r0, #20
   15ccc:	bl	20a60 <_Znwj@@Base>
   15cd0:	mov	r2, r4
   15cd4:	mov	r1, r8
   15cd8:	mov	r7, r0
   15cdc:	bl	1be14 <__printf_chk@plt+0xaec0>
   15ce0:	mov	r4, r7
   15ce4:	b	15b7c <__printf_chk@plt+0x4c28>
   15ce8:	ldr	r1, [pc, #196]	; 15db4 <__printf_chk@plt+0x4e60>
   15cec:	bl	10f54 <__printf_chk@plt>
   15cf0:	b	15b00 <__printf_chk@plt+0x4bac>
   15cf4:	ldr	r1, [pc, #188]	; 15db8 <__printf_chk@plt+0x4e64>
   15cf8:	ldr	r0, [pc, #188]	; 15dbc <__printf_chk@plt+0x4e68>
   15cfc:	bl	1ef88 <__printf_chk@plt+0xe034>
   15d00:	b	15bf4 <__printf_chk@plt+0x4ca0>
   15d04:	ldr	r2, [r4, #8]
   15d08:	ldr	r1, [pc, #176]	; 15dc0 <__printf_chk@plt+0x4e6c>
   15d0c:	mov	r0, #1
   15d10:	bl	10f54 <__printf_chk@plt>
   15d14:	b	15c64 <__printf_chk@plt+0x4d10>
   15d18:	ldr	r0, [pc, #164]	; 15dc4 <__printf_chk@plt+0x4e70>
   15d1c:	bl	10d80 <puts@plt>
   15d20:	ldr	r2, [r4, #8]
   15d24:	ldr	r1, [pc, #156]	; 15dc8 <__printf_chk@plt+0x4e74>
   15d28:	mov	r0, r7
   15d2c:	bl	10f54 <__printf_chk@plt>
   15d30:	b	15bf4 <__printf_chk@plt+0x4ca0>
   15d34:	ldr	r0, [pc, #144]	; 15dcc <__printf_chk@plt+0x4e78>
   15d38:	bl	10d80 <puts@plt>
   15d3c:	b	15bf4 <__printf_chk@plt+0x4ca0>
   15d40:	bl	10de0 <__stack_chk_fail@plt>
   15d44:	mov	r0, r7
   15d48:	bl	20ab0 <_ZdlPv@@Base>
   15d4c:	bl	10dec <__cxa_end_cleanup@plt>
   15d50:	ldrdeq	ip, [r3], -r4
   15d54:			; <UNDEFINED> instruction: 0x0003bdb8
   15d58:	andeq	lr, r3, ip, asr pc
   15d5c:	strdeq	ip, [r3], -r4
   15d60:	andeq	r5, r2, r0, ror #25
   15d64:	andeq	r5, r2, r8, ror #25
   15d68:	andeq	r5, r2, r4, ror sl
   15d6c:	andeq	r5, r2, r8, lsl #21
   15d70:	andeq	r5, r2, ip, lsl #21
   15d74:	andeq	r5, r2, r4, lsr #18
   15d78:	andeq	r5, r2, r0, lsr #21
   15d7c:	andeq	r5, r2, r8, lsr #21
   15d80:	andeq	r5, r2, r8, lsr #18
   15d84:			; <UNDEFINED> instruction: 0x00025abc
   15d88:	andeq	r5, r2, ip, asr #21
   15d8c:	ldrdeq	r5, [r2], -ip
   15d90:	andeq	r5, r2, r8, ror #22
   15d94:	andeq	r5, r2, ip, lsl ip
   15d98:	andeq	r5, r2, r4, lsr ip
   15d9c:	andeq	r5, r2, ip, lsr ip
   15da0:	andeq	r5, r2, r0, asr ip
   15da4:	andeq	ip, r3, r4, ror #29
   15da8:	andeq	ip, r3, r8
   15dac:	andeq	r5, r2, r8, lsr #25
   15db0:	andeq	r3, r2, r4, lsr ip
   15db4:	ldrdeq	r5, [r2], -r4
   15db8:	andeq	r5, r2, r8, asr #22
   15dbc:	andeq	r0, r0, lr, lsr r1
   15dc0:	andeq	r5, r2, ip, asr ip
   15dc4:	andeq	r5, r2, r8, ror #21
   15dc8:	andeq	r5, r2, r0, lsl #22
   15dcc:	andeq	r5, r2, r8, lsl fp
   15dd0:	push	{r4, r5, r6, lr}
   15dd4:	mov	r4, r0
   15dd8:	mov	r0, #40	; 0x28
   15ddc:	mov	r5, r1
   15de0:	bl	10d98 <_Znaj@plt>
   15de4:	mov	r2, #0
   15de8:	sub	r3, r0, #4
   15dec:	add	ip, r0, #36	; 0x24
   15df0:	str	r0, [r4, #4]
   15df4:	str	r2, [r3, #4]!
   15df8:	cmp	r3, ip
   15dfc:	bne	15df4 <__printf_chk@plt+0x4ea0>
   15e00:	mov	r2, #10
   15e04:	mov	r3, #1
   15e08:	str	r5, [r0]
   15e0c:	str	r2, [r4]
   15e10:	str	r3, [r4, #8]
   15e14:	mov	r0, r4
   15e18:	pop	{r4, r5, r6, pc}
   15e1c:	push	{r4, r5, r6, lr}
   15e20:	mov	r4, r0
   15e24:	ldr	r3, [r0, #8]
   15e28:	ldr	r0, [r0]
   15e2c:	mov	r6, r1
   15e30:	cmp	r3, r0
   15e34:	ldr	r5, [r4, #4]
   15e38:	blt	15e78 <__printf_chk@plt+0x4f24>
   15e3c:	lsl	r3, r0, #1
   15e40:	cmn	r3, #-536870910	; 0xe0000002
   15e44:	str	r3, [r4]
   15e48:	lslls	r0, r0, #3
   15e4c:	mvnhi	r0, #0
   15e50:	bl	10d98 <_Znaj@plt>
   15e54:	ldr	r2, [r4, #8]
   15e58:	mov	r1, r5
   15e5c:	lsl	r2, r2, #2
   15e60:	str	r0, [r4, #4]
   15e64:	bl	10e4c <memcpy@plt>
   15e68:	mov	r0, r5
   15e6c:	bl	10e10 <_ZdaPv@plt>
   15e70:	ldr	r5, [r4, #4]
   15e74:	ldr	r3, [r4, #8]
   15e78:	add	r2, r3, #1
   15e7c:	str	r2, [r4, #8]
   15e80:	str	r6, [r5, r3, lsl #2]
   15e84:	pop	{r4, r5, r6, pc}
   15e88:	ldr	r1, [r0, #8]
   15e8c:	push	{r4, r5, r6, lr}
   15e90:	cmp	r1, #0
   15e94:	mov	r5, r0
   15e98:	ldr	r2, [r0, #4]
   15e9c:	ble	15ed0 <__printf_chk@plt+0x4f7c>
   15ea0:	mov	r4, #0
   15ea4:	ldr	r3, [r2, r4, lsl #2]
   15ea8:	add	r4, r4, #1
   15eac:	subs	r0, r3, #0
   15eb0:	beq	15ec8 <__printf_chk@plt+0x4f74>
   15eb4:	ldr	r3, [r3]
   15eb8:	ldr	r3, [r3, #8]
   15ebc:	blx	r3
   15ec0:	ldr	r2, [r5, #4]
   15ec4:	ldr	r1, [r5, #8]
   15ec8:	cmp	r1, r4
   15ecc:	bgt	15ea4 <__printf_chk@plt+0x4f50>
   15ed0:	cmp	r2, #0
   15ed4:	beq	15ee0 <__printf_chk@plt+0x4f8c>
   15ed8:	mov	r0, r2
   15edc:	bl	10e10 <_ZdaPv@plt>
   15ee0:	mov	r0, r5
   15ee4:	pop	{r4, r5, r6, pc}
   15ee8:	ldr	r3, [r0, #8]
   15eec:	cmp	r3, #0
   15ef0:	bxle	lr
   15ef4:	push	{r4, r5, r6, lr}
   15ef8:	mov	r6, r1
   15efc:	mov	r5, r0
   15f00:	mov	r4, #0
   15f04:	ldr	r3, [r5, #4]
   15f08:	mov	r1, r6
   15f0c:	ldr	r3, [r3, r4, lsl #2]
   15f10:	add	r4, r4, #1
   15f14:	mov	r0, r3
   15f18:	ldr	r3, [r3]
   15f1c:	ldr	r3, [r3, #56]	; 0x38
   15f20:	blx	r3
   15f24:	ldr	r3, [r5, #8]
   15f28:	cmp	r3, r4
   15f2c:	bgt	15f04 <__printf_chk@plt+0x4fb0>
   15f30:	pop	{r4, r5, r6, pc}
   15f34:	ldr	ip, [pc, #44]	; 15f68 <__printf_chk@plt+0x5014>
   15f38:	push	{lr}		; (str lr, [sp, #-4]!)
   15f3c:	mov	lr, #0
   15f40:	ldr	r2, [ip, #16]
   15f44:	str	lr, [r0, #4]
   15f48:	add	lr, r2, #1
   15f4c:	str	lr, [ip, #16]
   15f50:	ldr	lr, [r1, #4]
   15f54:	ldr	ip, [pc, #16]	; 15f6c <__printf_chk@plt+0x5018>
   15f58:	str	r2, [r0, #8]
   15f5c:	str	r1, [r0, #12]
   15f60:	stm	r0, {ip, lr}
   15f64:	pop	{pc}		; (ldr pc, [sp], #4)
   15f68:	andeq	lr, r3, ip, asr pc
   15f6c:	andeq	r5, r2, ip, lsl r5
   15f70:	push	{r4, lr}
   15f74:	mov	r4, r0
   15f78:	ldr	r0, [r0, #12]
   15f7c:	ldr	r3, [pc, #28]	; 15fa0 <__printf_chk@plt+0x504c>
   15f80:	cmp	r0, #0
   15f84:	str	r3, [r4]
   15f88:	beq	15f98 <__printf_chk@plt+0x5044>
   15f8c:	ldr	r3, [r0]
   15f90:	ldr	r3, [r3, #8]
   15f94:	blx	r3
   15f98:	mov	r0, r4
   15f9c:	pop	{r4, pc}
   15fa0:	andeq	r5, r2, ip, lsl r5
   15fa4:	push	{r4, lr}
   15fa8:	mov	r4, r0
   15fac:	ldr	r0, [r0, #12]
   15fb0:	ldr	r3, [pc, #48]	; 15fe8 <__printf_chk@plt+0x5094>
   15fb4:	cmp	r0, #0
   15fb8:	str	r3, [r4]
   15fbc:	beq	15fcc <__printf_chk@plt+0x5078>
   15fc0:	ldr	r3, [r0]
   15fc4:	ldr	r3, [r3, #8]
   15fc8:	blx	r3
   15fcc:	mov	r0, r4
   15fd0:	bl	20ab0 <_ZdlPv@@Base>
   15fd4:	mov	r0, r4
   15fd8:	pop	{r4, pc}
   15fdc:	mov	r0, r4
   15fe0:	bl	20ab0 <_ZdlPv@@Base>
   15fe4:	bl	10dec <__cxa_end_cleanup@plt>
   15fe8:	andeq	r5, r2, ip, lsl r5
   15fec:	ldr	ip, [pc, #40]	; 1601c <__printf_chk@plt+0x50c8>
   15ff0:	push	{r4, lr}
   15ff4:	ldr	r2, [ip, #16]
   15ff8:	ldr	lr, [pc, #32]	; 16020 <__printf_chk@plt+0x50cc>
   15ffc:	add	r4, r2, #1
   16000:	str	r4, [ip, #16]
   16004:	mov	ip, #0
   16008:	str	r2, [r0, #8]
   1600c:	str	r1, [r0, #12]
   16010:	str	ip, [r0, #4]
   16014:	str	lr, [r0]
   16018:	pop	{r4, pc}
   1601c:	andeq	lr, r3, ip, asr pc
   16020:	andeq	r5, r2, r0, ror #10
   16024:	ldr	ip, [pc, #40]	; 16054 <__printf_chk@plt+0x5100>
   16028:	push	{r4, lr}
   1602c:	mov	r2, #0
   16030:	ldr	r1, [ip, #16]
   16034:	ldr	lr, [pc, #28]	; 16058 <__printf_chk@plt+0x5104>
   16038:	add	r4, r1, #1
   1603c:	str	r4, [ip, #16]
   16040:	str	r1, [r0, #8]
   16044:	str	lr, [r0]
   16048:	str	r2, [r0, #4]
   1604c:	str	r2, [r0, #12]
   16050:	pop	{r4, pc}
   16054:	andeq	lr, r3, ip, asr pc
   16058:	andeq	r5, r2, r4, lsr #11
   1605c:	ldr	r1, [pc, #36]	; 16088 <__printf_chk@plt+0x5134>
   16060:	push	{r4, lr}
   16064:	mov	ip, #8
   16068:	ldr	r2, [r1, #16]
   1606c:	ldr	lr, [pc, #24]	; 1608c <__printf_chk@plt+0x5138>
   16070:	add	r4, r2, #1
   16074:	str	r4, [r1, #16]
   16078:	str	r2, [r0, #8]
   1607c:	str	lr, [r0]
   16080:	str	ip, [r0, #4]
   16084:	pop	{r4, pc}
   16088:	andeq	lr, r3, ip, asr pc
   1608c:	andeq	r5, r2, r8, ror #11
   16090:	ldr	r1, [pc, #36]	; 160bc <__printf_chk@plt+0x5168>
   16094:	push	{r4, lr}
   16098:	mov	ip, #8
   1609c:	ldr	r2, [r1, #16]
   160a0:	ldr	lr, [pc, #24]	; 160c0 <__printf_chk@plt+0x516c>
   160a4:	add	r4, r2, #1
   160a8:	str	r4, [r1, #16]
   160ac:	str	r2, [r0, #8]
   160b0:	str	lr, [r0]
   160b4:	str	ip, [r0, #4]
   160b8:	pop	{r4, pc}
   160bc:	andeq	lr, r3, ip, asr pc
   160c0:	andeq	r5, r2, ip, lsr #12
   160c4:	ldr	r3, [r0, #4]
   160c8:	push	{r4, r5, r6, r7, r8, lr}
   160cc:	mov	r5, r0
   160d0:	ldr	r3, [r3]
   160d4:	mov	r6, r1
   160d8:	mov	r0, r3
   160dc:	ldr	r3, [r3]
   160e0:	ldr	r3, [r3]
   160e4:	blx	r3
   160e8:	ldr	r3, [r5, #8]
   160ec:	cmp	r3, #1
   160f0:	pople	{r4, r5, r6, r7, r8, pc}
   160f4:	ldr	r8, [pc, #64]	; 1613c <__printf_chk@plt+0x51e8>
   160f8:	ldr	r7, [pc, #64]	; 16140 <__printf_chk@plt+0x51ec>
   160fc:	mov	r4, #1
   16100:	mov	r2, r6
   16104:	mov	r1, r7
   16108:	ldr	r0, [r8]
   1610c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   16110:	ldr	r3, [r5, #4]
   16114:	ldr	r3, [r3, r4, lsl #2]
   16118:	add	r4, r4, #1
   1611c:	mov	r0, r3
   16120:	ldr	r3, [r3]
   16124:	ldr	r3, [r3]
   16128:	blx	r3
   1612c:	ldr	r3, [r5, #8]
   16130:	cmp	r3, r4
   16134:	bgt	16100 <__printf_chk@plt+0x51ac>
   16138:	pop	{r4, r5, r6, r7, r8, pc}
   1613c:	andeq	ip, r3, r8, asr #29
   16140:	strdeq	r5, [r2], -r0
   16144:	bx	lr
   16148:	bx	lr
   1614c:	bx	lr
   16150:	push	{r4, lr}
   16154:	mov	r4, r0
   16158:	bl	20ab0 <_ZdlPv@@Base>
   1615c:	mov	r0, r4
   16160:	pop	{r4, pc}
   16164:	push	{r4, lr}
   16168:	mov	r4, r0
   1616c:	bl	20ab0 <_ZdlPv@@Base>
   16170:	mov	r0, r4
   16174:	pop	{r4, pc}
   16178:	push	{r4, lr}
   1617c:	mov	r4, r0
   16180:	bl	20ab0 <_ZdlPv@@Base>
   16184:	mov	r0, r4
   16188:	pop	{r4, pc}
   1618c:	push	{r4, r5, r6, lr}
   16190:	mov	r4, r0
   16194:	ldr	r0, [r0, #20]
   16198:	add	r5, r1, #1
   1619c:	cmp	r0, #0
   161a0:	beq	161b4 <__printf_chk@plt+0x5260>
   161a4:	ldr	r3, [r0]
   161a8:	mov	r1, r5
   161ac:	ldr	r3, [r3, #56]	; 0x38
   161b0:	blx	r3
   161b4:	ldr	r0, [r4, #16]
   161b8:	cmp	r0, #0
   161bc:	beq	161d0 <__printf_chk@plt+0x527c>
   161c0:	ldr	r3, [r0]
   161c4:	mov	r1, r5
   161c8:	ldr	r3, [r3, #56]	; 0x38
   161cc:	blx	r3
   161d0:	ldr	r3, [r4, #12]
   161d4:	mov	r1, r5
   161d8:	mov	r0, r3
   161dc:	ldr	r3, [r3]
   161e0:	pop	{r4, r5, r6, lr}
   161e4:	ldr	r3, [r3, #56]	; 0x38
   161e8:	bx	r3
   161ec:	push	{r4, lr}
   161f0:	mov	r4, r0
   161f4:	ldr	r0, [r0, #12]
   161f8:	ldr	r3, [pc, #96]	; 16260 <__printf_chk@plt+0x530c>
   161fc:	cmp	r0, #0
   16200:	str	r3, [r4]
   16204:	beq	16214 <__printf_chk@plt+0x52c0>
   16208:	ldr	r3, [r0]
   1620c:	ldr	r3, [r3, #8]
   16210:	blx	r3
   16214:	ldr	r0, [r4, #16]
   16218:	cmp	r0, #0
   1621c:	beq	1622c <__printf_chk@plt+0x52d8>
   16220:	ldr	r3, [r0]
   16224:	ldr	r3, [r3, #8]
   16228:	blx	r3
   1622c:	ldr	r0, [r4, #20]
   16230:	cmp	r0, #0
   16234:	beq	16244 <__printf_chk@plt+0x52f0>
   16238:	ldr	r3, [r0]
   1623c:	ldr	r3, [r3, #8]
   16240:	blx	r3
   16244:	mov	r0, r4
   16248:	bl	159b8 <__printf_chk@plt+0x4a64>
   1624c:	mov	r0, r4
   16250:	pop	{r4, pc}
   16254:	mov	r0, r4
   16258:	bl	159b8 <__printf_chk@plt+0x4a64>
   1625c:	bl	10dec <__cxa_end_cleanup@plt>
   16260:	strdeq	r5, [r2], -r0
   16264:	push	{r4, lr}
   16268:	mov	r4, r0
   1626c:	bl	161ec <__printf_chk@plt+0x5298>
   16270:	mov	r0, r4
   16274:	bl	20ab0 <_ZdlPv@@Base>
   16278:	mov	r0, r4
   1627c:	pop	{r4, pc}
   16280:	mov	r0, r4
   16284:	bl	20ab0 <_ZdlPv@@Base>
   16288:	bl	10dec <__cxa_end_cleanup@plt>
   1628c:	ldr	r3, [pc, #624]	; 16504 <__printf_chk@plt+0x55b0>
   16290:	push	{r4, r5, lr}
   16294:	mov	r4, r0
   16298:	ldr	r5, [r3]
   1629c:	sub	sp, sp, #12
   162a0:	cmp	r5, #0
   162a4:	beq	1632c <__printf_chk@plt+0x53d8>
   162a8:	cmp	r5, #1
   162ac:	beq	162b8 <__printf_chk@plt+0x5364>
   162b0:	add	sp, sp, #12
   162b4:	pop	{r4, r5, pc}
   162b8:	ldr	r3, [r0, #16]
   162bc:	ldr	r2, [r0, #20]
   162c0:	cmp	r3, #0
   162c4:	beq	1647c <__printf_chk@plt+0x5528>
   162c8:	cmp	r2, #0
   162cc:	beq	164c4 <__printf_chk@plt+0x5570>
   162d0:	ldr	r1, [pc, #560]	; 16508 <__printf_chk@plt+0x55b4>
   162d4:	mov	r0, r5
   162d8:	bl	10f54 <__printf_chk@plt>
   162dc:	ldr	r3, [r4, #12]
   162e0:	mov	r0, r3
   162e4:	ldr	r3, [r3]
   162e8:	ldr	r3, [r3, #24]
   162ec:	blx	r3
   162f0:	ldr	r3, [r4, #16]
   162f4:	mov	r0, r3
   162f8:	ldr	r3, [r3]
   162fc:	ldr	r3, [r3, #24]
   16300:	blx	r3
   16304:	ldr	r3, [r4, #20]
   16308:	mov	r0, r3
   1630c:	ldr	r3, [r3]
   16310:	ldr	r3, [r3, #24]
   16314:	blx	r3
   16318:	ldr	r1, [pc, #492]	; 1650c <__printf_chk@plt+0x55b8>
   1631c:	mov	r0, r5
   16320:	add	sp, sp, #12
   16324:	pop	{r4, r5, lr}
   16328:	b	10f54 <__printf_chk@plt>
   1632c:	ldr	r2, [r0, #8]
   16330:	ldr	r1, [pc, #472]	; 16510 <__printf_chk@plt+0x55bc>
   16334:	mov	r0, #1
   16338:	bl	10f54 <__printf_chk@plt>
   1633c:	ldr	r3, [r4, #20]
   16340:	cmp	r3, #0
   16344:	beq	163a8 <__printf_chk@plt+0x5454>
   16348:	ldr	r1, [pc, #452]	; 16514 <__printf_chk@plt+0x55c0>
   1634c:	mov	r0, #1
   16350:	bl	10f54 <__printf_chk@plt>
   16354:	ldr	r2, [r4, #8]
   16358:	ldr	r1, [pc, #440]	; 16518 <__printf_chk@plt+0x55c4>
   1635c:	mov	r0, #1
   16360:	bl	10f54 <__printf_chk@plt>
   16364:	ldr	r1, [r4, #12]
   16368:	ldr	r3, [r4, #20]
   1636c:	ldr	r2, [r4, #8]
   16370:	ldr	r1, [r1, #8]
   16374:	ldr	r3, [r3, #8]
   16378:	mov	r0, #1
   1637c:	str	r1, [sp]
   16380:	ldr	r1, [pc, #404]	; 1651c <__printf_chk@plt+0x55c8>
   16384:	bl	10f54 <__printf_chk@plt>
   16388:	ldr	r3, [r4, #20]
   1638c:	mov	r0, r3
   16390:	ldr	r3, [r3]
   16394:	ldr	r3, [r3, #24]
   16398:	blx	r3
   1639c:	ldr	r1, [pc, #380]	; 16520 <__printf_chk@plt+0x55cc>
   163a0:	mov	r0, #1
   163a4:	bl	10f54 <__printf_chk@plt>
   163a8:	ldr	r3, [r4, #16]
   163ac:	cmp	r3, #0
   163b0:	beq	16414 <__printf_chk@plt+0x54c0>
   163b4:	ldr	r1, [pc, #344]	; 16514 <__printf_chk@plt+0x55c0>
   163b8:	mov	r0, #1
   163bc:	bl	10f54 <__printf_chk@plt>
   163c0:	ldr	r2, [r4, #8]
   163c4:	ldr	r1, [pc, #344]	; 16524 <__printf_chk@plt+0x55d0>
   163c8:	mov	r0, #1
   163cc:	bl	10f54 <__printf_chk@plt>
   163d0:	ldr	r1, [r4, #16]
   163d4:	ldr	r3, [r4, #12]
   163d8:	ldr	r2, [r4, #8]
   163dc:	ldr	r1, [r1, #8]
   163e0:	ldr	r3, [r3, #8]
   163e4:	mov	r0, #1
   163e8:	str	r1, [sp]
   163ec:	ldr	r1, [pc, #308]	; 16528 <__printf_chk@plt+0x55d4>
   163f0:	bl	10f54 <__printf_chk@plt>
   163f4:	ldr	r3, [r4, #16]
   163f8:	mov	r0, r3
   163fc:	ldr	r3, [r3]
   16400:	ldr	r3, [r3, #24]
   16404:	blx	r3
   16408:	ldr	r1, [pc, #272]	; 16520 <__printf_chk@plt+0x55cc>
   1640c:	mov	r0, #1
   16410:	bl	10f54 <__printf_chk@plt>
   16414:	ldr	r2, [r4, #8]
   16418:	ldr	r1, [pc, #268]	; 1652c <__printf_chk@plt+0x55d8>
   1641c:	mov	r0, #1
   16420:	bl	10f54 <__printf_chk@plt>
   16424:	ldr	r1, [pc, #232]	; 16514 <__printf_chk@plt+0x55c0>
   16428:	mov	r0, #1
   1642c:	bl	10f54 <__printf_chk@plt>
   16430:	ldrd	r2, [r4, #8]
   16434:	ldr	r1, [pc, #244]	; 16530 <__printf_chk@plt+0x55dc>
   16438:	mov	r0, #1
   1643c:	ldr	r3, [r3, #8]
   16440:	bl	10f54 <__printf_chk@plt>
   16444:	ldr	r3, [r4, #12]
   16448:	mov	r0, r3
   1644c:	ldr	r3, [r3]
   16450:	ldr	r3, [r3, #24]
   16454:	blx	r3
   16458:	ldr	r1, [pc, #192]	; 16520 <__printf_chk@plt+0x55cc>
   1645c:	mov	r0, #1
   16460:	bl	10f54 <__printf_chk@plt>
   16464:	ldr	r2, [r4, #8]
   16468:	ldr	r1, [pc, #196]	; 16534 <__printf_chk@plt+0x55e0>
   1646c:	mov	r0, #1
   16470:	add	sp, sp, #12
   16474:	pop	{r4, r5, lr}
   16478:	b	10f54 <__printf_chk@plt>
   1647c:	cmp	r2, #0
   16480:	beq	162b0 <__printf_chk@plt+0x535c>
   16484:	ldr	r1, [pc, #172]	; 16538 <__printf_chk@plt+0x55e4>
   16488:	mov	r0, r5
   1648c:	bl	10f54 <__printf_chk@plt>
   16490:	ldr	r3, [r4, #12]
   16494:	mov	r0, r3
   16498:	ldr	r3, [r3]
   1649c:	ldr	r3, [r3, #24]
   164a0:	blx	r3
   164a4:	ldr	r3, [r4, #20]
   164a8:	mov	r0, r3
   164ac:	ldr	r3, [r3]
   164b0:	ldr	r3, [r3, #24]
   164b4:	blx	r3
   164b8:	mov	r0, r5
   164bc:	ldr	r1, [pc, #120]	; 1653c <__printf_chk@plt+0x55e8>
   164c0:	b	16320 <__printf_chk@plt+0x53cc>
   164c4:	ldr	r1, [pc, #116]	; 16540 <__printf_chk@plt+0x55ec>
   164c8:	mov	r0, r5
   164cc:	bl	10f54 <__printf_chk@plt>
   164d0:	ldr	r3, [r4, #12]
   164d4:	mov	r0, r3
   164d8:	ldr	r3, [r3]
   164dc:	ldr	r3, [r3, #24]
   164e0:	blx	r3
   164e4:	ldr	r3, [r4, #16]
   164e8:	mov	r0, r3
   164ec:	ldr	r3, [r3]
   164f0:	ldr	r3, [r3, #24]
   164f4:	blx	r3
   164f8:	mov	r0, r5
   164fc:	ldr	r1, [pc, #64]	; 16544 <__printf_chk@plt+0x55f0>
   16500:	b	16320 <__printf_chk@plt+0x53cc>
   16504:	ldrdeq	ip, [r3], -r4
   16508:	andeq	r6, r2, r4, lsl r0
   1650c:	andeq	r6, r2, r4, lsr #32
   16510:	andeq	r5, r2, r4, asr #30
   16514:	andeq	r5, r2, r4, asr pc
   16518:	andeq	r5, r2, ip, asr pc
   1651c:	andeq	r5, r2, ip, ror #30
   16520:			; <UNDEFINED> instruction: 0x000263b8
   16524:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   16528:	andeq	r5, r2, r8, lsr #31
   1652c:	ldrdeq	r5, [r2], -r4
   16530:	andeq	r5, r2, r4, ror #31
   16534:	andeq	r6, r2, r4
   16538:	andeq	r6, r2, ip, asr #32
   1653c:	andeq	r6, r2, r4, asr r0
   16540:	andeq	r6, r2, r4, lsr r0
   16544:	andeq	r6, r2, r0, asr #32
   16548:	push	{r4, r5, r6, r7, r8, r9, lr}
   1654c:	mov	r5, r1
   16550:	ldr	r2, [r0, #8]
   16554:	sub	sp, sp, #20
   16558:	mov	r4, r0
   1655c:	ldr	r1, [pc, #1028]	; 16968 <__printf_chk@plt+0x5a14>
   16560:	mov	r0, #1
   16564:	bl	10f54 <__printf_chk@plt>
   16568:	cmp	r5, #1
   1656c:	bgt	16614 <__printf_chk@plt+0x56c0>
   16570:	ldr	r3, [pc, #1012]	; 1696c <__printf_chk@plt+0x5a18>
   16574:	ldr	r3, [r3]
   16578:	cmp	r3, #0
   1657c:	beq	16614 <__printf_chk@plt+0x56c0>
   16580:	ldr	r2, [r4, #8]
   16584:	ldr	r1, [pc, #996]	; 16970 <__printf_chk@plt+0x5a1c>
   16588:	mov	r0, #1
   1658c:	bl	10f54 <__printf_chk@plt>
   16590:	ldr	r6, [r4, #16]
   16594:	cmp	r6, #0
   16598:	beq	1661c <__printf_chk@plt+0x56c8>
   1659c:	ldr	r3, [r6]
   165a0:	mov	r0, r5
   165a4:	ldr	r7, [r3, #12]
   165a8:	bl	155d0 <__printf_chk@plt+0x467c>
   165ac:	bl	155dc <__printf_chk@plt+0x4688>
   165b0:	mov	r1, r0
   165b4:	mov	r0, r6
   165b8:	blx	r7
   165bc:	subs	r7, r0, #0
   165c0:	beq	1661c <__printf_chk@plt+0x56c8>
   165c4:	ldr	r3, [r4, #16]
   165c8:	ldr	r8, [r4, #20]
   165cc:	cmp	r8, #0
   165d0:	ldr	r6, [r3, #8]
   165d4:	beq	168b0 <__printf_chk@plt+0x595c>
   165d8:	ldr	r3, [r8]
   165dc:	mov	r0, r5
   165e0:	ldr	r9, [r3, #12]
   165e4:	bl	155d0 <__printf_chk@plt+0x467c>
   165e8:	mov	r1, r0
   165ec:	mov	r0, r8
   165f0:	blx	r9
   165f4:	cmp	r0, #0
   165f8:	beq	16960 <__printf_chk@plt+0x5a0c>
   165fc:	ldr	r3, [pc, #880]	; 16974 <__printf_chk@plt+0x5a20>
   16600:	ldr	r0, [pc, #880]	; 16978 <__printf_chk@plt+0x5a24>
   16604:	mov	r2, r3
   16608:	mov	r1, r3
   1660c:	bl	1f770 <__printf_chk@plt+0xe81c>
   16610:	b	168b0 <__printf_chk@plt+0x595c>
   16614:	bl	15938 <__printf_chk@plt+0x49e4>
   16618:	b	16580 <__printf_chk@plt+0x562c>
   1661c:	ldr	r6, [r4, #20]
   16620:	cmp	r6, #0
   16624:	bne	16888 <__printf_chk@plt+0x5934>
   16628:	ldr	r2, [r4, #8]
   1662c:	ldr	r1, [pc, #840]	; 1697c <__printf_chk@plt+0x5a28>
   16630:	mov	r0, #1
   16634:	bl	10f54 <__printf_chk@plt>
   16638:	ldr	r3, [r4, #12]
   1663c:	mov	r1, r5
   16640:	mov	r0, r3
   16644:	ldr	r3, [r3]
   16648:	ldr	r3, [r3, #12]
   1664c:	blx	r3
   16650:	ldr	r3, [r4, #12]
   16654:	mov	r5, r0
   16658:	mov	r0, r3
   1665c:	ldr	r3, [r3]
   16660:	ldr	r3, [r3, #16]
   16664:	blx	r3
   16668:	ldr	r3, [r4, #12]
   1666c:	ldr	r6, [r3, #8]
   16670:	mov	r3, r6
   16674:	ldr	r2, [r4, #8]
   16678:	ldr	r1, [pc, #768]	; 16980 <__printf_chk@plt+0x5a2c>
   1667c:	mov	r0, #1
   16680:	bl	10f54 <__printf_chk@plt>
   16684:	ldr	r3, [r4, #16]
   16688:	cmp	r3, #0
   1668c:	beq	166a8 <__printf_chk@plt+0x5754>
   16690:	ldr	r2, [r4, #12]
   16694:	ldr	r3, [r3, #8]
   16698:	ldr	r1, [pc, #740]	; 16984 <__printf_chk@plt+0x5a30>
   1669c:	ldr	r2, [r2, #8]
   166a0:	mov	r0, #1
   166a4:	bl	10f54 <__printf_chk@plt>
   166a8:	ldr	r3, [r4, #20]
   166ac:	cmp	r3, #0
   166b0:	beq	166cc <__printf_chk@plt+0x5778>
   166b4:	ldr	r2, [r4, #12]
   166b8:	ldr	r3, [r3, #8]
   166bc:	ldr	r1, [pc, #708]	; 16988 <__printf_chk@plt+0x5a34>
   166c0:	ldr	r2, [r2, #8]
   166c4:	mov	r0, #1
   166c8:	bl	10f54 <__printf_chk@plt>
   166cc:	ldr	r0, [pc, #696]	; 1698c <__printf_chk@plt+0x5a38>
   166d0:	bl	10d80 <puts@plt>
   166d4:	ldrd	r2, [r4, #8]
   166d8:	ldr	r1, [pc, #688]	; 16990 <__printf_chk@plt+0x5a3c>
   166dc:	mov	r0, #1
   166e0:	ldr	r3, [r3, #8]
   166e4:	bl	10f54 <__printf_chk@plt>
   166e8:	ldr	r3, [r4, #16]
   166ec:	cmp	r3, #0
   166f0:	beq	1670c <__printf_chk@plt+0x57b8>
   166f4:	ldr	r2, [r4, #12]
   166f8:	ldr	r3, [r3, #8]
   166fc:	ldr	r1, [pc, #644]	; 16988 <__printf_chk@plt+0x5a34>
   16700:	ldr	r2, [r2, #8]
   16704:	mov	r0, #1
   16708:	bl	10f54 <__printf_chk@plt>
   1670c:	ldr	r3, [r4, #20]
   16710:	cmp	r3, #0
   16714:	beq	16730 <__printf_chk@plt+0x57dc>
   16718:	ldr	r2, [r4, #12]
   1671c:	ldr	r3, [r3, #8]
   16720:	ldr	r1, [pc, #604]	; 16984 <__printf_chk@plt+0x5a30>
   16724:	ldr	r2, [r2, #8]
   16728:	mov	r0, #1
   1672c:	bl	10f54 <__printf_chk@plt>
   16730:	ldr	r2, [r4, #8]
   16734:	ldr	r1, [pc, #600]	; 16994 <__printf_chk@plt+0x5a40>
   16738:	mov	r0, #1
   1673c:	bl	10f54 <__printf_chk@plt>
   16740:	ldrd	r2, [r4, #8]
   16744:	ldr	r1, [pc, #580]	; 16990 <__printf_chk@plt+0x5a3c>
   16748:	mov	r0, #1
   1674c:	ldr	r3, [r3, #8]
   16750:	bl	10f54 <__printf_chk@plt>
   16754:	ldr	r3, [r4, #20]
   16758:	cmp	r3, #0
   1675c:	beq	16770 <__printf_chk@plt+0x581c>
   16760:	ldr	r2, [r3, #8]
   16764:	ldr	r1, [pc, #556]	; 16998 <__printf_chk@plt+0x5a44>
   16768:	mov	r0, #1
   1676c:	bl	10f54 <__printf_chk@plt>
   16770:	ldr	r3, [r4, #16]
   16774:	cmp	r3, #0
   16778:	beq	1678c <__printf_chk@plt+0x5838>
   1677c:	ldr	r2, [r3, #8]
   16780:	ldr	r1, [pc, #528]	; 16998 <__printf_chk@plt+0x5a44>
   16784:	mov	r0, #1
   16788:	bl	10f54 <__printf_chk@plt>
   1678c:	mov	r0, #10
   16790:	bl	10d8c <putchar@plt>
   16794:	cmp	r5, #0
   16798:	bne	16920 <__printf_chk@plt+0x59cc>
   1679c:	ldr	r1, [r4, #20]
   167a0:	ldr	r3, [r4, #12]
   167a4:	cmp	r1, #0
   167a8:	ldr	r2, [r4, #8]
   167ac:	ldr	r3, [r3, #8]
   167b0:	beq	16950 <__printf_chk@plt+0x59fc>
   167b4:	ldr	ip, [pc, #480]	; 1699c <__printf_chk@plt+0x5a48>
   167b8:	str	r3, [sp, #8]
   167bc:	ldr	r0, [pc, #476]	; 169a0 <__printf_chk@plt+0x5a4c>
   167c0:	ldr	r3, [ip]
   167c4:	str	r3, [sp, #4]
   167c8:	ldr	r1, [r1, #8]
   167cc:	ldr	r3, [r0]
   167d0:	str	r1, [sp]
   167d4:	mov	r0, #1
   167d8:	ldr	r1, [pc, #452]	; 169a4 <__printf_chk@plt+0x5a50>
   167dc:	bl	10f54 <__printf_chk@plt>
   167e0:	ldr	r1, [pc, #448]	; 169a8 <__printf_chk@plt+0x5a54>
   167e4:	ldr	r2, [r4, #20]
   167e8:	ldr	r3, [r4, #8]
   167ec:	ldr	r1, [r1]
   167f0:	mov	r0, #1
   167f4:	str	r1, [sp, #4]
   167f8:	ldr	r1, [r2, #8]
   167fc:	mov	r2, r3
   16800:	str	r1, [sp]
   16804:	ldr	r1, [pc, #416]	; 169ac <__printf_chk@plt+0x5a58>
   16808:	bl	10f54 <__printf_chk@plt>
   1680c:	ldr	r1, [r4, #16]
   16810:	ldr	r3, [r4, #12]
   16814:	cmp	r1, #0
   16818:	ldr	r2, [r4, #8]
   1681c:	ldr	r3, [r3, #8]
   16820:	beq	16938 <__printf_chk@plt+0x59e4>
   16824:	ldr	ip, [pc, #388]	; 169b0 <__printf_chk@plt+0x5a5c>
   16828:	str	r3, [sp, #8]
   1682c:	ldr	r0, [pc, #384]	; 169b4 <__printf_chk@plt+0x5a60>
   16830:	ldr	r3, [ip]
   16834:	str	r3, [sp, #4]
   16838:	ldr	r1, [r1, #8]
   1683c:	ldr	r3, [r0]
   16840:	str	r1, [sp]
   16844:	mov	r0, #1
   16848:	ldr	r1, [pc, #360]	; 169b8 <__printf_chk@plt+0x5a64>
   1684c:	bl	10f54 <__printf_chk@plt>
   16850:	ldr	r1, [pc, #336]	; 169a8 <__printf_chk@plt+0x5a54>
   16854:	ldr	r2, [r4, #16]
   16858:	ldr	r3, [r4, #8]
   1685c:	ldr	r1, [r1]
   16860:	mov	r0, #1
   16864:	str	r1, [sp, #4]
   16868:	ldr	r1, [r2, #8]
   1686c:	mov	r2, r3
   16870:	str	r1, [sp]
   16874:	ldr	r1, [pc, #320]	; 169bc <__printf_chk@plt+0x5a68>
   16878:	bl	10f54 <__printf_chk@plt>
   1687c:	mov	r0, r5
   16880:	add	sp, sp, #20
   16884:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16888:	ldr	r3, [r6]
   1688c:	mov	r0, r5
   16890:	ldr	r7, [r3, #12]
   16894:	bl	155d0 <__printf_chk@plt+0x467c>
   16898:	mov	r1, r0
   1689c:	mov	r0, r6
   168a0:	blx	r7
   168a4:	mov	r7, r0
   168a8:	ldr	r3, [r4, #20]
   168ac:	ldr	r6, [r3, #8]
   168b0:	ldr	r2, [r4, #8]
   168b4:	ldr	r1, [pc, #192]	; 1697c <__printf_chk@plt+0x5a28>
   168b8:	mov	r0, #1
   168bc:	bl	10f54 <__printf_chk@plt>
   168c0:	ldr	r3, [r4, #12]
   168c4:	mov	r1, r5
   168c8:	mov	r0, r3
   168cc:	ldr	r3, [r3]
   168d0:	ldr	r3, [r3, #12]
   168d4:	blx	r3
   168d8:	ldr	r3, [r4, #12]
   168dc:	mov	r5, r0
   168e0:	mov	r0, r3
   168e4:	ldr	r3, [r3]
   168e8:	ldr	r3, [r3, #16]
   168ec:	blx	r3
   168f0:	cmp	r7, #0
   168f4:	cmpne	r5, #0
   168f8:	beq	16668 <__printf_chk@plt+0x5714>
   168fc:	ldr	r3, [pc, #112]	; 16974 <__printf_chk@plt+0x5a20>
   16900:	ldr	r0, [pc, #112]	; 16978 <__printf_chk@plt+0x5a24>
   16904:	mov	r2, r3
   16908:	mov	r1, r3
   1690c:	bl	1f770 <__printf_chk@plt+0xe81c>
   16910:	ldr	r3, [r4, #12]
   16914:	mov	r5, r7
   16918:	ldr	r3, [r3, #8]
   1691c:	b	16674 <__printf_chk@plt+0x5720>
   16920:	mov	r3, r6
   16924:	ldr	r2, [r4, #8]
   16928:	ldr	r1, [pc, #144]	; 169c0 <__printf_chk@plt+0x5a6c>
   1692c:	mov	r0, #1
   16930:	bl	10f54 <__printf_chk@plt>
   16934:	b	1679c <__printf_chk@plt+0x5848>
   16938:	ldr	r1, [pc, #132]	; 169c4 <__printf_chk@plt+0x5a70>
   1693c:	mov	r0, #1
   16940:	bl	10f54 <__printf_chk@plt>
   16944:	mov	r0, r5
   16948:	add	sp, sp, #20
   1694c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16950:	ldr	r1, [pc, #112]	; 169c8 <__printf_chk@plt+0x5a74>
   16954:	mov	r0, #1
   16958:	bl	10f54 <__printf_chk@plt>
   1695c:	b	1680c <__printf_chk@plt+0x58b8>
   16960:	mov	r7, r0
   16964:	b	168a8 <__printf_chk@plt+0x5954>
   16968:	andeq	r6, r2, r0, rrx
   1696c:	strdeq	ip, [r3], -r8
   16970:	andeq	r6, r2, r4, ror r0
   16974:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   16978:	andeq	r6, r2, r8, lsl #1
   1697c:	andeq	r6, r2, r4, lsr #1
   16980:	strheq	r6, [r2], -r4
   16984:	andeq	r6, r2, r8, asr #1
   16988:	andeq	r6, r2, r0, ror #1
   1698c:	strdeq	r6, [r2], -r8
   16990:	strdeq	r6, [r2], -ip
   16994:	andeq	r6, r2, r0, lsl r1
   16998:	andeq	r6, r2, r0, lsr #2
   1699c:	andeq	ip, r3, r8, ror r1
   169a0:	andeq	ip, r3, r0, lsl #3
   169a4:	andeq	r6, r2, r4, asr r1
   169a8:	andeq	ip, r3, r0, ror r1
   169ac:	andeq	r6, r2, ip, ror r1
   169b0:	andeq	ip, r3, r4, ror r1
   169b4:	andeq	ip, r3, ip, ror r1
   169b8:	muleq	r2, ip, r1
   169bc:	andeq	r6, r2, r4, asr #3
   169c0:	andeq	r6, r2, ip, lsr #2
   169c4:	andeq	r5, r2, r8, asr #15
   169c8:			; <UNDEFINED> instruction: 0x000257b4
   169cc:	push	{r4, r5, r6, lr}
   169d0:	mov	r5, r0
   169d4:	ldr	r4, [pc, #156]	; 16a78 <__printf_chk@plt+0x5b24>
   169d8:	ldr	r1, [pc, #156]	; 16a7c <__printf_chk@plt+0x5b28>
   169dc:	ldr	r0, [r4]
   169e0:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   169e4:	ldr	r3, [r5, #12]
   169e8:	mov	r0, r3
   169ec:	ldr	r3, [r3]
   169f0:	ldr	r3, [r3]
   169f4:	blx	r3
   169f8:	ldr	r0, [r4]
   169fc:	ldr	r1, [pc, #124]	; 16a80 <__printf_chk@plt+0x5b2c>
   16a00:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   16a04:	ldr	r3, [r5, #16]
   16a08:	cmp	r3, #0
   16a0c:	beq	16a3c <__printf_chk@plt+0x5ae8>
   16a10:	ldr	r1, [pc, #108]	; 16a84 <__printf_chk@plt+0x5b30>
   16a14:	ldr	r0, [r4]
   16a18:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   16a1c:	ldr	r3, [r5, #16]
   16a20:	mov	r0, r3
   16a24:	ldr	r3, [r3]
   16a28:	ldr	r3, [r3]
   16a2c:	blx	r3
   16a30:	ldr	r1, [pc, #72]	; 16a80 <__printf_chk@plt+0x5b2c>
   16a34:	ldr	r0, [r4]
   16a38:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   16a3c:	ldr	r3, [r5, #20]
   16a40:	cmp	r3, #0
   16a44:	popeq	{r4, r5, r6, pc}
   16a48:	ldr	r1, [pc, #56]	; 16a88 <__printf_chk@plt+0x5b34>
   16a4c:	ldr	r0, [r4]
   16a50:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   16a54:	ldr	r3, [r5, #20]
   16a58:	mov	r0, r3
   16a5c:	ldr	r3, [r3]
   16a60:	ldr	r3, [r3]
   16a64:	blx	r3
   16a68:	ldr	r0, [r4]
   16a6c:	ldr	r1, [pc, #12]	; 16a80 <__printf_chk@plt+0x5b2c>
   16a70:	pop	{r4, r5, r6, lr}
   16a74:	b	21cd8 <_ZdlPv@@Base+0x1228>
   16a78:	andeq	ip, r3, r8, asr #29
   16a7c:	andeq	r8, r2, ip, asr #3
   16a80:	andeq	r4, r2, r0, ror #18
   16a84:	andeq	r6, r2, r4, ror #3
   16a88:	strdeq	r6, [r2], -r0
   16a8c:	push	{r4, r5, r6, r7, r8, lr}
   16a90:	mov	r5, r0
   16a94:	mov	r0, #24
   16a98:	mov	r7, r1
   16a9c:	mov	r6, r2
   16aa0:	bl	20a60 <_Znwj@@Base>
   16aa4:	mov	r4, r0
   16aa8:	bl	15984 <__printf_chk@plt+0x4a30>
   16aac:	ldr	r2, [r5, #4]
   16ab0:	ldr	r3, [pc, #36]	; 16adc <__printf_chk@plt+0x5b88>
   16ab4:	str	r5, [r4, #12]
   16ab8:	str	r2, [r4, #4]
   16abc:	str	r7, [r4, #16]
   16ac0:	str	r6, [r4, #20]
   16ac4:	str	r3, [r4]
   16ac8:	mov	r0, r4
   16acc:	pop	{r4, r5, r6, r7, r8, pc}
   16ad0:	mov	r0, r4
   16ad4:	bl	20ab0 <_ZdlPv@@Base>
   16ad8:	bl	10dec <__cxa_end_cleanup@plt>
   16adc:	strdeq	r5, [r2], -r0
   16ae0:	push	{r4, r5, r6, r7, r8, lr}
   16ae4:	mov	r5, r1
   16ae8:	mov	r4, r0
   16aec:	mov	r6, r3
   16af0:	mov	r7, r2
   16af4:	bl	15984 <__printf_chk@plt+0x4a30>
   16af8:	ldr	r3, [r5, #4]
   16afc:	ldr	r1, [pc, #24]	; 16b1c <__printf_chk@plt+0x5bc8>
   16b00:	str	r7, [r4, #16]
   16b04:	str	r5, [r4, #12]
   16b08:	str	r3, [r4, #4]
   16b0c:	str	r6, [r4, #20]
   16b10:	str	r1, [r4]
   16b14:	mov	r0, r4
   16b18:	pop	{r4, r5, r6, r7, r8, pc}
   16b1c:	strdeq	r5, [r2], -r0
   16b20:	bx	lr
   16b24:	ldr	r3, [r0, #24]
   16b28:	cmp	r3, #0
   16b2c:	bxle	lr
   16b30:	push	{r4, r5, r6, r7, r8, lr}
   16b34:	mov	r7, r2
   16b38:	mov	r6, r1
   16b3c:	mov	r5, r0
   16b40:	mov	r4, #0
   16b44:	ldr	r3, [r5, #20]
   16b48:	mov	r2, r7
   16b4c:	mov	r1, r6
   16b50:	ldr	r3, [r3, r4, lsl #2]
   16b54:	add	r4, r4, #1
   16b58:	mov	r0, r3
   16b5c:	ldr	r3, [r3]
   16b60:	ldr	r3, [r3, #48]	; 0x30
   16b64:	blx	r3
   16b68:	ldr	r3, [r5, #24]
   16b6c:	cmp	r3, r4
   16b70:	bgt	16b44 <__printf_chk@plt+0x5bf0>
   16b74:	pop	{r4, r5, r6, r7, r8, pc}
   16b78:	ldrd	r2, [r0, #20]
   16b7c:	push	{r4, lr}
   16b80:	mov	r4, r0
   16b84:	sub	r3, r3, #-1073741823	; 0xc0000001
   16b88:	ldr	r3, [r2, r3, lsl #2]
   16b8c:	mov	r0, r3
   16b90:	ldr	r3, [r3]
   16b94:	ldr	r3, [r3, #32]
   16b98:	blx	r3
   16b9c:	cmp	r0, #0
   16ba0:	beq	16bc4 <__printf_chk@plt+0x5c70>
   16ba4:	ldrd	r2, [r4, #20]
   16ba8:	ldr	r1, [r4, #28]
   16bac:	sub	r3, r3, #-1073741823	; 0xc0000001
   16bb0:	ldr	r3, [r2, r3, lsl #2]
   16bb4:	mov	r0, r3
   16bb8:	ldr	r3, [r3]
   16bbc:	ldr	r3, [r3, #12]
   16bc0:	blx	r3
   16bc4:	ldrd	r2, [r4, #20]
   16bc8:	sub	r3, r3, #-1073741823	; 0xc0000001
   16bcc:	ldr	r3, [r2, r3, lsl #2]
   16bd0:	mov	r0, r3
   16bd4:	ldr	r3, [r3]
   16bd8:	ldr	r3, [r3, #16]
   16bdc:	blx	r3
   16be0:	ldr	r3, [r4, #24]
   16be4:	ldr	r1, [r4, #20]
   16be8:	sub	r3, r3, #-1073741823	; 0xc0000001
   16bec:	ldr	r2, [r4, #8]
   16bf0:	ldr	r3, [r1, r3, lsl #2]
   16bf4:	mov	r0, #1
   16bf8:	ldr	r1, [pc, #8]	; 16c08 <__printf_chk@plt+0x5cb4>
   16bfc:	ldr	r3, [r3, #8]
   16c00:	pop	{r4, lr}
   16c04:	b	10f54 <__printf_chk@plt>
   16c08:	ldrdeq	r5, [r2], -ip
   16c0c:	add	r0, r0, #16
   16c10:	ldr	r1, [pc]	; 16c18 <__printf_chk@plt+0x5cc4>
   16c14:	b	160c4 <__printf_chk@plt+0x5170>
   16c18:	andeq	r8, r2, r0, asr #3
   16c1c:	add	r0, r0, #16
   16c20:	b	15ee8 <__printf_chk@plt+0x4f94>
   16c24:	cmp	r2, #8
   16c28:	cmpne	r1, #8
   16c2c:	beq	16cbc <__printf_chk@plt+0x5d68>
   16c30:	cmp	r1, #6
   16c34:	push	{lr}		; (str lr, [sp, #-4]!)
   16c38:	mov	lr, r1
   16c3c:	beq	16cc4 <__printf_chk@plt+0x5d70>
   16c40:	cmp	r2, #5
   16c44:	cmpne	r1, #4
   16c48:	beq	16cb4 <__printf_chk@plt+0x5d60>
   16c4c:	cmp	r1, #2
   16c50:	cmpne	r2, #2
   16c54:	beq	16cd0 <__printf_chk@plt+0x5d7c>
   16c58:	cmp	r2, #3
   16c5c:	beq	16c9c <__printf_chk@plt+0x5d48>
   16c60:	cmp	r1, #3
   16c64:	beq	16ce4 <__printf_chk@plt+0x5d90>
   16c68:	cmp	r2, #1
   16c6c:	beq	16c90 <__printf_chk@plt+0x5d3c>
   16c70:	cmp	r2, #7
   16c74:	cmpne	r1, #7
   16c78:	beq	16cc4 <__printf_chk@plt+0x5d70>
   16c7c:	cmp	r1, #1
   16c80:	cmpeq	r2, #0
   16c84:	moveq	r0, #1
   16c88:	movne	r0, #0
   16c8c:	popne	{pc}		; (ldrne pc, [sp], #4)
   16c90:	ldr	r3, [pc, #96]	; 16cf8 <__printf_chk@plt+0x5da4>
   16c94:	ldr	r0, [r3]
   16c98:	pop	{pc}		; (ldr pc, [sp], #4)
   16c9c:	subs	r1, r1, #3
   16ca0:	movne	r1, #1
   16ca4:	cmp	r0, #0
   16ca8:	movne	r1, #0
   16cac:	cmp	r1, #0
   16cb0:	bne	16cec <__printf_chk@plt+0x5d98>
   16cb4:	mov	r0, #0
   16cb8:	pop	{pc}		; (ldr pc, [sp], #4)
   16cbc:	mov	r0, #0
   16cc0:	bx	lr
   16cc4:	cmp	r0, #0
   16cc8:	bne	16cb4 <__printf_chk@plt+0x5d60>
   16ccc:	b	16c90 <__printf_chk@plt+0x5d3c>
   16cd0:	cmp	r0, #0
   16cd4:	bne	16cb4 <__printf_chk@plt+0x5d60>
   16cd8:	ldr	r3, [pc, #28]	; 16cfc <__printf_chk@plt+0x5da8>
   16cdc:	ldr	r0, [r3]
   16ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   16ce4:	cmp	r0, #0
   16ce8:	bne	16cb4 <__printf_chk@plt+0x5d60>
   16cec:	ldr	r3, [pc, #12]	; 16d00 <__printf_chk@plt+0x5dac>
   16cf0:	ldr	r0, [r3]
   16cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   16cf8:	andeq	ip, r3, ip
   16cfc:			; <UNDEFINED> instruction: 0x0003c1bc
   16d00:	andeq	ip, r3, r8
   16d04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16d08:	mov	r6, r0
   16d0c:	ldr	r7, [pc, #192]	; 16dd4 <__printf_chk@plt+0x5e80>
   16d10:	ldr	r0, [r7]
   16d14:	cmp	r0, #1
   16d18:	beq	16da8 <__printf_chk@plt+0x5e54>
   16d1c:	ldr	r3, [r6, #24]
   16d20:	cmp	r3, #0
   16d24:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   16d28:	ldr	r3, [r6, #20]
   16d2c:	ldr	r8, [pc, #164]	; 16dd8 <__printf_chk@plt+0x5e84>
   16d30:	mov	r4, #0
   16d34:	ldr	r5, [r3]
   16d38:	ldr	r3, [r5]
   16d3c:	mov	r0, r5
   16d40:	add	r4, r4, #1
   16d44:	ldr	r3, [r3, #24]
   16d48:	blx	r3
   16d4c:	ldr	r3, [r6, #24]
   16d50:	lsl	r9, r4, #2
   16d54:	cmp	r3, r4
   16d58:	ble	16dbc <__printf_chk@plt+0x5e68>
   16d5c:	ldr	r3, [r6, #20]
   16d60:	ldr	r2, [r7]
   16d64:	cmp	r2, #0
   16d68:	ldr	r5, [r3, r4, lsl #2]
   16d6c:	bne	16d38 <__printf_chk@plt+0x5de4>
   16d70:	add	r3, r3, r9
   16d74:	ldr	r2, [r5, #4]
   16d78:	ldr	r3, [r3, #-4]
   16d7c:	ldr	r0, [r6, #12]
   16d80:	ldr	r1, [r3, #4]
   16d84:	bl	16c24 <__printf_chk@plt+0x5cd0>
   16d88:	mov	r1, r8
   16d8c:	subs	r2, r0, #0
   16d90:	mov	r0, #1
   16d94:	ble	16d38 <__printf_chk@plt+0x5de4>
   16d98:	bl	10f54 <__printf_chk@plt>
   16d9c:	ldr	r3, [r6, #20]
   16da0:	ldr	r5, [r3, r9]
   16da4:	b	16d38 <__printf_chk@plt+0x5de4>
   16da8:	ldr	r1, [pc, #44]	; 16ddc <__printf_chk@plt+0x5e88>
   16dac:	bl	10f54 <__printf_chk@plt>
   16db0:	ldr	r3, [r6, #24]
   16db4:	cmp	r3, #0
   16db8:	bgt	16d28 <__printf_chk@plt+0x5dd4>
   16dbc:	ldr	r0, [r7]
   16dc0:	cmp	r0, #1
   16dc4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   16dc8:	ldr	r1, [pc, #16]	; 16de0 <__printf_chk@plt+0x5e8c>
   16dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16dd0:	b	10f54 <__printf_chk@plt>
   16dd4:	ldrdeq	ip, [r3], -r4
   16dd8:	muleq	r2, r0, r8
   16ddc:	andeq	r6, r2, r4, asr r2
   16de0:	andeq	r6, r2, ip, asr r2
   16de4:	mov	r0, #0
   16de8:	bx	lr
   16dec:	ldr	r3, [r1]
   16df0:	push	{r4, r5, r6, r7, r8, lr}
   16df4:	mov	r6, r0
   16df8:	ldr	r3, [r3, #28]
   16dfc:	mov	r0, r1
   16e00:	mov	r4, r1
   16e04:	blx	r3
   16e08:	subs	r5, r0, #0
   16e0c:	beq	16e6c <__printf_chk@plt+0x5f18>
   16e10:	ldr	r3, [r5, #24]
   16e14:	cmp	r3, #0
   16e18:	ble	16e50 <__printf_chk@plt+0x5efc>
   16e1c:	mov	r4, #0
   16e20:	ldr	r3, [r5, #20]
   16e24:	add	r6, r6, #16
   16e28:	mov	r7, r4
   16e2c:	ldr	r1, [r3, r4, lsl #2]
   16e30:	mov	r0, r6
   16e34:	bl	15e1c <__printf_chk@plt+0x4ec8>
   16e38:	ldr	r3, [r5, #20]
   16e3c:	ldr	r2, [r5, #24]
   16e40:	str	r7, [r3, r4, lsl #2]
   16e44:	add	r4, r4, #1
   16e48:	cmp	r2, r4
   16e4c:	bgt	16e2c <__printf_chk@plt+0x5ed8>
   16e50:	ldr	r3, [r5]
   16e54:	mov	r2, #0
   16e58:	str	r2, [r5, #24]
   16e5c:	mov	r0, r5
   16e60:	ldr	r3, [r3, #8]
   16e64:	pop	{r4, r5, r6, r7, r8, lr}
   16e68:	bx	r3
   16e6c:	mov	r1, r4
   16e70:	add	r0, r6, #16
   16e74:	pop	{r4, r5, r6, r7, r8, lr}
   16e78:	b	15e1c <__printf_chk@plt+0x4ec8>
   16e7c:	push	{r4, r5, r6, r7, r8, lr}
   16e80:	mov	r6, r0
   16e84:	mov	r4, r1
   16e88:	mov	r8, r0
   16e8c:	bl	15984 <__printf_chk@plt+0x4a30>
   16e90:	ldr	r3, [pc, #172]	; 16f44 <__printf_chk@plt+0x5ff0>
   16e94:	mov	r1, r4
   16e98:	str	r3, [r6], #16
   16e9c:	mov	r0, r6
   16ea0:	bl	15dd0 <__printf_chk@plt+0x4e7c>
   16ea4:	ldr	r3, [r4]
   16ea8:	mvn	r2, #0
   16eac:	mov	r0, r4
   16eb0:	ldr	r3, [r3, #28]
   16eb4:	str	r2, [r8, #28]
   16eb8:	blx	r3
   16ebc:	subs	r5, r0, #0
   16ec0:	beq	16f24 <__printf_chk@plt+0x5fd0>
   16ec4:	ldr	r3, [r5, #20]
   16ec8:	ldr	r0, [r5, #24]
   16ecc:	ldr	r2, [r8, #20]
   16ed0:	ldr	r1, [r3]
   16ed4:	cmp	r0, #1
   16ed8:	str	r1, [r2]
   16edc:	movgt	r4, #1
   16ee0:	movgt	r7, #0
   16ee4:	ble	16f0c <__printf_chk@plt+0x5fb8>
   16ee8:	ldr	r1, [r3, r4, lsl #2]
   16eec:	mov	r0, r6
   16ef0:	bl	15e1c <__printf_chk@plt+0x4ec8>
   16ef4:	ldr	r3, [r5, #20]
   16ef8:	ldr	r2, [r5, #24]
   16efc:	str	r7, [r3, r4, lsl #2]
   16f00:	add	r4, r4, #1
   16f04:	cmp	r2, r4
   16f08:	bgt	16ee8 <__printf_chk@plt+0x5f94>
   16f0c:	ldr	r3, [r5]
   16f10:	mov	r2, #0
   16f14:	str	r2, [r5, #24]
   16f18:	ldr	r3, [r3, #8]
   16f1c:	mov	r0, r5
   16f20:	blx	r3
   16f24:	mov	r0, r8
   16f28:	pop	{r4, r5, r6, r7, r8, pc}
   16f2c:	b	16f38 <__printf_chk@plt+0x5fe4>
   16f30:	mov	r0, r6
   16f34:	bl	15e88 <__printf_chk@plt+0x4f34>
   16f38:	mov	r0, r8
   16f3c:	bl	159b8 <__printf_chk@plt+0x4a64>
   16f40:	bl	10dec <__cxa_end_cleanup@plt>
   16f44:	andeq	r6, r2, r0, lsl #4
   16f48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16f4c:	subs	r8, r1, #0
   16f50:	ble	170d0 <__printf_chk@plt+0x617c>
   16f54:	ldr	r9, [r0, #24]
   16f58:	mov	r6, r0
   16f5c:	cmp	r9, #1
   16f60:	ble	170ec <__printf_chk@plt+0x6198>
   16f64:	ldr	sl, [r0, #12]
   16f68:	ldr	r5, [r0, #20]
   16f6c:	mov	r4, #1
   16f70:	mov	r7, #0
   16f74:	b	16f80 <__printf_chk@plt+0x602c>
   16f78:	cmp	r4, r9
   16f7c:	beq	16fa8 <__printf_chk@plt+0x6054>
   16f80:	ldr	r2, [r5]
   16f84:	ldr	r3, [r5, #4]!
   16f88:	mov	r0, sl
   16f8c:	ldr	r1, [r2, #4]
   16f90:	ldr	r2, [r3, #4]
   16f94:	bl	16c24 <__printf_chk@plt+0x5cd0>
   16f98:	add	r4, r4, #1
   16f9c:	cmp	r8, r4
   16fa0:	add	r7, r7, r0
   16fa4:	bge	16f78 <__printf_chk@plt+0x6024>
   16fa8:	mov	r2, r7
   16fac:	ldr	r1, [pc, #320]	; 170f4 <__printf_chk@plt+0x61a0>
   16fb0:	mov	r0, #1
   16fb4:	bl	10f54 <__printf_chk@plt>
   16fb8:	mov	r4, #0
   16fbc:	ldr	r5, [pc, #308]	; 170f8 <__printf_chk@plt+0x61a4>
   16fc0:	b	16fd4 <__printf_chk@plt+0x6080>
   16fc4:	add	r3, r4, #1
   16fc8:	cmp	r8, r3
   16fcc:	beq	17018 <__printf_chk@plt+0x60c4>
   16fd0:	mov	r4, r3
   16fd4:	ldr	r3, [r6, #20]
   16fd8:	ldr	r3, [r3, r4, lsl #2]
   16fdc:	mov	r0, r3
   16fe0:	ldr	r3, [r3]
   16fe4:	ldr	r3, [r3, #32]
   16fe8:	blx	r3
   16fec:	cmp	r0, #0
   16ff0:	bne	16fc4 <__printf_chk@plt+0x6070>
   16ff4:	ldr	r3, [r6, #20]
   16ff8:	mov	r1, r5
   16ffc:	mov	r0, #1
   17000:	ldr	r3, [r3, r4, lsl #2]
   17004:	ldr	r2, [r3, #8]
   17008:	bl	10f54 <__printf_chk@plt>
   1700c:	add	r3, r4, #1
   17010:	cmp	r8, r3
   17014:	bne	16fd0 <__printf_chk@plt+0x607c>
   17018:	mov	r5, #0
   1701c:	ldr	r3, [r6, #20]
   17020:	ldr	r3, [r3, r5, lsl #2]
   17024:	mov	r0, r3
   17028:	ldr	r3, [r3]
   1702c:	ldr	r3, [r3, #32]
   17030:	blx	r3
   17034:	adds	r3, r0, #0
   17038:	movne	r3, #1
   1703c:	cmp	r4, r5
   17040:	orrle	r3, r3, #1
   17044:	cmp	r3, #0
   17048:	add	r5, r5, #1
   1704c:	beq	1701c <__printf_chk@plt+0x60c8>
   17050:	cmp	r0, #0
   17054:	bne	17064 <__printf_chk@plt+0x6110>
   17058:	mov	r0, #10
   1705c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   17060:	b	10d8c <putchar@plt>
   17064:	ldr	r1, [pc, #144]	; 170fc <__printf_chk@plt+0x61a8>
   17068:	mov	r0, #1
   1706c:	bl	10f54 <__printf_chk@plt>
   17070:	mov	r5, #0
   17074:	ldr	r3, [r6, #20]
   17078:	ldr	r3, [r3, r5, lsl #2]
   1707c:	mov	r0, r3
   17080:	ldr	r3, [r3]
   17084:	ldr	r3, [r3, #32]
   17088:	blx	r3
   1708c:	cmp	r0, #0
   17090:	beq	170ac <__printf_chk@plt+0x6158>
   17094:	ldr	r3, [r6, #20]
   17098:	ldr	r3, [r3, r5, lsl #2]
   1709c:	mov	r0, r3
   170a0:	ldr	r3, [r3]
   170a4:	ldr	r3, [r3, #24]
   170a8:	blx	r3
   170ac:	cmp	r4, r5
   170b0:	add	r5, r5, #1
   170b4:	bne	17074 <__printf_chk@plt+0x6120>
   170b8:	ldr	r1, [pc, #64]	; 17100 <__printf_chk@plt+0x61ac>
   170bc:	mov	r0, #1
   170c0:	bl	10f54 <__printf_chk@plt>
   170c4:	mov	r0, #10
   170c8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   170cc:	b	10d8c <putchar@plt>
   170d0:	mov	r2, #0
   170d4:	ldr	r1, [pc, #24]	; 170f4 <__printf_chk@plt+0x61a0>
   170d8:	mov	r0, #1
   170dc:	bl	10f54 <__printf_chk@plt>
   170e0:	mov	r0, #10
   170e4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   170e8:	b	10d8c <putchar@plt>
   170ec:	mov	r7, #0
   170f0:	b	16fa8 <__printf_chk@plt+0x6054>
   170f4:	andeq	r6, r2, r8, ror r2
   170f8:	andeq	r6, r2, r4, ror #4
   170fc:	andeq	r6, r2, r0, ror r2
   17100:			; <UNDEFINED> instruction: 0x000263b8
   17104:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17108:	mov	r4, r0
   1710c:	ldr	r0, [r0, #24]
   17110:	mov	r7, r1
   17114:	cmp	r0, #0
   17118:	str	r1, [r4, #28]
   1711c:	ble	171b4 <__printf_chk@plt+0x6260>
   17120:	ldr	r3, [r4, #20]
   17124:	mov	r1, #0
   17128:	sub	r3, r3, #4
   1712c:	add	r5, r3, r0, lsl #2
   17130:	mov	r6, r1
   17134:	b	17168 <__printf_chk@plt+0x6214>
   17138:	cmp	r2, #3
   1713c:	cmpne	lr, #1
   17140:	bhi	1715c <__printf_chk@plt+0x6208>
   17144:	cmp	r1, #0
   17148:	beq	1715c <__printf_chk@plt+0x6208>
   1714c:	ldr	r2, [r3, #-4]
   17150:	ldr	ip, [r2, #4]
   17154:	cmp	ip, #2
   17158:	streq	r6, [r2, #4]
   1715c:	cmp	r5, r3
   17160:	add	r1, r1, #1
   17164:	beq	171b4 <__printf_chk@plt+0x6260>
   17168:	ldr	ip, [r3, #4]!
   1716c:	ldr	r2, [ip, #4]
   17170:	cmp	r2, #2
   17174:	sub	lr, r2, #5
   17178:	bne	17138 <__printf_chk@plt+0x61e4>
   1717c:	cmp	r1, #0
   17180:	beq	171a4 <__printf_chk@plt+0x6250>
   17184:	ldr	r2, [r3, #-4]
   17188:	ldr	r2, [r2, #4]
   1718c:	sub	lr, r2, #1
   17190:	cmp	lr, #3
   17194:	sub	r2, r2, #6
   17198:	bls	171a4 <__printf_chk@plt+0x6250>
   1719c:	bics	r2, r2, #2
   171a0:	bne	1715c <__printf_chk@plt+0x6208>
   171a4:	cmp	r5, r3
   171a8:	str	r6, [ip, #4]
   171ac:	add	r1, r1, #1
   171b0:	bne	17168 <__printf_chk@plt+0x6214>
   171b4:	mov	r5, #0
   171b8:	b	17238 <__printf_chk@plt+0x62e4>
   171bc:	ldr	r3, [r4, #20]
   171c0:	add	r6, r5, #1
   171c4:	add	r3, r3, r5, lsl #2
   171c8:	ldr	r3, [r3, #-4]
   171cc:	mov	r0, r3
   171d0:	ldr	r3, [r3]
   171d4:	ldr	r3, [r3, #44]	; 0x2c
   171d8:	blx	r3
   171dc:	ldr	r3, [r4, #24]
   171e0:	adds	r8, r0, #0
   171e4:	movne	r8, #1
   171e8:	cmp	r3, r6
   171ec:	mov	r9, r0
   171f0:	ble	17284 <__printf_chk@plt+0x6330>
   171f4:	ldr	r3, [r4, #20]
   171f8:	ldr	r3, [r3, r6, lsl #2]
   171fc:	mov	r0, r3
   17200:	ldr	r3, [r3]
   17204:	ldr	r3, [r3, #40]	; 0x28
   17208:	blx	r3
   1720c:	cmp	r0, #0
   17210:	beq	17284 <__printf_chk@plt+0x6330>
   17214:	orr	r1, r8, #2
   17218:	ldr	r3, [r4, #20]
   1721c:	ldr	r3, [r3, r5, lsl #2]
   17220:	mov	r0, r3
   17224:	ldr	r3, [r3]
   17228:	ldr	r3, [r3, #52]	; 0x34
   1722c:	blx	r3
   17230:	ldr	r0, [r4, #24]
   17234:	mov	r5, r6
   17238:	cmp	r5, r0
   1723c:	bge	17298 <__printf_chk@plt+0x6344>
   17240:	cmp	r5, #0
   17244:	bgt	171bc <__printf_chk@plt+0x6268>
   17248:	cmp	r0, #1
   1724c:	addle	r6, r5, #1
   17250:	ble	17234 <__printf_chk@plt+0x62e0>
   17254:	ldr	r3, [r4, #20]
   17258:	ldr	r3, [r3, #4]
   1725c:	mov	r0, r3
   17260:	ldr	r3, [r3]
   17264:	ldr	r3, [r3, #40]	; 0x28
   17268:	blx	r3
   1726c:	cmp	r0, #0
   17270:	addeq	r6, r5, #1
   17274:	beq	17290 <__printf_chk@plt+0x633c>
   17278:	mov	r8, #0
   1727c:	add	r6, r5, #1
   17280:	b	17214 <__printf_chk@plt+0x62c0>
   17284:	cmp	r9, #0
   17288:	movne	r1, #1
   1728c:	bne	17218 <__printf_chk@plt+0x62c4>
   17290:	ldr	r0, [r4, #24]
   17294:	b	17234 <__printf_chk@plt+0x62e0>
   17298:	cmp	r7, #1
   1729c:	movgt	r8, #0
   172a0:	movle	r8, #1
   172a4:	cmp	r0, #1
   172a8:	str	r8, [r4, #12]
   172ac:	ble	17624 <__printf_chk@plt+0x66d0>
   172b0:	ldr	r9, [r4, #20]
   172b4:	mov	r6, #0
   172b8:	sub	sl, r9, #4
   172bc:	add	sl, sl, r0, lsl #2
   172c0:	mov	r5, r9
   172c4:	ldr	r2, [r5]
   172c8:	ldr	r3, [r5, #4]!
   172cc:	mov	r0, r8
   172d0:	ldr	r1, [r2, #4]
   172d4:	ldr	r2, [r3, #4]
   172d8:	bl	16c24 <__printf_chk@plt+0x5cd0>
   172dc:	cmp	sl, r5
   172e0:	add	r6, r6, r0
   172e4:	bne	172c4 <__printf_chk@plt+0x6370>
   172e8:	mov	r8, #0
   172ec:	ldr	fp, [pc, #840]	; 1763c <__printf_chk@plt+0x66e8>
   172f0:	ldr	sl, [pc, #840]	; 17640 <__printf_chk@plt+0x66ec>
   172f4:	mov	r5, r8
   172f8:	b	1731c <__printf_chk@plt+0x63c8>
   172fc:	mov	r1, r2
   17300:	ldr	r0, [pc, #828]	; 17644 <__printf_chk@plt+0x66f0>
   17304:	bl	1f770 <__printf_chk@plt+0xe81c>
   17308:	ldr	r3, [r4, #24]
   1730c:	add	r5, r5, #1
   17310:	cmp	r3, r5
   17314:	ble	17394 <__printf_chk@plt+0x6440>
   17318:	ldr	r9, [r4, #20]
   1731c:	ldr	r3, [r9, r5, lsl #2]
   17320:	mov	r0, r3
   17324:	ldr	r3, [r3]
   17328:	ldr	r3, [r3, #32]
   1732c:	blx	r3
   17330:	mov	r1, r7
   17334:	cmp	r0, #0
   17338:	bne	17308 <__printf_chk@plt+0x63b4>
   1733c:	ldr	r3, [r4, #20]
   17340:	ldr	r3, [r3, r5, lsl #2]
   17344:	mov	r0, r3
   17348:	ldr	r3, [r3]
   1734c:	ldr	r3, [r3, #12]
   17350:	blx	r3
   17354:	subs	r9, r0, #0
   17358:	beq	17308 <__printf_chk@plt+0x63b4>
   1735c:	cmp	r8, #0
   17360:	mov	r1, r5
   17364:	mov	r0, r4
   17368:	ldr	r2, [pc, #720]	; 17640 <__printf_chk@plt+0x66ec>
   1736c:	mov	r3, sl
   17370:	bne	172fc <__printf_chk@plt+0x63a8>
   17374:	bl	16f48 <__printf_chk@plt+0x5ff4>
   17378:	mov	r0, fp
   1737c:	bl	10d80 <puts@plt>
   17380:	ldr	r3, [r4, #24]
   17384:	add	r5, r5, #1
   17388:	cmp	r3, r5
   1738c:	mov	r8, r9
   17390:	bgt	17318 <__printf_chk@plt+0x63c4>
   17394:	mov	r3, r6
   17398:	ldr	r2, [r4, #8]
   1739c:	ldr	r1, [pc, #676]	; 17648 <__printf_chk@plt+0x66f4>
   173a0:	mov	r0, #1
   173a4:	bl	10f54 <__printf_chk@plt>
   173a8:	ldr	r3, [r4, #24]
   173ac:	cmp	r3, #0
   173b0:	movgt	r5, #0
   173b4:	ldrgt	r6, [pc, #656]	; 1764c <__printf_chk@plt+0x66f8>
   173b8:	bgt	173d0 <__printf_chk@plt+0x647c>
   173bc:	b	17418 <__printf_chk@plt+0x64c4>
   173c0:	ldr	r3, [r4, #24]
   173c4:	add	r5, r5, #1
   173c8:	cmp	r3, r5
   173cc:	ble	17418 <__printf_chk@plt+0x64c4>
   173d0:	ldr	r3, [r4, #20]
   173d4:	ldr	r3, [r3, r5, lsl #2]
   173d8:	mov	r0, r3
   173dc:	ldr	r3, [r3]
   173e0:	ldr	r3, [r3, #32]
   173e4:	blx	r3
   173e8:	cmp	r0, #0
   173ec:	bne	173c0 <__printf_chk@plt+0x646c>
   173f0:	ldr	r3, [r4, #20]
   173f4:	mov	r1, r6
   173f8:	mov	r0, #1
   173fc:	ldr	r3, [r3, r5, lsl #2]
   17400:	add	r5, r5, #1
   17404:	ldr	r2, [r3, #8]
   17408:	bl	10f54 <__printf_chk@plt>
   1740c:	ldr	r3, [r4, #24]
   17410:	cmp	r3, r5
   17414:	bgt	173d0 <__printf_chk@plt+0x647c>
   17418:	mov	r0, #10
   1741c:	bl	10d8c <putchar@plt>
   17420:	ldr	r2, [r4, #8]
   17424:	ldr	r1, [pc, #548]	; 17650 <__printf_chk@plt+0x66fc>
   17428:	mov	r0, #1
   1742c:	bl	10f54 <__printf_chk@plt>
   17430:	ldr	r3, [r4, #24]
   17434:	cmp	r3, #0
   17438:	ble	174a0 <__printf_chk@plt+0x654c>
   1743c:	mov	r5, #0
   17440:	ldr	r6, [pc, #524]	; 17654 <__printf_chk@plt+0x6700>
   17444:	b	17458 <__printf_chk@plt+0x6504>
   17448:	ldr	r3, [r4, #24]
   1744c:	add	r5, r5, #1
   17450:	cmp	r3, r5
   17454:	ble	174a0 <__printf_chk@plt+0x654c>
   17458:	ldr	r3, [r4, #20]
   1745c:	ldr	r3, [r3, r5, lsl #2]
   17460:	mov	r0, r3
   17464:	ldr	r3, [r3]
   17468:	ldr	r3, [r3, #32]
   1746c:	blx	r3
   17470:	cmp	r0, #0
   17474:	bne	17448 <__printf_chk@plt+0x64f4>
   17478:	ldr	r3, [r4, #20]
   1747c:	mov	r1, r6
   17480:	mov	r0, #1
   17484:	ldr	r3, [r3, r5, lsl #2]
   17488:	add	r5, r5, #1
   1748c:	ldr	r2, [r3, #8]
   17490:	bl	10f54 <__printf_chk@plt>
   17494:	ldr	r3, [r4, #24]
   17498:	cmp	r3, r5
   1749c:	bgt	17458 <__printf_chk@plt+0x6504>
   174a0:	mov	r0, #10
   174a4:	bl	10d8c <putchar@plt>
   174a8:	ldr	r2, [r4, #8]
   174ac:	ldr	r1, [pc, #420]	; 17658 <__printf_chk@plt+0x6704>
   174b0:	mov	r0, #1
   174b4:	bl	10f54 <__printf_chk@plt>
   174b8:	ldr	r3, [r4, #24]
   174bc:	cmp	r3, #0
   174c0:	ble	17528 <__printf_chk@plt+0x65d4>
   174c4:	mov	r5, #0
   174c8:	ldr	r6, [pc, #396]	; 1765c <__printf_chk@plt+0x6708>
   174cc:	b	174e0 <__printf_chk@plt+0x658c>
   174d0:	ldr	r3, [r4, #24]
   174d4:	add	r5, r5, #1
   174d8:	cmp	r3, r5
   174dc:	ble	17528 <__printf_chk@plt+0x65d4>
   174e0:	ldr	r3, [r4, #20]
   174e4:	ldr	r3, [r3, r5, lsl #2]
   174e8:	mov	r0, r3
   174ec:	ldr	r3, [r3]
   174f0:	ldr	r3, [r3, #32]
   174f4:	blx	r3
   174f8:	cmp	r0, #0
   174fc:	bne	174d0 <__printf_chk@plt+0x657c>
   17500:	ldr	r3, [r4, #20]
   17504:	mov	r1, r6
   17508:	mov	r0, #1
   1750c:	ldr	r3, [r3, r5, lsl #2]
   17510:	add	r5, r5, #1
   17514:	ldr	r2, [r3, #8]
   17518:	bl	10f54 <__printf_chk@plt>
   1751c:	ldr	r3, [r4, #24]
   17520:	cmp	r3, r5
   17524:	bgt	174e0 <__printf_chk@plt+0x658c>
   17528:	mov	r0, #10
   1752c:	bl	10d8c <putchar@plt>
   17530:	ldr	r3, [r4, #24]
   17534:	cmp	r3, #0
   17538:	ble	1757c <__printf_chk@plt+0x6628>
   1753c:	mov	r5, #0
   17540:	b	1754c <__printf_chk@plt+0x65f8>
   17544:	cmp	r0, #0
   17548:	bne	17584 <__printf_chk@plt+0x6630>
   1754c:	ldr	r3, [r4, #20]
   17550:	ldr	r3, [r3, r5, lsl #2]
   17554:	add	r5, r5, #1
   17558:	mov	r0, r3
   1755c:	ldr	r3, [r3]
   17560:	ldr	r3, [r3, #32]
   17564:	blx	r3
   17568:	ldr	r3, [r4, #24]
   1756c:	cmp	r3, r5
   17570:	bgt	17544 <__printf_chk@plt+0x65f0>
   17574:	cmp	r0, #0
   17578:	bne	17584 <__printf_chk@plt+0x6630>
   1757c:	mov	r0, r8
   17580:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17584:	ldr	r2, [r4, #8]
   17588:	ldr	r1, [pc, #208]	; 17660 <__printf_chk@plt+0x670c>
   1758c:	mov	r0, #1
   17590:	bl	10f54 <__printf_chk@plt>
   17594:	ldr	r3, [r4, #24]
   17598:	cmp	r3, #0
   1759c:	movgt	r5, #0
   175a0:	ble	175ec <__printf_chk@plt+0x6698>
   175a4:	ldr	r3, [r4, #20]
   175a8:	ldr	r3, [r3, r5, lsl #2]
   175ac:	mov	r0, r3
   175b0:	ldr	r3, [r3]
   175b4:	ldr	r3, [r3, #32]
   175b8:	blx	r3
   175bc:	cmp	r0, #0
   175c0:	beq	175dc <__printf_chk@plt+0x6688>
   175c4:	ldr	r3, [r4, #20]
   175c8:	ldr	r3, [r3, r5, lsl #2]
   175cc:	mov	r0, r3
   175d0:	ldr	r3, [r3]
   175d4:	ldr	r3, [r3, #24]
   175d8:	blx	r3
   175dc:	ldr	r3, [r4, #24]
   175e0:	add	r5, r5, #1
   175e4:	cmp	r3, r5
   175e8:	bgt	175a4 <__printf_chk@plt+0x6650>
   175ec:	ldr	r0, [pc, #112]	; 17664 <__printf_chk@plt+0x6710>
   175f0:	bl	10d80 <puts@plt>
   175f4:	ldr	r3, [r4, #8]
   175f8:	ldr	r1, [pc, #104]	; 17668 <__printf_chk@plt+0x6714>
   175fc:	mov	r2, r3
   17600:	mov	r0, #1
   17604:	bl	10f54 <__printf_chk@plt>
   17608:	ldr	r3, [r4, #8]
   1760c:	ldr	r1, [pc, #88]	; 1766c <__printf_chk@plt+0x6718>
   17610:	mov	r2, r3
   17614:	mov	r0, #1
   17618:	bl	10f54 <__printf_chk@plt>
   1761c:	mov	r0, r8
   17620:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17624:	movne	r6, #0
   17628:	movne	r8, r6
   1762c:	bne	17394 <__printf_chk@plt+0x6440>
   17630:	ldr	r9, [r4, #20]
   17634:	mov	r6, #0
   17638:	b	172e8 <__printf_chk@plt+0x6394>
   1763c:	andeq	r6, r2, r8, lsl #5
   17640:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   17644:	andeq	r6, r2, r8, lsl #1
   17648:	andeq	r6, r2, r0, lsr #5
   1764c:	andeq	r6, r2, r4, ror #4
   17650:			; <UNDEFINED> instruction: 0x000262b0
   17654:	andeq	r6, r2, r8, asr #5
   17658:			; <UNDEFINED> instruction: 0x000262bc
   1765c:	ldrdeq	r6, [r2], -r4
   17660:	andeq	r6, r2, r0, ror #5
   17664:			; <UNDEFINED> instruction: 0x000263b8
   17668:	strdeq	r6, [r2], -r4
   1766c:	andeq	r6, r2, r0, lsl r3
   17670:	ldr	r3, [pc, #40]	; 176a0 <__printf_chk@plt+0x674c>
   17674:	push	{r4, lr}
   17678:	mov	r4, r0
   1767c:	str	r3, [r0], #16
   17680:	bl	15e88 <__printf_chk@plt+0x4f34>
   17684:	mov	r0, r4
   17688:	bl	159b8 <__printf_chk@plt+0x4a64>
   1768c:	mov	r0, r4
   17690:	pop	{r4, pc}
   17694:	mov	r0, r4
   17698:	bl	159b8 <__printf_chk@plt+0x4a64>
   1769c:	bl	10dec <__cxa_end_cleanup@plt>
   176a0:	andeq	r6, r2, r0, lsl #4
   176a4:	ldr	r3, [pc, #60]	; 176e8 <__printf_chk@plt+0x6794>
   176a8:	push	{r4, lr}
   176ac:	mov	r4, r0
   176b0:	str	r3, [r0], #16
   176b4:	bl	15e88 <__printf_chk@plt+0x4f34>
   176b8:	mov	r0, r4
   176bc:	bl	159b8 <__printf_chk@plt+0x4a64>
   176c0:	mov	r0, r4
   176c4:	bl	20ab0 <_ZdlPv@@Base>
   176c8:	mov	r0, r4
   176cc:	pop	{r4, pc}
   176d0:	mov	r0, r4
   176d4:	bl	159b8 <__printf_chk@plt+0x4a64>
   176d8:	mov	r0, r4
   176dc:	bl	20ab0 <_ZdlPv@@Base>
   176e0:	bl	10dec <__cxa_end_cleanup@plt>
   176e4:	b	176d8 <__printf_chk@plt+0x6784>
   176e8:	andeq	r6, r2, r0, lsl #4
   176ec:	ldr	r3, [r0, #16]
   176f0:	push	{r4, r5, r6, lr}
   176f4:	mov	r5, r0
   176f8:	mov	r0, r3
   176fc:	ldr	r3, [r3]
   17700:	add	r4, r1, #1
   17704:	mov	r1, r4
   17708:	ldr	r3, [r3, #56]	; 0x38
   1770c:	blx	r3
   17710:	ldr	r3, [r5, #20]
   17714:	mov	r1, r4
   17718:	mov	r0, r3
   1771c:	ldr	r3, [r3]
   17720:	pop	{r4, r5, r6, lr}
   17724:	ldr	r3, [r3, #56]	; 0x38
   17728:	bx	r3
   1772c:	push	{r4, lr}
   17730:	mov	r4, r0
   17734:	ldr	r0, [r0, #16]
   17738:	ldr	r3, [pc, #72]	; 17788 <__printf_chk@plt+0x6834>
   1773c:	cmp	r0, #0
   17740:	str	r3, [r4]
   17744:	beq	17754 <__printf_chk@plt+0x6800>
   17748:	ldr	r3, [r0]
   1774c:	ldr	r3, [r3, #8]
   17750:	blx	r3
   17754:	ldr	r0, [r4, #20]
   17758:	cmp	r0, #0
   1775c:	beq	1776c <__printf_chk@plt+0x6818>
   17760:	ldr	r3, [r0]
   17764:	ldr	r3, [r3, #8]
   17768:	blx	r3
   1776c:	mov	r0, r4
   17770:	bl	159b8 <__printf_chk@plt+0x4a64>
   17774:	mov	r0, r4
   17778:	pop	{r4, pc}
   1777c:	mov	r0, r4
   17780:	bl	159b8 <__printf_chk@plt+0x4a64>
   17784:	bl	10dec <__cxa_end_cleanup@plt>
   17788:	andeq	r6, r2, r8, lsr r3
   1778c:	push	{r4, lr}
   17790:	mov	r4, r0
   17794:	bl	1772c <__printf_chk@plt+0x67d8>
   17798:	mov	r0, r4
   1779c:	bl	20ab0 <_ZdlPv@@Base>
   177a0:	mov	r0, r4
   177a4:	pop	{r4, pc}
   177a8:	mov	r0, r4
   177ac:	bl	20ab0 <_ZdlPv@@Base>
   177b0:	bl	10dec <__cxa_end_cleanup@plt>
   177b4:	ldr	r3, [r0, #12]
   177b8:	push	{r4, r5, r6, r7, r8, lr}
   177bc:	cmp	r3, #0
   177c0:	sub	sp, sp, #16
   177c4:	mov	r4, r0
   177c8:	mov	r5, r1
   177cc:	bne	179f0 <__printf_chk@plt+0x6a9c>
   177d0:	ldr	r3, [r4, #16]
   177d4:	mov	r1, r5
   177d8:	mov	r0, r3
   177dc:	ldr	r3, [r3]
   177e0:	ldr	r3, [r3, #12]
   177e4:	blx	r3
   177e8:	subs	r8, r0, #0
   177ec:	beq	17858 <__printf_chk@plt+0x6904>
   177f0:	ldr	r7, [r4, #20]
   177f4:	ldr	r2, [r4, #16]
   177f8:	mov	r0, r5
   177fc:	ldr	r3, [r7]
   17800:	ldr	r6, [r2, #8]
   17804:	ldr	r5, [r3, #12]
   17808:	bl	155dc <__printf_chk@plt+0x4688>
   1780c:	mov	r1, r0
   17810:	mov	r0, r7
   17814:	blx	r5
   17818:	subs	r5, r0, #0
   1781c:	beq	1787c <__printf_chk@plt+0x6928>
   17820:	ldr	r3, [pc, #568]	; 17a60 <__printf_chk@plt+0x6b0c>
   17824:	ldr	r0, [pc, #568]	; 17a64 <__printf_chk@plt+0x6b10>
   17828:	mov	r2, r3
   1782c:	mov	r1, r3
   17830:	bl	1f770 <__printf_chk@plt+0xe81c>
   17834:	ldrd	r2, [r4, #8]
   17838:	mov	r5, r8
   1783c:	cmp	r3, #0
   17840:	beq	17890 <__printf_chk@plt+0x693c>
   17844:	ldr	r1, [pc, #540]	; 17a68 <__printf_chk@plt+0x6b14>
   17848:	mov	r0, #1
   1784c:	bl	10f54 <__printf_chk@plt>
   17850:	ldr	r2, [r4, #8]
   17854:	b	17890 <__printf_chk@plt+0x693c>
   17858:	ldr	r6, [r4, #20]
   1785c:	mov	r0, r5
   17860:	ldr	r3, [r6]
   17864:	ldr	r5, [r3, #12]
   17868:	bl	155dc <__printf_chk@plt+0x4688>
   1786c:	mov	r1, r0
   17870:	mov	r0, r6
   17874:	blx	r5
   17878:	mov	r5, r0
   1787c:	ldr	r3, [r4, #20]
   17880:	ldr	r6, [r3, #8]
   17884:	ldrd	r2, [r4, #8]
   17888:	cmp	r3, #0
   1788c:	bne	17844 <__printf_chk@plt+0x68f0>
   17890:	ldr	r1, [r4, #20]
   17894:	ldr	r3, [r4, #16]
   17898:	mov	r0, #1
   1789c:	ldr	r1, [r1, #8]
   178a0:	ldr	r3, [r3, #8]
   178a4:	str	r1, [sp]
   178a8:	ldr	r1, [pc, #444]	; 17a6c <__printf_chk@plt+0x6b18>
   178ac:	bl	10f54 <__printf_chk@plt>
   178b0:	ldr	r3, [pc, #440]	; 17a70 <__printf_chk@plt+0x6b1c>
   178b4:	ldr	r3, [r3]
   178b8:	cmp	r3, #0
   178bc:	beq	17a44 <__printf_chk@plt+0x6af0>
   178c0:	ldr	r2, [pc, #428]	; 17a74 <__printf_chk@plt+0x6b20>
   178c4:	ldr	r3, [pc, #428]	; 17a78 <__printf_chk@plt+0x6b24>
   178c8:	mov	r0, #1
   178cc:	ldr	r2, [r2]
   178d0:	ldr	r3, [r3]
   178d4:	ldr	r1, [pc, #416]	; 17a7c <__printf_chk@plt+0x6b28>
   178d8:	add	r2, r2, r3
   178dc:	ldr	r7, [pc, #412]	; 17a80 <__printf_chk@plt+0x6b2c>
   178e0:	lsl	r2, r2, r0
   178e4:	bl	10f54 <__printf_chk@plt>
   178e8:	ldrd	r2, [r4, #8]
   178ec:	ldr	r1, [pc, #400]	; 17a84 <__printf_chk@plt+0x6b30>
   178f0:	mov	r0, #1
   178f4:	cmp	r3, #0
   178f8:	ldr	r8, [pc, #392]	; 17a88 <__printf_chk@plt+0x6b34>
   178fc:	ldrne	r3, [pc, #392]	; 17a8c <__printf_chk@plt+0x6b38>
   17900:	ldreq	r3, [pc, #392]	; 17a90 <__printf_chk@plt+0x6b3c>
   17904:	ldr	r3, [r3]
   17908:	bl	10f54 <__printf_chk@plt>
   1790c:	ldrd	r2, [r4, #8]
   17910:	ldr	r1, [pc, #380]	; 17a94 <__printf_chk@plt+0x6b40>
   17914:	mov	r0, #1
   17918:	cmp	r3, #0
   1791c:	ldrne	r3, [pc, #372]	; 17a98 <__printf_chk@plt+0x6b44>
   17920:	ldreq	r3, [pc, #372]	; 17a9c <__printf_chk@plt+0x6b48>
   17924:	ldr	r3, [r3]
   17928:	bl	10f54 <__printf_chk@plt>
   1792c:	ldr	r1, [r7]
   17930:	ldr	r2, [r4, #12]
   17934:	ldr	r3, [r4, #16]
   17938:	cmp	r2, #0
   1793c:	ldr	r0, [r8]
   17940:	addeq	ip, r1, r1, lsl #1
   17944:	movne	ip, r1
   17948:	ldr	r2, [r4, #8]
   1794c:	ldr	r3, [r3, #8]
   17950:	str	r2, [sp]
   17954:	stmib	sp, {r0, r1, ip}
   17958:	mov	r0, #1
   1795c:	ldr	r1, [pc, #316]	; 17aa0 <__printf_chk@plt+0x6b4c>
   17960:	bl	10f54 <__printf_chk@plt>
   17964:	ldr	r1, [r7]
   17968:	ldr	r2, [r4, #12]
   1796c:	ldr	r3, [r4, #20]
   17970:	cmp	r2, #0
   17974:	ldr	r0, [r8]
   17978:	addeq	ip, r1, r1, lsl #1
   1797c:	movne	ip, r1
   17980:	ldr	r2, [r4, #8]
   17984:	ldr	r3, [r3, #8]
   17988:	str	r2, [sp]
   1798c:	stmib	sp, {r0, r1, ip}
   17990:	mov	r0, #1
   17994:	ldr	r1, [pc, #264]	; 17aa4 <__printf_chk@plt+0x6b50>
   17998:	bl	10f54 <__printf_chk@plt>
   1799c:	ldr	r2, [r4, #16]
   179a0:	ldr	r3, [r4, #8]
   179a4:	ldr	r1, [pc, #252]	; 17aa8 <__printf_chk@plt+0x6b54>
   179a8:	ldr	r2, [r2, #8]
   179ac:	mov	r0, #1
   179b0:	str	r2, [sp]
   179b4:	mov	r2, r3
   179b8:	bl	10f54 <__printf_chk@plt>
   179bc:	ldr	r2, [r4, #20]
   179c0:	ldr	r3, [r4, #8]
   179c4:	ldr	r1, [pc, #224]	; 17aac <__printf_chk@plt+0x6b58>
   179c8:	ldr	r2, [r2, #8]
   179cc:	mov	r0, #1
   179d0:	str	r2, [sp]
   179d4:	mov	r2, r3
   179d8:	bl	10f54 <__printf_chk@plt>
   179dc:	cmp	r5, #0
   179e0:	bne	17a24 <__printf_chk@plt+0x6ad0>
   179e4:	mov	r0, r5
   179e8:	add	sp, sp, #16
   179ec:	pop	{r4, r5, r6, r7, r8, pc}
   179f0:	mov	r0, r1
   179f4:	bl	155d0 <__printf_chk@plt+0x467c>
   179f8:	ldr	r2, [r4, #8]
   179fc:	ldr	r1, [pc, #172]	; 17ab0 <__printf_chk@plt+0x6b5c>
   17a00:	mov	r5, r0
   17a04:	mov	r0, #1
   17a08:	bl	10f54 <__printf_chk@plt>
   17a0c:	bl	15938 <__printf_chk@plt+0x49e4>
   17a10:	ldr	r2, [r4, #8]
   17a14:	ldr	r1, [pc, #152]	; 17ab4 <__printf_chk@plt+0x6b60>
   17a18:	mov	r0, #1
   17a1c:	bl	10f54 <__printf_chk@plt>
   17a20:	b	177d0 <__printf_chk@plt+0x687c>
   17a24:	mov	r3, r6
   17a28:	ldr	r2, [r4, #8]
   17a2c:	ldr	r1, [pc, #132]	; 17ab8 <__printf_chk@plt+0x6b64>
   17a30:	mov	r0, #1
   17a34:	bl	10f54 <__printf_chk@plt>
   17a38:	mov	r0, r5
   17a3c:	add	sp, sp, #16
   17a40:	pop	{r4, r5, r6, r7, r8, pc}
   17a44:	ldr	r3, [pc, #112]	; 17abc <__printf_chk@plt+0x6b68>
   17a48:	mov	r2, #16
   17a4c:	mov	r1, #1
   17a50:	ldr	r3, [r3]
   17a54:	ldr	r0, [pc, #100]	; 17ac0 <__printf_chk@plt+0x6b6c>
   17a58:	bl	10e40 <fwrite@plt>
   17a5c:	b	178c0 <__printf_chk@plt+0x696c>
   17a60:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   17a64:	andeq	r6, r2, r8, lsl #1
   17a68:	andeq	r6, r2, r4, lsr #1
   17a6c:	andeq	r6, r2, ip, lsl #7
   17a70:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   17a74:	andeq	ip, r3, r4, asr #3
   17a78:	andeq	lr, r3, ip, ror pc
   17a7c:	andeq	r6, r2, r0, asr #7
   17a80:	muleq	r3, r8, r1
   17a84:	andeq	r6, r2, r8, asr #7
   17a88:	andeq	ip, r3, r8, lsr #3
   17a8c:			; <UNDEFINED> instruction: 0x0003c1b4
   17a90:			; <UNDEFINED> instruction: 0x0003c1b8
   17a94:	ldrdeq	r6, [r2], -r8
   17a98:	andeq	ip, r3, ip, lsr #3
   17a9c:			; <UNDEFINED> instruction: 0x0003c1b0
   17aa0:	andeq	r6, r2, r8, ror #7
   17aa4:	andeq	r6, r2, ip, lsl r4
   17aa8:	andeq	r6, r2, r0, asr r4
   17aac:	andeq	r6, r2, ip, ror #8
   17ab0:	andeq	r6, r2, r0, rrx
   17ab4:	andeq	r6, r2, r4, ror r0
   17ab8:	andeq	r6, r2, r8, lsl #9
   17abc:	andeq	ip, r3, ip, asr #29
   17ac0:	andeq	r6, r2, ip, lsr #7
   17ac4:	push	{r4, r5, r6, lr}
   17ac8:	mov	r5, r0
   17acc:	ldr	r4, [pc, #88]	; 17b2c <__printf_chk@plt+0x6bd8>
   17ad0:	ldr	r1, [pc, #88]	; 17b30 <__printf_chk@plt+0x6bdc>
   17ad4:	ldr	r0, [r4]
   17ad8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   17adc:	ldr	r3, [r5, #16]
   17ae0:	mov	r0, r3
   17ae4:	ldr	r3, [r3]
   17ae8:	ldr	r3, [r3]
   17aec:	blx	r3
   17af0:	ldr	r3, [r5, #12]
   17af4:	ldr	r0, [r4]
   17af8:	cmp	r3, #0
   17afc:	ldrne	r1, [pc, #48]	; 17b34 <__printf_chk@plt+0x6be0>
   17b00:	ldreq	r1, [pc, #48]	; 17b38 <__printf_chk@plt+0x6be4>
   17b04:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   17b08:	ldr	r3, [r5, #20]
   17b0c:	mov	r0, r3
   17b10:	ldr	r3, [r3]
   17b14:	ldr	r3, [r3]
   17b18:	blx	r3
   17b1c:	ldr	r0, [r4]
   17b20:	ldr	r1, [pc, #20]	; 17b3c <__printf_chk@plt+0x6be8>
   17b24:	pop	{r4, r5, r6, lr}
   17b28:	b	21cd8 <_ZdlPv@@Base+0x1228>
   17b2c:	andeq	ip, r3, r8, asr #29
   17b30:	andeq	r8, r2, ip, asr #3
   17b34:	andeq	r6, r2, ip, lsr #9
   17b38:			; <UNDEFINED> instruction: 0x000264bc
   17b3c:	andeq	r4, r2, r0, ror #18
   17b40:	ldr	r3, [pc, #496]	; 17d38 <__printf_chk@plt+0x6de4>
   17b44:	push	{r4, r5, r6, r7, r8, lr}
   17b48:	mov	r4, r0
   17b4c:	ldr	r5, [r3]
   17b50:	cmp	r5, #0
   17b54:	bne	17cc4 <__printf_chk@plt+0x6d70>
   17b58:	ldr	r3, [r0, #12]
   17b5c:	cmp	r3, #0
   17b60:	bne	17d10 <__printf_chk@plt+0x6dbc>
   17b64:	ldr	r1, [pc, #464]	; 17d3c <__printf_chk@plt+0x6de8>
   17b68:	mov	r0, #1
   17b6c:	bl	10f54 <__printf_chk@plt>
   17b70:	ldr	r2, [r4, #8]
   17b74:	ldr	r1, [pc, #452]	; 17d40 <__printf_chk@plt+0x6dec>
   17b78:	mov	r0, #1
   17b7c:	bl	10f54 <__printf_chk@plt>
   17b80:	ldr	r3, [r4, #16]
   17b84:	ldr	r2, [r4, #8]
   17b88:	ldr	r1, [pc, #436]	; 17d44 <__printf_chk@plt+0x6df0>
   17b8c:	ldr	r3, [r3, #8]
   17b90:	mov	r0, #1
   17b94:	bl	10f54 <__printf_chk@plt>
   17b98:	ldr	r3, [r4, #16]
   17b9c:	mov	r0, r3
   17ba0:	ldr	r3, [r3]
   17ba4:	ldr	r3, [r3, #24]
   17ba8:	blx	r3
   17bac:	ldr	r1, [pc, #404]	; 17d48 <__printf_chk@plt+0x6df4>
   17bb0:	mov	r0, #1
   17bb4:	bl	10f54 <__printf_chk@plt>
   17bb8:	ldr	r1, [pc, #380]	; 17d3c <__printf_chk@plt+0x6de8>
   17bbc:	mov	r0, #1
   17bc0:	bl	10f54 <__printf_chk@plt>
   17bc4:	ldr	r2, [r4, #8]
   17bc8:	ldr	r1, [pc, #380]	; 17d4c <__printf_chk@plt+0x6df8>
   17bcc:	mov	r0, #1
   17bd0:	bl	10f54 <__printf_chk@plt>
   17bd4:	ldr	r3, [r4, #20]
   17bd8:	ldr	r2, [r4, #8]
   17bdc:	ldr	r1, [pc, #352]	; 17d44 <__printf_chk@plt+0x6df0>
   17be0:	ldr	r3, [r3, #8]
   17be4:	mov	r0, #1
   17be8:	bl	10f54 <__printf_chk@plt>
   17bec:	ldr	r3, [r4, #20]
   17bf0:	mov	r0, r3
   17bf4:	ldr	r3, [r3]
   17bf8:	ldr	r3, [r3, #24]
   17bfc:	blx	r3
   17c00:	ldr	r1, [pc, #320]	; 17d48 <__printf_chk@plt+0x6df4>
   17c04:	mov	r0, #1
   17c08:	bl	10f54 <__printf_chk@plt>
   17c0c:	ldr	r3, [r4, #12]
   17c10:	cmp	r3, #0
   17c14:	bne	17d24 <__printf_chk@plt+0x6dd0>
   17c18:	ldr	r5, [pc, #304]	; 17d50 <__printf_chk@plt+0x6dfc>
   17c1c:	ldr	r6, [pc, #304]	; 17d54 <__printf_chk@plt+0x6e00>
   17c20:	ldr	r8, [pc, #304]	; 17d58 <__printf_chk@plt+0x6e04>
   17c24:	ldr	r2, [r5]
   17c28:	ldr	r1, [pc, #300]	; 17d5c <__printf_chk@plt+0x6e08>
   17c2c:	mov	r0, #1
   17c30:	bl	10f54 <__printf_chk@plt>
   17c34:	ldr	r2, [r6]
   17c38:	ldr	r1, [pc, #288]	; 17d60 <__printf_chk@plt+0x6e0c>
   17c3c:	mov	r0, #1
   17c40:	bl	10f54 <__printf_chk@plt>
   17c44:	ldr	r7, [pc, #280]	; 17d64 <__printf_chk@plt+0x6e10>
   17c48:	ldr	r0, [r8]
   17c4c:	ldr	r2, [pc, #276]	; 17d68 <__printf_chk@plt+0x6e14>
   17c50:	ldr	r3, [pc, #276]	; 17d6c <__printf_chk@plt+0x6e18>
   17c54:	cmp	r0, #0
   17c58:	movne	r0, r2
   17c5c:	moveq	r0, r3
   17c60:	ldr	r1, [r7]
   17c64:	bl	10f0c <fputs@plt>
   17c68:	ldr	r3, [r5]
   17c6c:	ldr	r2, [r4, #8]
   17c70:	ldr	r1, [pc, #248]	; 17d70 <__printf_chk@plt+0x6e1c>
   17c74:	lsl	r3, r3, #1
   17c78:	mov	r0, #1
   17c7c:	bl	10f54 <__printf_chk@plt>
   17c80:	ldr	r0, [r8]
   17c84:	ldr	r2, [pc, #232]	; 17d74 <__printf_chk@plt+0x6e20>
   17c88:	ldr	r3, [pc, #232]	; 17d78 <__printf_chk@plt+0x6e24>
   17c8c:	cmp	r0, #0
   17c90:	ldr	r1, [r7]
   17c94:	movne	r0, r2
   17c98:	moveq	r0, r3
   17c9c:	bl	10f0c <fputs@plt>
   17ca0:	ldr	r2, [r6]
   17ca4:	ldr	r1, [pc, #208]	; 17d7c <__printf_chk@plt+0x6e28>
   17ca8:	mov	r0, #1
   17cac:	bl	10f54 <__printf_chk@plt>
   17cb0:	ldr	r2, [r5]
   17cb4:	ldr	r1, [pc, #160]	; 17d5c <__printf_chk@plt+0x6e08>
   17cb8:	mov	r0, #1
   17cbc:	pop	{r4, r5, r6, r7, r8, lr}
   17cc0:	b	10f54 <__printf_chk@plt>
   17cc4:	cmp	r5, #1
   17cc8:	popne	{r4, r5, r6, r7, r8, pc}
   17ccc:	ldr	r1, [pc, #172]	; 17d80 <__printf_chk@plt+0x6e2c>
   17cd0:	mov	r0, r5
   17cd4:	bl	10f54 <__printf_chk@plt>
   17cd8:	ldr	r3, [r4, #16]
   17cdc:	mov	r0, r3
   17ce0:	ldr	r3, [r3]
   17ce4:	ldr	r3, [r3, #24]
   17ce8:	blx	r3
   17cec:	ldr	r3, [r4, #20]
   17cf0:	mov	r0, r3
   17cf4:	ldr	r3, [r3]
   17cf8:	ldr	r3, [r3, #24]
   17cfc:	blx	r3
   17d00:	mov	r0, r5
   17d04:	ldr	r1, [pc, #120]	; 17d84 <__printf_chk@plt+0x6e30>
   17d08:	pop	{r4, r5, r6, r7, r8, lr}
   17d0c:	b	10f54 <__printf_chk@plt>
   17d10:	ldr	r2, [r0, #8]
   17d14:	ldr	r1, [pc, #108]	; 17d88 <__printf_chk@plt+0x6e34>
   17d18:	mov	r0, #1
   17d1c:	bl	10f54 <__printf_chk@plt>
   17d20:	b	17b64 <__printf_chk@plt+0x6c10>
   17d24:	ldr	r2, [r4, #8]
   17d28:	ldr	r1, [pc, #92]	; 17d8c <__printf_chk@plt+0x6e38>
   17d2c:	mov	r0, #1
   17d30:	bl	10f54 <__printf_chk@plt>
   17d34:	b	17c18 <__printf_chk@plt+0x6cc4>
   17d38:	ldrdeq	ip, [r3], -r4
   17d3c:	andeq	r5, r2, r4, asr pc
   17d40:	andeq	r5, r2, ip, asr pc
   17d44:	ldrdeq	r6, [r2], -r8
   17d48:			; <UNDEFINED> instruction: 0x000263b8
   17d4c:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   17d50:	andeq	ip, r3, r4, asr #3
   17d54:	andeq	ip, r3, r8, lsr #3
   17d58:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   17d5c:	muleq	r2, r0, r8
   17d60:	strdeq	r6, [r2], -r4
   17d64:	andeq	ip, r3, ip, asr #29
   17d68:	andeq	r6, r2, r8, asr #9
   17d6c:	ldrdeq	r6, [r2], -r0
   17d70:	andeq	r6, r2, r0, lsl #10
   17d74:	ldrdeq	r6, [r2], -r4
   17d78:			; <UNDEFINED> instruction: 0x000282b8
   17d7c:	andeq	r6, r2, r0, lsl r5
   17d80:	andeq	r6, r2, r8, lsl r5
   17d84:	andeq	r6, r2, r0, lsr #10
   17d88:	andeq	r5, r2, r4, asr #30
   17d8c:	ldrdeq	r5, [r2], -r4
   17d90:	push	{r4, r5, r6, lr}
   17d94:	mov	r6, r0
   17d98:	mov	r0, #24
   17d9c:	mov	r5, r1
   17da0:	bl	20a60 <_Znwj@@Base>
   17da4:	mov	r4, r0
   17da8:	bl	15984 <__printf_chk@plt+0x4a30>
   17dac:	ldr	r1, [pc, #44]	; 17de0 <__printf_chk@plt+0x6e8c>
   17db0:	mov	r2, #0
   17db4:	mov	r3, #7
   17db8:	str	r6, [r4, #16]
   17dbc:	str	r5, [r4, #20]
   17dc0:	str	r1, [r4]
   17dc4:	str	r2, [r4, #12]
   17dc8:	str	r3, [r4, #4]
   17dcc:	mov	r0, r4
   17dd0:	pop	{r4, r5, r6, pc}
   17dd4:	mov	r0, r4
   17dd8:	bl	20ab0 <_ZdlPv@@Base>
   17ddc:	bl	10dec <__cxa_end_cleanup@plt>
   17de0:	andeq	r6, r2, r8, lsr r3
   17de4:	push	{r4, r5, r6, lr}
   17de8:	mov	r6, r0
   17dec:	mov	r0, #24
   17df0:	mov	r5, r1
   17df4:	bl	20a60 <_Znwj@@Base>
   17df8:	mov	r4, r0
   17dfc:	bl	15984 <__printf_chk@plt+0x4a30>
   17e00:	ldr	r1, [pc, #44]	; 17e34 <__printf_chk@plt+0x6ee0>
   17e04:	mov	r2, #1
   17e08:	mov	r3, #7
   17e0c:	str	r6, [r4, #16]
   17e10:	str	r5, [r4, #20]
   17e14:	str	r1, [r4]
   17e18:	str	r2, [r4, #12]
   17e1c:	str	r3, [r4, #4]
   17e20:	mov	r0, r4
   17e24:	pop	{r4, r5, r6, pc}
   17e28:	mov	r0, r4
   17e2c:	bl	20ab0 <_ZdlPv@@Base>
   17e30:	bl	10dec <__cxa_end_cleanup@plt>
   17e34:	andeq	r6, r2, r8, lsr r3
   17e38:	push	{r4, r5, r6, r7, r8, lr}
   17e3c:	mov	r4, r0
   17e40:	mov	r7, r1
   17e44:	mov	r6, r2
   17e48:	mov	r5, r3
   17e4c:	bl	15984 <__printf_chk@plt+0x4a30>
   17e50:	ldr	ip, [pc, #28]	; 17e74 <__printf_chk@plt+0x6f20>
   17e54:	mov	r0, #7
   17e58:	str	r0, [r4, #4]
   17e5c:	str	r7, [r4, #12]
   17e60:	str	r6, [r4, #16]
   17e64:	str	r5, [r4, #20]
   17e68:	str	ip, [r4]
   17e6c:	mov	r0, r4
   17e70:	pop	{r4, r5, r6, r7, r8, pc}
   17e74:	andeq	r6, r2, r8, lsr r3
   17e78:	tst	r1, #1
   17e7c:	movne	r3, #1
   17e80:	strbne	r3, [r0, #14]
   17e84:	tst	r1, #2
   17e88:	movne	r3, #1
   17e8c:	strbne	r3, [r0, #13]
   17e90:	bx	lr
   17e94:	ldrb	r2, [r0, #12]
   17e98:	ldr	r3, [pc, #20]	; 17eb4 <__printf_chk@plt+0x6f60>
   17e9c:	add	r3, r3, r2, lsl #3
   17ea0:	ldr	r0, [r3, #4]
   17ea4:	sub	r0, r0, #1
   17ea8:	clz	r0, r0
   17eac:	lsr	r0, r0, #5
   17eb0:	bx	lr
   17eb4:	andeq	lr, r3, ip, lsl #31
   17eb8:	mov	r0, #1
   17ebc:	bx	lr
   17ec0:	cmp	r1, #0
   17ec4:	ldrbge	ip, [r0, #12]
   17ec8:	ldrge	r3, [pc, #24]	; 17ee8 <__printf_chk@plt+0x6f94>
   17ecc:	strge	r1, [r3, ip, lsl #3]
   17ed0:	cmp	r2, #0
   17ed4:	ldrbge	r1, [r0, #12]
   17ed8:	ldrge	r3, [pc, #8]	; 17ee8 <__printf_chk@plt+0x6f94>
   17edc:	addge	r3, r3, r1, lsl #3
   17ee0:	strge	r2, [r3, #4]
   17ee4:	bx	lr
   17ee8:	andeq	lr, r3, ip, lsl #31
   17eec:	ldr	r3, [r0, #12]
   17ef0:	push	{r4, lr}
   17ef4:	mov	r4, r0
   17ef8:	mov	r0, r3
   17efc:	ldr	r3, [r3]
   17f00:	ldr	r3, [r3, #24]
   17f04:	blx	r3
   17f08:	ldr	r3, [r4, #16]
   17f0c:	pop	{r4, lr}
   17f10:	mov	r0, r3
   17f14:	ldr	r3, [r3]
   17f18:	ldr	r3, [r3, #24]
   17f1c:	bx	r3
   17f20:	ldr	r3, [r0, #12]
   17f24:	push	{r4, r5, r6, lr}
   17f28:	mov	r4, r0
   17f2c:	mov	r0, r3
   17f30:	ldr	r3, [r3]
   17f34:	mov	r5, r1
   17f38:	mov	r6, r2
   17f3c:	ldr	r3, [r3, #48]	; 0x30
   17f40:	blx	r3
   17f44:	ldr	r0, [r4, #16]
   17f48:	mov	r2, r6
   17f4c:	mov	r1, r5
   17f50:	ldr	r3, [r0]
   17f54:	pop	{r4, r5, r6, lr}
   17f58:	ldr	r3, [r3, #48]	; 0x30
   17f5c:	bx	r3
   17f60:	ldr	r3, [r0, #4]
   17f64:	push	{r4, r5, r6, lr}
   17f68:	cmp	r3, #0
   17f6c:	mov	r5, r0
   17f70:	beq	17f94 <__printf_chk@plt+0x7040>
   17f74:	mov	r4, #0
   17f78:	ldr	r3, [r5]
   17f7c:	ldr	r0, [r3, r4, lsl #3]
   17f80:	bl	10d38 <free@plt>
   17f84:	ldr	r3, [r5, #4]
   17f88:	add	r4, r4, #1
   17f8c:	cmp	r3, r4
   17f90:	bhi	17f78 <__printf_chk@plt+0x7024>
   17f94:	ldr	r0, [r5]
   17f98:	cmp	r0, #0
   17f9c:	beq	17fa4 <__printf_chk@plt+0x7050>
   17fa0:	bl	10e10 <_ZdaPv@plt>
   17fa4:	mov	r0, r5
   17fa8:	pop	{r4, r5, r6, pc}
   17fac:	ldr	r3, [r0, #12]
   17fb0:	push	{r4, lr}
   17fb4:	mov	r0, r3
   17fb8:	ldr	r3, [r3]
   17fbc:	ldr	r3, [r3]
   17fc0:	blx	r3
   17fc4:	ldr	r3, [pc, #12]	; 17fd8 <__printf_chk@plt+0x7084>
   17fc8:	mov	r0, #39	; 0x27
   17fcc:	pop	{r4, lr}
   17fd0:	ldr	r1, [r3]
   17fd4:	b	10df8 <putc@plt>
   17fd8:	andeq	ip, r3, r8, asr #29
   17fdc:	ldr	r3, [r0, #12]
   17fe0:	push	{r4, r5, r6, lr}
   17fe4:	mov	r4, r0
   17fe8:	mov	r0, r3
   17fec:	ldr	r3, [r3]
   17ff0:	sub	sp, sp, #8
   17ff4:	mov	r6, r1
   17ff8:	ldr	r3, [r3, #12]
   17ffc:	blx	r3
   18000:	ldr	r3, [r4, #16]
   18004:	mov	r1, r6
   18008:	mov	r5, r0
   1800c:	mov	r0, r3
   18010:	ldr	r3, [r3]
   18014:	ldr	r3, [r3, #12]
   18018:	blx	r3
   1801c:	ldr	r1, [r4, #16]
   18020:	ldr	r3, [r4, #12]
   18024:	ldr	r2, [r4, #8]
   18028:	ldr	r1, [r1, #8]
   1802c:	ldr	r3, [r3, #8]
   18030:	mov	r0, #1
   18034:	str	r1, [sp]
   18038:	ldr	r1, [pc, #84]	; 18094 <__printf_chk@plt+0x7140>
   1803c:	bl	10f54 <__printf_chk@plt>
   18040:	ldr	r1, [r4, #16]
   18044:	ldr	r3, [r4, #12]
   18048:	ldr	r2, [r4, #8]
   1804c:	ldr	r1, [r1, #8]
   18050:	ldr	r3, [r3, #8]
   18054:	mov	r0, #1
   18058:	str	r1, [sp]
   1805c:	ldr	r1, [pc, #52]	; 18098 <__printf_chk@plt+0x7144>
   18060:	bl	10f54 <__printf_chk@plt>
   18064:	ldr	r1, [r4, #16]
   18068:	ldr	r3, [r4, #12]
   1806c:	ldr	r2, [r4, #8]
   18070:	ldr	r1, [r1, #8]
   18074:	ldr	r3, [r3, #8]
   18078:	mov	r0, #1
   1807c:	str	r1, [sp]
   18080:	ldr	r1, [pc, #20]	; 1809c <__printf_chk@plt+0x7148>
   18084:	bl	10f54 <__printf_chk@plt>
   18088:	mov	r0, r5
   1808c:	add	sp, sp, #8
   18090:	pop	{r4, r5, r6, pc}
   18094:	andeq	r6, r2, r8, asr #12
   18098:	andeq	r6, r2, r8, ror #12
   1809c:	andeq	r6, r2, r8, lsl #13
   180a0:	ldr	r3, [r0, #12]
   180a4:	push	{r4, lr}
   180a8:	mov	r4, r0
   180ac:	mov	r0, r3
   180b0:	ldr	r3, [r3]
   180b4:	sub	sp, sp, #8
   180b8:	ldr	r3, [r3, #16]
   180bc:	blx	r3
   180c0:	ldr	r1, [r4, #12]
   180c4:	ldr	r3, [r4, #16]
   180c8:	ldr	r2, [r4, #8]
   180cc:	ldr	r1, [r1, #8]
   180d0:	ldr	r3, [r3, #8]
   180d4:	mov	r0, #1
   180d8:	str	r1, [sp]
   180dc:	ldr	r1, [pc, #8]	; 180ec <__printf_chk@plt+0x7198>
   180e0:	bl	10f54 <__printf_chk@plt>
   180e4:	add	sp, sp, #8
   180e8:	pop	{r4, pc}
   180ec:	andeq	r6, r2, r8, lsr #13
   180f0:	ldr	r3, [pc, #440]	; 182b0 <__printf_chk@plt+0x735c>
   180f4:	push	{r4, r5, r6, lr}
   180f8:	mov	r4, r0
   180fc:	ldr	r0, [r3]
   18100:	cmp	r0, #0
   18104:	bne	181a0 <__printf_chk@plt+0x724c>
   18108:	ldrb	r2, [r4, #12]
   1810c:	ldr	r3, [pc, #416]	; 182b4 <__printf_chk@plt+0x7360>
   18110:	add	r3, r3, r2, lsl #3
   18114:	ldr	r6, [r3, #4]
   18118:	cmp	r6, #1
   1811c:	bne	18188 <__printf_chk@plt+0x7234>
   18120:	ldrb	r3, [r4, #14]
   18124:	ldr	r5, [pc, #396]	; 182b8 <__printf_chk@plt+0x7364>
   18128:	cmp	r3, #0
   1812c:	ldr	r3, [r5]
   18130:	beq	1823c <__printf_chk@plt+0x72e8>
   18134:	ldrb	r0, [r4, #12]
   18138:	cmp	r0, #92	; 0x5c
   1813c:	beq	18228 <__printf_chk@plt+0x72d4>
   18140:	mov	r1, r3
   18144:	bl	10df8 <putc@plt>
   18148:	ldrb	r2, [r4, #13]
   1814c:	ldr	r3, [r5]
   18150:	mov	r1, #1
   18154:	cmp	r2, #0
   18158:	mov	r2, #2
   1815c:	ldreq	r0, [pc, #344]	; 182bc <__printf_chk@plt+0x7368>
   18160:	ldrne	r0, [pc, #344]	; 182c0 <__printf_chk@plt+0x736c>
   18164:	bl	10e40 <fwrite@plt>
   18168:	cmp	r6, #1
   1816c:	popeq	{r4, r5, r6, pc}
   18170:	ldr	r3, [r5]
   18174:	mov	r2, #3
   18178:	mov	r1, #1
   1817c:	ldr	r0, [pc, #320]	; 182c4 <__printf_chk@plt+0x7370>
   18180:	pop	{r4, r5, r6, lr}
   18184:	b	10e40 <fwrite@plt>
   18188:	ldr	r3, [pc, #312]	; 182c8 <__printf_chk@plt+0x7374>
   1818c:	ldr	r1, [pc, #312]	; 182cc <__printf_chk@plt+0x7378>
   18190:	mov	r0, #1
   18194:	ldr	r2, [r3]
   18198:	bl	10f54 <__printf_chk@plt>
   1819c:	b	18120 <__printf_chk@plt+0x71cc>
   181a0:	cmp	r0, #1
   181a4:	popne	{r4, r5, r6, pc}
   181a8:	ldrb	r3, [r4, #12]
   181ac:	sub	r2, r3, #48	; 0x30
   181b0:	cmp	r2, #9
   181b4:	bls	18274 <__printf_chk@plt+0x7320>
   181b8:	ldr	r2, [pc, #244]	; 182b4 <__printf_chk@plt+0x7360>
   181bc:	ldr	r3, [r2, r3, lsl #3]
   181c0:	cmp	r3, #0
   181c4:	ldrne	r1, [pc, #260]	; 182d0 <__printf_chk@plt+0x737c>
   181c8:	ldreq	r1, [pc, #260]	; 182d4 <__printf_chk@plt+0x7380>
   181cc:	bl	10f54 <__printf_chk@plt>
   181d0:	ldrb	r0, [r4, #12]
   181d4:	cmp	r0, #60	; 0x3c
   181d8:	beq	18290 <__printf_chk@plt+0x733c>
   181dc:	cmp	r0, #62	; 0x3e
   181e0:	beq	182a0 <__printf_chk@plt+0x734c>
   181e4:	cmp	r0, #38	; 0x26
   181e8:	beq	18280 <__printf_chk@plt+0x732c>
   181ec:	ldr	r3, [pc, #196]	; 182b8 <__printf_chk@plt+0x7364>
   181f0:	ldr	r1, [r3]
   181f4:	bl	10df8 <putc@plt>
   181f8:	ldrb	r3, [r4, #12]
   181fc:	sub	r2, r3, #48	; 0x30
   18200:	cmp	r2, #9
   18204:	bls	18264 <__printf_chk@plt+0x7310>
   18208:	ldr	r2, [pc, #164]	; 182b4 <__printf_chk@plt+0x7360>
   1820c:	ldr	r3, [r2, r3, lsl #3]
   18210:	cmp	r3, #0
   18214:	beq	18254 <__printf_chk@plt+0x7300>
   18218:	ldr	r1, [pc, #184]	; 182d8 <__printf_chk@plt+0x7384>
   1821c:	mov	r0, #1
   18220:	pop	{r4, r5, r6, lr}
   18224:	b	10f54 <__printf_chk@plt>
   18228:	mov	r2, #2
   1822c:	mov	r1, #1
   18230:	ldr	r0, [pc, #164]	; 182dc <__printf_chk@plt+0x7388>
   18234:	bl	10e40 <fwrite@plt>
   18238:	b	18148 <__printf_chk@plt+0x71f4>
   1823c:	mov	r2, #2
   18240:	mov	r1, #1
   18244:	ldr	r0, [pc, #148]	; 182e0 <__printf_chk@plt+0x738c>
   18248:	bl	10e40 <fwrite@plt>
   1824c:	ldr	r3, [r5]
   18250:	b	18134 <__printf_chk@plt+0x71e0>
   18254:	ldr	r1, [pc, #136]	; 182e4 <__printf_chk@plt+0x7390>
   18258:	mov	r0, #1
   1825c:	pop	{r4, r5, r6, lr}
   18260:	b	10f54 <__printf_chk@plt>
   18264:	ldr	r1, [pc, #124]	; 182e8 <__printf_chk@plt+0x7394>
   18268:	mov	r0, #1
   1826c:	pop	{r4, r5, r6, lr}
   18270:	b	10f54 <__printf_chk@plt>
   18274:	ldr	r1, [pc, #112]	; 182ec <__printf_chk@plt+0x7398>
   18278:	bl	10f54 <__printf_chk@plt>
   1827c:	b	181d0 <__printf_chk@plt+0x727c>
   18280:	ldr	r1, [pc, #104]	; 182f0 <__printf_chk@plt+0x739c>
   18284:	mov	r0, #1
   18288:	bl	10f54 <__printf_chk@plt>
   1828c:	b	181f8 <__printf_chk@plt+0x72a4>
   18290:	ldr	r1, [pc, #92]	; 182f4 <__printf_chk@plt+0x73a0>
   18294:	mov	r0, #1
   18298:	bl	10f54 <__printf_chk@plt>
   1829c:	b	181f8 <__printf_chk@plt+0x72a4>
   182a0:	ldr	r1, [pc, #80]	; 182f8 <__printf_chk@plt+0x73a4>
   182a4:	mov	r0, #1
   182a8:	bl	10f54 <__printf_chk@plt>
   182ac:	b	181f8 <__printf_chk@plt+0x72a4>
   182b0:	ldrdeq	ip, [r3], -r4
   182b4:	andeq	lr, r3, ip, lsl #31
   182b8:	andeq	ip, r3, ip, asr #29
   182bc:	ldrdeq	r6, [r2], -r0
   182c0:	ldrdeq	r6, [r2], -r4
   182c4:	ldrdeq	r6, [r2], -r8
   182c8:	andeq	lr, r3, r0, ror pc
   182cc:	andeq	r5, r2, r4, lsr ip
   182d0:	andeq	r6, r2, r4, ror #13
   182d4:	andeq	r6, r2, ip, ror #13
   182d8:	andeq	r8, r2, ip, lsr r3
   182dc:	andeq	r6, r2, ip, asr #13
   182e0:	andeq	r6, r2, r8, asr #13
   182e4:	andeq	r6, r2, r4, lsl r7
   182e8:	andeq	r6, r2, ip, lsl #14
   182ec:	ldrdeq	r6, [r2], -ip
   182f0:	andeq	r6, r2, r4, lsl #14
   182f4:	strdeq	r6, [r2], -r4
   182f8:	strdeq	r6, [r2], -ip
   182fc:	push	{r4, lr}
   18300:	mov	r4, r0
   18304:	ldr	r0, [r0, #12]
   18308:	bl	10d38 <free@plt>
   1830c:	ldr	r3, [pc, #16]	; 18324 <__printf_chk@plt+0x73d0>
   18310:	mov	r0, r4
   18314:	str	r3, [r4]
   18318:	bl	159b8 <__printf_chk@plt+0x4a64>
   1831c:	mov	r0, r4
   18320:	pop	{r4, pc}
   18324:	andeq	r5, r2, r8, lsr #14
   18328:	push	{r4, lr}
   1832c:	mov	r4, r0
   18330:	ldr	r0, [r0, #12]
   18334:	bl	10d38 <free@plt>
   18338:	ldr	r3, [pc, #36]	; 18364 <__printf_chk@plt+0x7410>
   1833c:	mov	r0, r4
   18340:	str	r3, [r4]
   18344:	bl	159b8 <__printf_chk@plt+0x4a64>
   18348:	mov	r0, r4
   1834c:	bl	20ab0 <_ZdlPv@@Base>
   18350:	mov	r0, r4
   18354:	pop	{r4, pc}
   18358:	mov	r0, r4
   1835c:	bl	20ab0 <_ZdlPv@@Base>
   18360:	bl	10dec <__cxa_end_cleanup@plt>
   18364:	andeq	r5, r2, r8, lsr #14
   18368:	ldr	r3, [pc, #12]	; 1837c <__printf_chk@plt+0x7428>
   1836c:	ldr	r2, [r0, #12]
   18370:	ldr	r1, [pc, #8]	; 18380 <__printf_chk@plt+0x742c>
   18374:	ldr	r0, [r3]
   18378:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1837c:	andeq	ip, r3, r8, asr #29
   18380:	andeq	r6, r2, ip, lsl r7
   18384:	push	{r4, lr}
   18388:	mov	r4, r0
   1838c:	ldr	r0, [r0, #16]
   18390:	ldr	r3, [pc, #48]	; 183c8 <__printf_chk@plt+0x7474>
   18394:	cmp	r0, #0
   18398:	str	r3, [r4]
   1839c:	beq	183ac <__printf_chk@plt+0x7458>
   183a0:	ldr	r3, [r0]
   183a4:	ldr	r3, [r3, #8]
   183a8:	blx	r3
   183ac:	mov	r0, r4
   183b0:	bl	15f70 <__printf_chk@plt+0x501c>
   183b4:	mov	r0, r4
   183b8:	pop	{r4, pc}
   183bc:	mov	r0, r4
   183c0:	bl	15f70 <__printf_chk@plt+0x501c>
   183c4:	bl	10dec <__cxa_end_cleanup@plt>
   183c8:	andeq	r6, r2, r4, lsr r5
   183cc:	push	{r4, lr}
   183d0:	mov	r4, r0
   183d4:	bl	18384 <__printf_chk@plt+0x7430>
   183d8:	mov	r0, r4
   183dc:	bl	20ab0 <_ZdlPv@@Base>
   183e0:	mov	r0, r4
   183e4:	pop	{r4, pc}
   183e8:	mov	r0, r4
   183ec:	bl	20ab0 <_ZdlPv@@Base>
   183f0:	bl	10dec <__cxa_end_cleanup@plt>
   183f4:	push	{r4, r5, r6, lr}
   183f8:	ldrb	r4, [r0, #12]
   183fc:	ldr	r5, [pc, #40]	; 1842c <__printf_chk@plt+0x74d8>
   18400:	cmp	r4, #92	; 0x5c
   18404:	mov	r0, r4
   18408:	ldr	r1, [r5]
   1840c:	beq	18418 <__printf_chk@plt+0x74c4>
   18410:	pop	{r4, r5, r6, lr}
   18414:	b	10df8 <putc@plt>
   18418:	bl	10df8 <putc@plt>
   1841c:	ldr	r1, [r5]
   18420:	mov	r0, r4
   18424:	pop	{r4, r5, r6, lr}
   18428:	b	10df8 <putc@plt>
   1842c:	andeq	ip, r3, r8, asr #29
   18430:	push	{r4, r5, r6, lr}
   18434:	mov	r6, r0
   18438:	ldr	r4, [pc, #56]	; 18478 <__printf_chk@plt+0x7524>
   1843c:	add	r5, r4, #2416	; 0x970
   18440:	add	r5, r5, #8
   18444:	b	18454 <__printf_chk@plt+0x7500>
   18448:	add	r4, r4, #8
   1844c:	cmp	r4, r5
   18450:	beq	18470 <__printf_chk@plt+0x751c>
   18454:	mov	r1, r6
   18458:	ldr	r0, [r4]
   1845c:	bl	10eac <strcmp@plt>
   18460:	cmp	r0, #0
   18464:	bne	18448 <__printf_chk@plt+0x74f4>
   18468:	ldr	r0, [r4, #4]
   1846c:	pop	{r4, r5, r6, pc}
   18470:	mov	r0, #0
   18474:	pop	{r4, r5, r6, pc}
   18478:	ldrdeq	ip, [r3], -r8
   1847c:	mov	r2, #0
   18480:	str	r2, [r0]
   18484:	str	r2, [r0, #4]
   18488:	bx	lr
   1848c:	mov	r2, #0
   18490:	str	r2, [r0]
   18494:	str	r2, [r0, #4]
   18498:	bx	lr
   1849c:	mov	r3, #17
   184a0:	push	{r4, lr}
   184a4:	mov	r4, r0
   184a8:	str	r3, [r0, #4]
   184ac:	mov	r0, #136	; 0x88
   184b0:	bl	10d98 <_Znaj@plt>
   184b4:	mov	r2, #0
   184b8:	mov	r3, r0
   184bc:	add	r1, r0, #136	; 0x88
   184c0:	str	r2, [r3]
   184c4:	str	r2, [r3, #4]
   184c8:	add	r3, r3, #8
   184cc:	cmp	r1, r3
   184d0:	bne	184c0 <__printf_chk@plt+0x756c>
   184d4:	str	r0, [r4]
   184d8:	str	r2, [r4, #8]
   184dc:	mov	r0, r4
   184e0:	pop	{r4, pc}
   184e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184e8:	subs	r7, r1, #0
   184ec:	sub	sp, sp, #12
   184f0:	mov	r9, r0
   184f4:	mov	sl, r2
   184f8:	beq	185b0 <__printf_chk@plt+0x765c>
   184fc:	mov	r0, r7
   18500:	bl	20ac8 <_ZdlPv@@Base+0x18>
   18504:	ldr	r8, [r9, #4]
   18508:	mov	r1, r8
   1850c:	str	r0, [sp, #4]
   18510:	bl	10d50 <__aeabi_uidivmod@plt>
   18514:	ldr	r5, [r9]
   18518:	mov	r4, r1
   1851c:	b	18538 <__printf_chk@plt+0x75e4>
   18520:	bl	10eac <strcmp@plt>
   18524:	cmp	r0, #0
   18528:	beq	185a0 <__printf_chk@plt+0x764c>
   1852c:	cmp	r4, #0
   18530:	subeq	r4, r8, #1
   18534:	subne	r4, r4, #1
   18538:	ldr	fp, [r5, r4, lsl #3]
   1853c:	mov	r1, r7
   18540:	subs	r0, fp, #0
   18544:	add	r6, r5, r4, lsl #3
   18548:	bne	18520 <__printf_chk@plt+0x75cc>
   1854c:	cmp	sl, #0
   18550:	beq	18594 <__printf_chk@plt+0x7640>
   18554:	ldr	r4, [r9, #8]
   18558:	cmp	r8, r4, lsl #2
   1855c:	bls	185c0 <__printf_chk@plt+0x766c>
   18560:	mov	r0, r7
   18564:	bl	10e64 <strlen@plt>
   18568:	add	r4, r4, #1
   1856c:	add	r5, r0, #1
   18570:	mov	r0, r5
   18574:	bl	10e58 <malloc@plt>
   18578:	mov	r2, r5
   1857c:	mov	r1, r7
   18580:	mov	fp, r0
   18584:	bl	10e4c <memcpy@plt>
   18588:	str	fp, [r6]
   1858c:	str	sl, [r6, #4]
   18590:	str	r4, [r9, #8]
   18594:	mov	r0, fp
   18598:	add	sp, sp, #12
   1859c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185a0:	mov	r0, fp
   185a4:	str	sl, [r6, #4]
   185a8:	add	sp, sp, #12
   185ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185b0:	ldr	r1, [pc, #320]	; 186f8 <__printf_chk@plt+0x77a4>
   185b4:	ldr	r0, [pc, #320]	; 186fc <__printf_chk@plt+0x77a8>
   185b8:	bl	1ef88 <__printf_chk@plt+0xe034>
   185bc:	b	184fc <__printf_chk@plt+0x75a8>
   185c0:	mov	r0, r8
   185c4:	bl	20b10 <_ZdlPv@@Base+0x60>
   185c8:	cmn	r0, #-268435455	; 0xf0000001
   185cc:	mov	r6, r0
   185d0:	str	r0, [r9, #4]
   185d4:	lslls	r0, r0, #3
   185d8:	mvnhi	r0, #0
   185dc:	bl	10d98 <_Znaj@plt>
   185e0:	subs	r2, r6, #1
   185e4:	movpl	r1, #0
   185e8:	mov	r4, r0
   185ec:	movpl	r3, r0
   185f0:	bmi	1860c <__printf_chk@plt+0x76b8>
   185f4:	sub	r2, r2, #1
   185f8:	cmn	r2, #1
   185fc:	str	r1, [r3]
   18600:	str	r1, [r3, #4]
   18604:	add	r3, r3, #8
   18608:	bne	185f4 <__printf_chk@plt+0x76a0>
   1860c:	cmp	r8, #0
   18610:	str	r4, [r9]
   18614:	addne	r4, r5, r8, lsl #3
   18618:	addne	r4, r4, #4
   1861c:	addne	r6, r5, #4
   18620:	bne	18638 <__printf_chk@plt+0x76e4>
   18624:	b	1869c <__printf_chk@plt+0x7748>
   18628:	bl	10d38 <free@plt>
   1862c:	add	r6, r6, #8
   18630:	cmp	r4, r6
   18634:	beq	18698 <__printf_chk@plt+0x7744>
   18638:	ldr	r0, [r6, #-4]
   1863c:	cmp	r0, #0
   18640:	beq	1862c <__printf_chk@plt+0x76d8>
   18644:	ldr	r3, [r6]
   18648:	cmp	r3, #0
   1864c:	beq	18628 <__printf_chk@plt+0x76d4>
   18650:	bl	20ac8 <_ZdlPv@@Base+0x18>
   18654:	ldr	r8, [r9, #4]
   18658:	mov	r1, r8
   1865c:	bl	10d50 <__aeabi_uidivmod@plt>
   18660:	ldr	r3, [r9]
   18664:	b	18674 <__printf_chk@plt+0x7720>
   18668:	cmp	r1, #0
   1866c:	subeq	r1, r8, #1
   18670:	subne	r1, r1, #1
   18674:	ldr	r2, [r3, r1, lsl #3]
   18678:	add	r0, r3, r1, lsl #3
   1867c:	cmp	r2, #0
   18680:	bne	18668 <__printf_chk@plt+0x7714>
   18684:	ldrd	r2, [r6, #-4]
   18688:	add	r6, r6, #8
   1868c:	cmp	r4, r6
   18690:	strd	r2, [r0]
   18694:	bne	18638 <__printf_chk@plt+0x76e4>
   18698:	ldr	r4, [r9]
   1869c:	ldr	fp, [r9, #4]
   186a0:	ldr	r0, [sp, #4]
   186a4:	mov	r1, fp
   186a8:	bl	10d50 <__aeabi_uidivmod@plt>
   186ac:	b	186bc <__printf_chk@plt+0x7768>
   186b0:	cmp	r1, #0
   186b4:	subeq	r1, fp, #1
   186b8:	subne	r1, r1, #1
   186bc:	ldr	r2, [r4, r1, lsl #3]
   186c0:	lsl	r8, r1, #3
   186c4:	cmp	r2, #0
   186c8:	add	r6, r4, r8
   186cc:	bne	186b0 <__printf_chk@plt+0x775c>
   186d0:	cmp	r5, #0
   186d4:	beq	186f0 <__printf_chk@plt+0x779c>
   186d8:	mov	r0, r5
   186dc:	bl	10e10 <_ZdaPv@plt>
   186e0:	ldr	r6, [r9]
   186e4:	ldr	r4, [r9, #8]
   186e8:	add	r6, r6, r8
   186ec:	b	18560 <__printf_chk@plt+0x760c>
   186f0:	ldr	r4, [r9, #8]
   186f4:	b	18560 <__printf_chk@plt+0x760c>
   186f8:	andeq	r6, r2, r4, lsr #14
   186fc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   18700:	push	{r4, r5, r6, r7, r8, lr}
   18704:	subs	r6, r1, #0
   18708:	mov	r5, r0
   1870c:	beq	18770 <__printf_chk@plt+0x781c>
   18710:	mov	r0, r6
   18714:	bl	20ac8 <_ZdlPv@@Base+0x18>
   18718:	ldr	r8, [r5, #4]
   1871c:	mov	r1, r8
   18720:	bl	10d50 <__aeabi_uidivmod@plt>
   18724:	ldr	r5, [r5]
   18728:	mov	r4, r1
   1872c:	b	18748 <__printf_chk@plt+0x77f4>
   18730:	bl	10eac <strcmp@plt>
   18734:	cmp	r0, #0
   18738:	beq	18764 <__printf_chk@plt+0x7810>
   1873c:	cmp	r4, #0
   18740:	subeq	r4, r8, #1
   18744:	subne	r4, r4, #1
   18748:	ldr	r3, [r5, r4, lsl #3]
   1874c:	mov	r1, r6
   18750:	subs	r0, r3, #0
   18754:	add	r7, r5, r4, lsl #3
   18758:	bne	18730 <__printf_chk@plt+0x77dc>
   1875c:	mov	r0, r3
   18760:	pop	{r4, r5, r6, r7, r8, pc}
   18764:	ldr	r3, [r7, #4]
   18768:	mov	r0, r3
   1876c:	pop	{r4, r5, r6, r7, r8, pc}
   18770:	ldr	r1, [pc, #8]	; 18780 <__printf_chk@plt+0x782c>
   18774:	ldr	r0, [pc, #8]	; 18784 <__printf_chk@plt+0x7830>
   18778:	bl	1ef88 <__printf_chk@plt+0xe034>
   1877c:	b	18710 <__printf_chk@plt+0x77bc>
   18780:	andeq	r6, r2, r4, lsr #14
   18784:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   18788:	push	{r4, r5, r6, r7, r8, lr}
   1878c:	mov	r7, r0
   18790:	mov	r6, r1
   18794:	ldr	r0, [pc, #80]	; 187ec <__printf_chk@plt+0x7898>
   18798:	mov	r1, r7
   1879c:	mov	r5, r2
   187a0:	bl	18700 <__printf_chk@plt+0x77ac>
   187a4:	subs	r4, r0, #0
   187a8:	beq	187c0 <__printf_chk@plt+0x786c>
   187ac:	cmp	r6, #0
   187b0:	strge	r6, [r4]
   187b4:	cmp	r5, #0
   187b8:	strge	r5, [r4, #4]
   187bc:	pop	{r4, r5, r6, r7, r8, pc}
   187c0:	mov	r0, #8
   187c4:	bl	10d98 <_Znaj@plt>
   187c8:	mov	r3, #0
   187cc:	mov	r1, r7
   187d0:	mov	r4, r0
   187d4:	str	r3, [r0]
   187d8:	str	r3, [r0, #4]
   187dc:	mov	r2, r0
   187e0:	ldr	r0, [pc, #4]	; 187ec <__printf_chk@plt+0x7898>
   187e4:	bl	184e4 <__printf_chk@plt+0x7590>
   187e8:	b	187ac <__printf_chk@plt+0x7858>
   187ec:	andeq	pc, r3, ip, lsl #15
   187f0:	ldr	r0, [r0, #12]
   187f4:	b	18788 <__printf_chk@plt+0x7834>
   187f8:	ldr	r3, [pc, #180]	; 188b4 <__printf_chk@plt+0x7960>
   187fc:	push	{r4, r5, r6, lr}
   18800:	mov	r5, r0
   18804:	ldr	r4, [r3]
   18808:	cmp	r4, #0
   1880c:	beq	1883c <__printf_chk@plt+0x78e8>
   18810:	cmp	r4, #1
   18814:	popne	{r4, r5, r6, pc}
   18818:	ldr	r5, [r0, #12]
   1881c:	mov	r0, r5
   18820:	bl	18430 <__printf_chk@plt+0x74dc>
   18824:	subs	r2, r0, #0
   18828:	beq	188a0 <__printf_chk@plt+0x794c>
   1882c:	mov	r0, r4
   18830:	ldr	r1, [pc, #128]	; 188b8 <__printf_chk@plt+0x7964>
   18834:	pop	{r4, r5, r6, lr}
   18838:	b	10f54 <__printf_chk@plt>
   1883c:	ldr	r1, [r0, #12]
   18840:	ldr	r0, [pc, #116]	; 188bc <__printf_chk@plt+0x7968>
   18844:	bl	18700 <__printf_chk@plt+0x77ac>
   18848:	cmp	r0, #0
   1884c:	beq	1885c <__printf_chk@plt+0x7908>
   18850:	ldr	r0, [r0, #4]
   18854:	cmp	r0, #1
   18858:	beq	18890 <__printf_chk@plt+0x793c>
   1885c:	ldr	r3, [pc, #92]	; 188c0 <__printf_chk@plt+0x796c>
   18860:	ldr	r1, [pc, #92]	; 188c4 <__printf_chk@plt+0x7970>
   18864:	mov	r0, #1
   18868:	ldr	r2, [r3]
   1886c:	bl	10f54 <__printf_chk@plt>
   18870:	ldr	r2, [r5, #12]
   18874:	ldr	r1, [pc, #76]	; 188c8 <__printf_chk@plt+0x7974>
   18878:	mov	r0, #1
   1887c:	bl	10f54 <__printf_chk@plt>
   18880:	ldr	r1, [pc, #68]	; 188cc <__printf_chk@plt+0x7978>
   18884:	mov	r0, #1
   18888:	pop	{r4, r5, r6, lr}
   1888c:	b	10f54 <__printf_chk@plt>
   18890:	ldr	r2, [r5, #12]
   18894:	ldr	r1, [pc, #44]	; 188c8 <__printf_chk@plt+0x7974>
   18898:	pop	{r4, r5, r6, lr}
   1889c:	b	10f54 <__printf_chk@plt>
   188a0:	mov	r2, r5
   188a4:	mov	r0, r4
   188a8:	ldr	r1, [pc, #32]	; 188d0 <__printf_chk@plt+0x797c>
   188ac:	pop	{r4, r5, r6, lr}
   188b0:	b	10f54 <__printf_chk@plt>
   188b4:	ldrdeq	ip, [r3], -r4
   188b8:	andeq	r6, r2, r0, asr r7
   188bc:	andeq	pc, r3, ip, lsl #15
   188c0:	andeq	lr, r3, r0, ror pc
   188c4:	andeq	r5, r2, r4, lsr ip
   188c8:	andeq	r6, r2, r4, asr #14
   188cc:	ldrdeq	r6, [r2], -r8
   188d0:	andeq	r6, r2, ip, asr r7
   188d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   188d8:	mov	sl, r1
   188dc:	ldr	r7, [r1]
   188e0:	mov	r5, r0
   188e4:	cmp	r7, #0
   188e8:	beq	18950 <__printf_chk@plt+0x79fc>
   188ec:	mov	r0, r7
   188f0:	bl	20ac8 <_ZdlPv@@Base+0x18>
   188f4:	ldr	r9, [r5, #4]
   188f8:	mov	r1, r9
   188fc:	bl	10d50 <__aeabi_uidivmod@plt>
   18900:	ldr	r6, [r5]
   18904:	mov	r4, r1
   18908:	b	18924 <__printf_chk@plt+0x79d0>
   1890c:	bl	10eac <strcmp@plt>
   18910:	cmp	r0, #0
   18914:	beq	18940 <__printf_chk@plt+0x79ec>
   18918:	cmp	r4, #0
   1891c:	subeq	r4, r9, #1
   18920:	subne	r4, r4, #1
   18924:	ldr	r5, [r6, r4, lsl #3]
   18928:	mov	r1, r7
   1892c:	subs	r0, r5, #0
   18930:	add	r8, r6, r4, lsl #3
   18934:	bne	1890c <__printf_chk@plt+0x79b8>
   18938:	mov	r0, r5
   1893c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18940:	str	r5, [sl]
   18944:	ldr	r5, [r8, #4]
   18948:	mov	r0, r5
   1894c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18950:	ldr	r1, [pc, #8]	; 18960 <__printf_chk@plt+0x7a0c>
   18954:	ldr	r0, [pc, #8]	; 18964 <__printf_chk@plt+0x7a10>
   18958:	bl	1ef88 <__printf_chk@plt+0xe034>
   1895c:	b	188ec <__printf_chk@plt+0x7998>
   18960:	andeq	r6, r2, r4, lsr #14
   18964:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   18968:	mov	r2, #0
   1896c:	stm	r0, {r1, r2}
   18970:	bx	lr
   18974:	ldr	ip, [r0]
   18978:	push	{r4, r5, r6, r7, lr}
   1897c:	ldrd	r4, [ip]
   18980:	ldr	r3, [r0, #4]
   18984:	cmp	r3, r5
   18988:	bcs	189f8 <__printf_chk@plt+0x7aa4>
   1898c:	ldr	lr, [r4, r3, lsl #3]
   18990:	add	r6, r4, r3, lsl #3
   18994:	cmp	lr, #0
   18998:	addne	ip, r3, #1
   1899c:	bne	189dc <__printf_chk@plt+0x7a88>
   189a0:	add	r3, r3, #1
   189a4:	sub	r7, r4, #8
   189a8:	b	189c0 <__printf_chk@plt+0x7a6c>
   189ac:	ldr	lr, [r7, ip, lsl #3]
   189b0:	add	r6, r4, r3, lsl #3
   189b4:	cmp	lr, #0
   189b8:	mov	r3, ip
   189bc:	bne	189dc <__printf_chk@plt+0x7a88>
   189c0:	cmp	r5, r3
   189c4:	add	ip, r3, #1
   189c8:	bne	189ac <__printf_chk@plt+0x7a58>
   189cc:	mov	r3, #0
   189d0:	str	r5, [r0, #4]
   189d4:	mov	r0, r3
   189d8:	pop	{r4, r5, r6, r7, pc}
   189dc:	ldr	r4, [r6, #4]
   189e0:	mov	r3, #1
   189e4:	str	lr, [r1]
   189e8:	str	r4, [r2]
   189ec:	str	ip, [r0, #4]
   189f0:	mov	r0, r3
   189f4:	pop	{r4, r5, r6, r7, pc}
   189f8:	mov	r3, #0
   189fc:	b	189d4 <__printf_chk@plt+0x7a80>
   18a00:	push	{r4, lr}
   18a04:	mvn	r2, #0
   18a08:	mov	r1, #2
   18a0c:	ldr	r0, [pc, #184]	; 18acc <__printf_chk@plt+0x7b78>
   18a10:	bl	18788 <__printf_chk@plt+0x7834>
   18a14:	mvn	r2, #0
   18a18:	mov	r1, #2
   18a1c:	ldr	r0, [pc, #172]	; 18ad0 <__printf_chk@plt+0x7b7c>
   18a20:	bl	18788 <__printf_chk@plt+0x7834>
   18a24:	mvn	r2, #0
   18a28:	mov	r1, #3
   18a2c:	ldr	r0, [pc, #160]	; 18ad4 <__printf_chk@plt+0x7b80>
   18a30:	bl	18788 <__printf_chk@plt+0x7834>
   18a34:	mvn	r2, #0
   18a38:	mov	r1, #3
   18a3c:	ldr	r0, [pc, #148]	; 18ad8 <__printf_chk@plt+0x7b84>
   18a40:	bl	18788 <__printf_chk@plt+0x7834>
   18a44:	mvn	r2, #0
   18a48:	mov	r1, #3
   18a4c:	ldr	r0, [pc, #136]	; 18adc <__printf_chk@plt+0x7b88>
   18a50:	bl	18788 <__printf_chk@plt+0x7834>
   18a54:	ldr	r1, [pc, #132]	; 18ae0 <__printf_chk@plt+0x7b8c>
   18a58:	mov	lr, #2
   18a5c:	ldr	r3, [pc, #128]	; 18ae4 <__printf_chk@plt+0x7b90>
   18a60:	str	lr, [r1, #336]	; 0x150
   18a64:	mov	lr, #5
   18a68:	str	lr, [r1, #1000]	; 0x3e8
   18a6c:	str	lr, [r1, #328]	; 0x148
   18a70:	str	lr, [r1, #744]	; 0x2e8
   18a74:	mov	lr, #4
   18a78:	str	lr, [r1, #984]	; 0x3d8
   18a7c:	str	lr, [r1, #320]	; 0x140
   18a80:	str	lr, [r1, #728]	; 0x2d8
   18a84:	mov	r2, r1
   18a88:	mov	lr, #6
   18a8c:	add	r0, r3, #256	; 0x100
   18a90:	mov	ip, #1
   18a94:	str	lr, [r1, #352]	; 0x160
   18a98:	str	lr, [r1, #472]	; 0x1d8
   18a9c:	str	lr, [r1, #464]	; 0x1d0
   18aa0:	str	lr, [r1, #368]	; 0x170
   18aa4:	mov	lr, #3
   18aa8:	str	lr, [r1, #496]	; 0x1f0
   18aac:	str	lr, [r1, #480]	; 0x1e0
   18ab0:	ldrb	r1, [r3, #1]!
   18ab4:	add	r2, r2, #8
   18ab8:	cmp	r1, #0
   18abc:	strne	ip, [r2, #-4]
   18ac0:	cmp	r3, r0
   18ac4:	bne	18ab0 <__printf_chk@plt+0x7b5c>
   18ac8:	pop	{r4, pc}
   18acc:	muleq	r2, r0, r7
   18ad0:	muleq	r2, r4, r7
   18ad4:	muleq	r2, r8, r7
   18ad8:	muleq	r2, ip, r7
   18adc:	andeq	r6, r2, r0, lsr #15
   18ae0:	andeq	lr, r3, ip, lsl #31
   18ae4:	andeq	pc, r3, r7, asr #17
   18ae8:	push	{r4, r5, r6, r7, r8, lr}
   18aec:	mov	r8, r0
   18af0:	ldr	r4, [pc, #152]	; 18b90 <__printf_chk@plt+0x7c3c>
   18af4:	ldr	r7, [pc, #152]	; 18b94 <__printf_chk@plt+0x7c40>
   18af8:	sub	sp, sp, #24
   18afc:	ldr	r0, [r4, #2424]	; 0x978
   18b00:	ldr	r3, [r7]
   18b04:	cmp	r0, #0
   18b08:	mov	r6, r1
   18b0c:	str	r3, [sp, #20]
   18b10:	beq	18b68 <__printf_chk@plt+0x7c14>
   18b14:	add	r4, r4, #2416	; 0x970
   18b18:	add	r4, r4, #12
   18b1c:	mov	r5, #0
   18b20:	b	18b34 <__printf_chk@plt+0x7be0>
   18b24:	ldr	r0, [r4], #4
   18b28:	add	r5, r5, #1
   18b2c:	cmp	r0, #0
   18b30:	beq	18b68 <__printf_chk@plt+0x7c14>
   18b34:	mov	r1, r6
   18b38:	bl	10eac <strcmp@plt>
   18b3c:	cmp	r0, #0
   18b40:	bne	18b24 <__printf_chk@plt+0x7bd0>
   18b44:	str	r5, [r8, #4]
   18b48:	ldr	r2, [sp, #20]
   18b4c:	ldr	r3, [r7]
   18b50:	cmp	r2, r3
   18b54:	bne	18b8c <__printf_chk@plt+0x7c38>
   18b58:	mov	r0, r6
   18b5c:	add	sp, sp, #24
   18b60:	pop	{r4, r5, r6, r7, r8, lr}
   18b64:	b	10d38 <free@plt>
   18b68:	mov	r1, r6
   18b6c:	mov	r0, sp
   18b70:	bl	1f384 <__printf_chk@plt+0xe430>
   18b74:	ldr	r3, [pc, #28]	; 18b98 <__printf_chk@plt+0x7c44>
   18b78:	mov	r1, sp
   18b7c:	mov	r2, r3
   18b80:	ldr	r0, [pc, #20]	; 18b9c <__printf_chk@plt+0x7c48>
   18b84:	bl	1f770 <__printf_chk@plt+0xe81c>
   18b88:	b	18b48 <__printf_chk@plt+0x7bf4>
   18b8c:	bl	10de0 <__stack_chk_fail@plt>
   18b90:	ldrdeq	ip, [r3], -r8
   18b94:			; <UNDEFINED> instruction: 0x0003bdb8
   18b98:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   18b9c:	andeq	r6, r2, r4, lsr #15
   18ba0:	push	{r4, r5, r6, lr}
   18ba4:	mov	r4, r0
   18ba8:	mov	r5, r1
   18bac:	bl	15984 <__printf_chk@plt+0x4a30>
   18bb0:	ldr	r1, [pc, #32]	; 18bd8 <__printf_chk@plt+0x7c84>
   18bb4:	mov	r3, #0
   18bb8:	strb	r5, [r4, #12]
   18bbc:	strb	r3, [r4, #13]
   18bc0:	strb	r3, [r4, #14]
   18bc4:	ldr	r2, [pc, #16]	; 18bdc <__printf_chk@plt+0x7c88>
   18bc8:	ldr	r3, [r1, r5, lsl #3]
   18bcc:	mov	r0, r4
   18bd0:	strd	r2, [r4]
   18bd4:	pop	{r4, r5, r6, pc}
   18bd8:	andeq	lr, r3, ip, lsl #31
   18bdc:	andeq	r6, r2, r8, ror r5
   18be0:	push	{r4, r5, r6, lr}
   18be4:	mov	r5, r1
   18be8:	mov	r4, r0
   18bec:	bl	15984 <__printf_chk@plt+0x4a30>
   18bf0:	ldr	r3, [pc, #64]	; 18c38 <__printf_chk@plt+0x7ce4>
   18bf4:	mov	r0, r5
   18bf8:	str	r3, [r4]
   18bfc:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   18c00:	mov	r1, r0
   18c04:	str	r0, [r4, #12]
   18c08:	ldr	r0, [pc, #44]	; 18c3c <__printf_chk@plt+0x7ce8>
   18c0c:	bl	18700 <__printf_chk@plt+0x77ac>
   18c10:	cmp	r0, #0
   18c14:	ldrne	r0, [r0]
   18c18:	str	r0, [r4, #4]
   18c1c:	mov	r0, r4
   18c20:	pop	{r4, r5, r6, pc}
   18c24:	ldr	r3, [pc, #20]	; 18c40 <__printf_chk@plt+0x7cec>
   18c28:	mov	r0, r4
   18c2c:	str	r3, [r4]
   18c30:	bl	159b8 <__printf_chk@plt+0x4a64>
   18c34:	bl	10dec <__cxa_end_cleanup@plt>
   18c38:			; <UNDEFINED> instruction: 0x000265bc
   18c3c:	andeq	pc, r3, ip, lsl #15
   18c40:	andeq	r5, r2, r8, lsr #14
   18c44:	push	{r4, r5, r6, lr}
   18c48:	mov	r4, r0
   18c4c:	bl	15f34 <__printf_chk@plt+0x4fe0>
   18c50:	ldr	r3, [pc, #56]	; 18c90 <__printf_chk@plt+0x7d3c>
   18c54:	mov	r0, #16
   18c58:	str	r3, [r4]
   18c5c:	bl	20a60 <_Znwj@@Base>
   18c60:	ldr	r1, [pc, #44]	; 18c94 <__printf_chk@plt+0x7d40>
   18c64:	mov	r5, r0
   18c68:	bl	18be0 <__printf_chk@plt+0x7c8c>
   18c6c:	str	r5, [r4, #16]
   18c70:	mov	r0, r4
   18c74:	pop	{r4, r5, r6, pc}
   18c78:	b	18c84 <__printf_chk@plt+0x7d30>
   18c7c:	mov	r0, r5
   18c80:	bl	20ab0 <_ZdlPv@@Base>
   18c84:	mov	r0, r4
   18c88:	bl	15f70 <__printf_chk@plt+0x501c>
   18c8c:	bl	10dec <__cxa_end_cleanup@plt>
   18c90:	andeq	r6, r2, r4, lsr r5
   18c94:			; <UNDEFINED> instruction: 0x000267bc
   18c98:	push	{r4, r5, r6, lr}
   18c9c:	mov	r5, r0
   18ca0:	mov	r0, #20
   18ca4:	bl	20a60 <_Znwj@@Base>
   18ca8:	mov	r1, r5
   18cac:	mov	r4, r0
   18cb0:	bl	18c44 <__printf_chk@plt+0x7cf0>
   18cb4:	mov	r0, r4
   18cb8:	pop	{r4, r5, r6, pc}
   18cbc:	mov	r0, r4
   18cc0:	bl	20ab0 <_ZdlPv@@Base>
   18cc4:	bl	10dec <__cxa_end_cleanup@plt>
   18cc8:	ldr	r3, [pc, #1988]	; 19494 <__printf_chk@plt+0x8540>
   18ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18cd0:	mov	r9, #0
   18cd4:	ldrb	r6, [r0]
   18cd8:	ldr	sl, [pc, #1976]	; 19498 <__printf_chk@plt+0x8544>
   18cdc:	sub	sp, sp, #12
   18ce0:	ldr	r3, [r3]
   18ce4:	mov	fp, r0
   18ce8:	mov	r7, r0
   18cec:	mov	r8, r9
   18cf0:	str	r3, [sp, #4]
   18cf4:	cmp	r6, #0
   18cf8:	beq	19038 <__printf_chk@plt+0x80e4>
   18cfc:	sub	r3, r6, #39	; 0x27
   18d00:	add	r5, r7, #1
   18d04:	cmp	r3, #53	; 0x35
   18d08:	ldrls	pc, [pc, r3, lsl #2]
   18d0c:	b	18f6c <__printf_chk@plt+0x8018>
   18d10:	andeq	r9, r1, r8, rrx
   18d14:	andeq	r8, r1, ip, ror #30
   18d18:	andeq	r8, r1, ip, ror #30
   18d1c:	andeq	r8, r1, ip, ror #30
   18d20:	strdeq	r8, [r1], -r0
   18d24:	andeq	r8, r1, ip, ror #30
   18d28:	andeq	r9, r1, r8, lsr #1
   18d2c:	andeq	r8, r1, ip, ror #30
   18d30:	andeq	r8, r1, ip, ror #30
   18d34:	andeq	r8, r1, ip, ror #30
   18d38:	andeq	r8, r1, ip, ror #30
   18d3c:	andeq	r8, r1, ip, ror #30
   18d40:	andeq	r8, r1, ip, ror #30
   18d44:	andeq	r8, r1, ip, ror #30
   18d48:	andeq	r8, r1, ip, ror #30
   18d4c:	andeq	r8, r1, ip, ror #30
   18d50:	andeq	r8, r1, ip, ror #30
   18d54:	andeq	r8, r1, ip, ror #30
   18d58:	andeq	r8, r1, ip, ror #30
   18d5c:	andeq	r8, r1, ip, ror #30
   18d60:	andeq	r8, r1, ip, ror #30
   18d64:	andeq	r9, r1, r0, lsl #1
   18d68:	andeq	r9, r1, r0, asr #1
   18d6c:	andeq	r8, r1, r0, ror #30
   18d70:	andeq	r8, r1, ip, ror #30
   18d74:	andeq	r8, r1, ip, ror #30
   18d78:	andeq	r8, r1, ip, ror #30
   18d7c:	andeq	r8, r1, ip, ror #30
   18d80:	andeq	r8, r1, ip, ror #30
   18d84:	andeq	r8, r1, ip, ror #30
   18d88:	andeq	r8, r1, ip, ror #30
   18d8c:	andeq	r8, r1, ip, ror #30
   18d90:	andeq	r8, r1, ip, ror #30
   18d94:	andeq	r8, r1, ip, ror #30
   18d98:	andeq	r8, r1, ip, ror #30
   18d9c:	andeq	r8, r1, ip, ror #30
   18da0:	andeq	r8, r1, ip, ror #30
   18da4:	andeq	r8, r1, ip, ror #30
   18da8:	andeq	r8, r1, ip, ror #30
   18dac:	andeq	r8, r1, ip, ror #30
   18db0:	andeq	r8, r1, ip, ror #30
   18db4:	andeq	r8, r1, ip, ror #30
   18db8:	andeq	r8, r1, ip, ror #30
   18dbc:	andeq	r8, r1, ip, ror #30
   18dc0:	andeq	r8, r1, ip, ror #30
   18dc4:	andeq	r8, r1, ip, ror #30
   18dc8:	andeq	r8, r1, ip, ror #30
   18dcc:	andeq	r8, r1, ip, ror #30
   18dd0:	andeq	r8, r1, ip, ror #30
   18dd4:	andeq	r8, r1, ip, ror #30
   18dd8:	andeq	r8, r1, ip, ror #30
   18ddc:	andeq	r8, r1, ip, ror #30
   18de0:	andeq	r8, r1, ip, ror #30
   18de4:	andeq	r8, r1, r8, ror #27
   18de8:	ldrb	r4, [r7, #1]
   18dec:	cmp	r4, #0
   18df0:	beq	19148 <__printf_chk@plt+0x81f4>
   18df4:	sub	r3, r4, #39	; 0x27
   18df8:	add	r5, r7, #2
   18dfc:	cmp	r3, #85	; 0x55
   18e00:	ldrls	pc, [pc, r3, lsl #2]
   18e04:	b	19348 <__printf_chk@plt+0x83f4>
   18e08:	andeq	r9, r1, r0, ror r1
   18e0c:	andeq	r9, r1, r8, lsl #3
   18e10:	andeq	r9, r1, r8, asr #6
   18e14:	andeq	r9, r1, ip, asr #3
   18e18:	andeq	r9, r1, r8, asr #6
   18e1c:	andeq	r9, r1, r8, asr #6
   18e20:	andeq	r9, r1, ip, asr #4
   18e24:	andeq	r9, r1, r8, asr #6
   18e28:	andeq	r9, r1, r8, asr #6
   18e2c:	andeq	r9, r1, r0, ror r2
   18e30:	andeq	r9, r1, r8, asr #6
   18e34:	andeq	r9, r1, r8, asr #6
   18e38:	andeq	r9, r1, r8, asr #6
   18e3c:	andeq	r9, r1, r8, asr #6
   18e40:	andeq	r9, r1, r8, asr #6
   18e44:	andeq	r9, r1, r8, asr #6
   18e48:	andeq	r9, r1, r8, asr #6
   18e4c:	andeq	r9, r1, r8, asr #6
   18e50:	andeq	r9, r1, r8, asr #6
   18e54:	andeq	r9, r1, r8, asr #6
   18e58:	andeq	r9, r1, r8, asr #6
   18e5c:	andeq	r9, r1, r8, asr #6
   18e60:	andeq	r9, r1, r8, asr #6
   18e64:	andeq	r9, r1, r8, asr #6
   18e68:	andeq	r9, r1, r8, asr #6
   18e6c:	andeq	r9, r1, r8, asr #6
   18e70:	andeq	r9, r1, r8, asr #6
   18e74:	andeq	r9, r1, r8, asr #6
   18e78:	andeq	r9, r1, r8, asr #6
   18e7c:	andeq	r9, r1, r8, asr #6
   18e80:	andeq	r9, r1, r8, asr #6
   18e84:	andeq	r9, r1, r8, asr #6
   18e88:	andeq	r9, r1, r8, asr #6
   18e8c:	andeq	r9, r1, r8, asr #6
   18e90:	andeq	r9, r1, r8, asr #6
   18e94:	andeq	r9, r1, r8, asr #6
   18e98:	andeq	r9, r1, r8, asr #6
   18e9c:	andeq	r9, r1, r8, asr #6
   18ea0:	andeq	r9, r1, r8, asr #6
   18ea4:	andeq	r9, r1, r8, asr #6
   18ea8:	andeq	r9, r1, r8, asr #6
   18eac:	andeq	r9, r1, r8, asr #6
   18eb0:	andeq	r9, r1, r8, asr #6
   18eb4:	andeq	r9, r1, r8, asr #6
   18eb8:	andeq	r9, r1, r8, asr #6
   18ebc:	andeq	r9, r1, r8, asr #6
   18ec0:	andeq	r9, r1, r8, asr #6
   18ec4:	andeq	r9, r1, r8, asr #6
   18ec8:	andeq	r9, r1, r8, asr #6
   18ecc:	andeq	r9, r1, r8, asr #6
   18ed0:	andeq	r9, r1, r8, asr #6
   18ed4:	andeq	r9, r1, r8, asr #6
   18ed8:	andeq	r9, r1, r8, lsr #5
   18edc:	andeq	r9, r1, r0, lsl #6
   18ee0:	andeq	r9, r1, r8, asr #6
   18ee4:	andeq	r9, r1, r0, ror r2
   18ee8:	andeq	r9, r1, ip, asr #4
   18eec:	andeq	r9, r1, r0, lsr r3
   18ef0:	andeq	r9, r1, r8, asr #6
   18ef4:	andeq	r9, r1, r8, asr #6
   18ef8:	andeq	r9, r1, r8, asr #6
   18efc:	andeq	r9, r1, r8, asr #6
   18f00:	andeq	r9, r1, r0, lsl #6
   18f04:	andeq	r9, r1, ip, asr #3
   18f08:	andeq	r9, r1, ip, asr #3
   18f0c:	andeq	r9, r1, r8, asr #6
   18f10:	andeq	r9, r1, r8, asr #6
   18f14:	andeq	r9, r1, r8, asr #6
   18f18:	andeq	r9, r1, ip, asr #3
   18f1c:	andeq	r9, r1, r8, asr #6
   18f20:	andeq	r9, r1, r8, asr #6
   18f24:	andeq	r9, r1, ip, asr #3
   18f28:	andeq	r9, r1, r8, asr #6
   18f2c:	andeq	r9, r1, r8, asr #6
   18f30:	andeq	r9, r1, r8, asr #6
   18f34:	andeq	r9, r1, r8, asr #6
   18f38:	andeq	r9, r1, r8, asr #6
   18f3c:	andeq	r9, r1, r8, asr #6
   18f40:	andeq	r9, r1, r8, asr #6
   18f44:	andeq	r9, r1, r8, asr #6
   18f48:	andeq	r9, r1, r8, asr #6
   18f4c:	andeq	r9, r1, r8, asr #6
   18f50:	andeq	r9, r1, r8, asr #6
   18f54:	andeq	r9, r1, r8, asr #6
   18f58:	andeq	r9, r1, r8, asr #6
   18f5c:	andeq	r9, r1, r0, ror r2
   18f60:	ldrb	r3, [r7, #1]
   18f64:	cmp	r3, #61	; 0x3d
   18f68:	beq	19130 <__printf_chk@plt+0x81dc>
   18f6c:	mov	r0, #16
   18f70:	bl	20a60 <_Znwj@@Base>
   18f74:	mov	r4, r0
   18f78:	bl	15984 <__printf_chk@plt+0x4a30>
   18f7c:	ldr	r3, [pc, #1304]	; 1949c <__printf_chk@plt+0x8548>
   18f80:	ldr	r2, [sl, r6, lsl #3]
   18f84:	str	r3, [r4]
   18f88:	mov	r3, #0
   18f8c:	strb	r6, [r4, #12]
   18f90:	str	r2, [r4, #4]
   18f94:	strb	r3, [r4, #13]
   18f98:	strb	r3, [r4, #14]
   18f9c:	ldrb	r3, [r5]
   18fa0:	cmp	r3, #39	; 0x27
   18fa4:	beq	18fd0 <__printf_chk@plt+0x807c>
   18fa8:	b	19010 <__printf_chk@plt+0x80bc>
   18fac:	mov	r0, #20
   18fb0:	bl	20a60 <_Znwj@@Base>
   18fb4:	mov	r1, r4
   18fb8:	mov	r7, r0
   18fbc:	bl	18c44 <__printf_chk@plt+0x7cf0>
   18fc0:	ldrb	r3, [r5, #1]!
   18fc4:	mov	r4, r7
   18fc8:	cmp	r3, #39	; 0x27
   18fcc:	bne	19014 <__printf_chk@plt+0x80c0>
   18fd0:	cmp	r4, #0
   18fd4:	bne	18fac <__printf_chk@plt+0x8058>
   18fd8:	mov	r0, #16
   18fdc:	bl	20a60 <_Znwj@@Base>
   18fe0:	mov	r1, #0
   18fe4:	mov	r4, r0
   18fe8:	bl	15fec <__printf_chk@plt+0x5098>
   18fec:	b	18fac <__printf_chk@plt+0x8058>
   18ff0:	mov	r0, #16
   18ff4:	bl	20a60 <_Znwj@@Base>
   18ff8:	ldr	r1, [pc, #1184]	; 194a0 <__printf_chk@plt+0x854c>
   18ffc:	mov	r4, r0
   19000:	bl	18be0 <__printf_chk@plt+0x7c8c>
   19004:	ldrb	r3, [r5]
   19008:	cmp	r3, #39	; 0x27
   1900c:	beq	18fd0 <__printf_chk@plt+0x807c>
   19010:	mov	r7, r4
   19014:	cmp	r8, #0
   19018:	beq	190d8 <__printf_chk@plt+0x8184>
   1901c:	mov	r1, r7
   19020:	mov	r0, r8
   19024:	bl	16dec <__printf_chk@plt+0x5e98>
   19028:	ldrb	r6, [r5]
   1902c:	mov	r7, r5
   19030:	cmp	r6, #0
   19034:	bne	18cfc <__printf_chk@plt+0x7da8>
   19038:	mov	r0, fp
   1903c:	bl	10d38 <free@plt>
   19040:	cmp	r8, #0
   19044:	beq	1910c <__printf_chk@plt+0x81b8>
   19048:	ldr	r3, [pc, #1092]	; 19494 <__printf_chk@plt+0x8540>
   1904c:	ldr	r2, [sp, #4]
   19050:	mov	r0, r8
   19054:	ldr	r3, [r3]
   19058:	cmp	r2, r3
   1905c:	bne	19428 <__printf_chk@plt+0x84d4>
   19060:	add	sp, sp, #12
   19064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19068:	mov	r0, #16
   1906c:	bl	20a60 <_Znwj@@Base>
   19070:	ldr	r1, [pc, #1068]	; 194a4 <__printf_chk@plt+0x8550>
   19074:	mov	r4, r0
   19078:	bl	18be0 <__printf_chk@plt+0x7c8c>
   1907c:	b	18f9c <__printf_chk@plt+0x8048>
   19080:	ldrb	r3, [r7, #1]
   19084:	cmp	r3, #61	; 0x3d
   19088:	bne	18f6c <__printf_chk@plt+0x8018>
   1908c:	mov	r0, #16
   19090:	bl	20a60 <_Znwj@@Base>
   19094:	ldr	r1, [pc, #1036]	; 194a8 <__printf_chk@plt+0x8554>
   19098:	mov	r4, r0
   1909c:	bl	18be0 <__printf_chk@plt+0x7c8c>
   190a0:	add	r5, r7, #2
   190a4:	b	18f9c <__printf_chk@plt+0x8048>
   190a8:	mov	r0, #16
   190ac:	bl	20a60 <_Znwj@@Base>
   190b0:	ldr	r1, [pc, #1012]	; 194ac <__printf_chk@plt+0x8558>
   190b4:	mov	r4, r0
   190b8:	bl	18be0 <__printf_chk@plt+0x7c8c>
   190bc:	b	18f9c <__printf_chk@plt+0x8048>
   190c0:	mov	r0, #16
   190c4:	bl	20a60 <_Znwj@@Base>
   190c8:	ldr	r1, [pc, #992]	; 194b0 <__printf_chk@plt+0x855c>
   190cc:	mov	r4, r0
   190d0:	bl	18be0 <__printf_chk@plt+0x7c8c>
   190d4:	b	18f9c <__printf_chk@plt+0x8048>
   190d8:	cmp	r9, #0
   190dc:	beq	190f8 <__printf_chk@plt+0x81a4>
   190e0:	mov	r0, #32
   190e4:	bl	20a60 <_Znwj@@Base>
   190e8:	mov	r1, r9
   190ec:	mov	r8, r0
   190f0:	bl	16e7c <__printf_chk@plt+0x5f28>
   190f4:	b	1901c <__printf_chk@plt+0x80c8>
   190f8:	mov	r8, r9
   190fc:	ldrb	r6, [r5]
   19100:	mov	r9, r7
   19104:	mov	r7, r5
   19108:	b	18cf4 <__printf_chk@plt+0x7da0>
   1910c:	cmp	r9, #0
   19110:	movne	r8, r9
   19114:	bne	19048 <__printf_chk@plt+0x80f4>
   19118:	mov	r0, #16
   1911c:	bl	20a60 <_Znwj@@Base>
   19120:	mov	r1, r9
   19124:	mov	r8, r0
   19128:	bl	15fec <__printf_chk@plt+0x5098>
   1912c:	b	19048 <__printf_chk@plt+0x80f4>
   19130:	mov	r0, #16
   19134:	bl	20a60 <_Znwj@@Base>
   19138:	ldr	r1, [pc, #884]	; 194b4 <__printf_chk@plt+0x8560>
   1913c:	mov	r4, r0
   19140:	bl	18be0 <__printf_chk@plt+0x7c8c>
   19144:	b	190a0 <__printf_chk@plt+0x814c>
   19148:	ldr	r2, [pc, #872]	; 194b8 <__printf_chk@plt+0x8564>
   1914c:	ldr	r0, [pc, #872]	; 194bc <__printf_chk@plt+0x8568>
   19150:	mov	r3, r2
   19154:	mov	r1, r2
   19158:	bl	1376c <__printf_chk@plt+0x2818>
   1915c:	ldrb	r6, [r7, #1]
   19160:	cmp	r6, #39	; 0x27
   19164:	beq	18fd0 <__printf_chk@plt+0x807c>
   19168:	mov	r7, r5
   1916c:	b	18cf4 <__printf_chk@plt+0x7da0>
   19170:	mov	r0, #16
   19174:	bl	20a60 <_Znwj@@Base>
   19178:	ldr	r1, [pc, #832]	; 194c0 <__printf_chk@plt+0x856c>
   1917c:	mov	r4, r0
   19180:	bl	18be0 <__printf_chk@plt+0x7c8c>
   19184:	b	18f9c <__printf_chk@plt+0x8048>
   19188:	ldrb	r3, [r7, #2]
   1918c:	subs	r4, r3, #0
   19190:	beq	193fc <__printf_chk@plt+0x84a8>
   19194:	ldrb	r4, [r7, #3]
   19198:	strb	r3, [sp]
   1919c:	cmp	r4, #0
   191a0:	beq	193b8 <__printf_chk@plt+0x8464>
   191a4:	mov	r3, #0
   191a8:	mov	r0, #16
   191ac:	strb	r4, [sp, #1]
   191b0:	strb	r3, [sp, #2]
   191b4:	bl	20a60 <_Znwj@@Base>
   191b8:	mov	r1, sp
   191bc:	add	r5, r7, #4
   191c0:	mov	r4, r0
   191c4:	bl	18be0 <__printf_chk@plt+0x7c8c>
   191c8:	b	18f9c <__printf_chk@plt+0x8048>
   191cc:	ldrb	r3, [r7, #2]
   191d0:	cmp	r3, #40	; 0x28
   191d4:	beq	193e0 <__printf_chk@plt+0x848c>
   191d8:	cmp	r3, #91	; 0x5b
   191dc:	bne	19204 <__printf_chk@plt+0x82b0>
   191e0:	ldrb	r3, [r7, #3]
   191e4:	add	r5, r7, #3
   191e8:	cmp	r3, #0
   191ec:	cmpne	r3, #93	; 0x5d
   191f0:	beq	19204 <__printf_chk@plt+0x82b0>
   191f4:	ldrb	r3, [r5, #1]!
   191f8:	cmp	r3, #93	; 0x5d
   191fc:	cmpne	r3, #0
   19200:	bne	191f4 <__printf_chk@plt+0x82a0>
   19204:	cmp	r3, #0
   19208:	beq	19390 <__printf_chk@plt+0x843c>
   1920c:	add	r5, r5, #1
   19210:	sub	r4, r5, r7
   19214:	add	r0, r4, #1
   19218:	bl	10d98 <_Znaj@plt>
   1921c:	mov	r2, r4
   19220:	mov	r1, r7
   19224:	mov	r6, r0
   19228:	bl	10e4c <memcpy@plt>
   1922c:	mov	r3, #0
   19230:	strb	r3, [r6, r4]
   19234:	mov	r0, #16
   19238:	bl	20a60 <_Znwj@@Base>
   1923c:	mov	r1, r6
   19240:	mov	r4, r0
   19244:	bl	15fec <__printf_chk@plt+0x5098>
   19248:	b	18f9c <__printf_chk@plt+0x8048>
   1924c:	mov	r3, #0
   19250:	mov	r0, #16
   19254:	strb	r4, [sp]
   19258:	strb	r3, [sp, #1]
   1925c:	bl	20a60 <_Znwj@@Base>
   19260:	mov	r1, sp
   19264:	mov	r4, r0
   19268:	bl	18be0 <__printf_chk@plt+0x7c8c>
   1926c:	b	18f9c <__printf_chk@plt+0x8048>
   19270:	mov	r2, #92	; 0x5c
   19274:	mov	r3, #0
   19278:	mov	r0, sp
   1927c:	strb	r4, [sp, #1]
   19280:	strb	r2, [sp]
   19284:	strb	r3, [sp, #2]
   19288:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   1928c:	mov	r6, r0
   19290:	mov	r0, #16
   19294:	bl	20a60 <_Znwj@@Base>
   19298:	mov	r1, r6
   1929c:	mov	r4, r0
   192a0:	bl	15fec <__printf_chk@plt+0x5098>
   192a4:	b	18f9c <__printf_chk@plt+0x8048>
   192a8:	ldrb	r3, [r7, #2]
   192ac:	cmp	r3, #93	; 0x5d
   192b0:	beq	19420 <__printf_chk@plt+0x84cc>
   192b4:	cmp	r3, #0
   192b8:	beq	19390 <__printf_chk@plt+0x843c>
   192bc:	mov	r3, r5
   192c0:	b	192cc <__printf_chk@plt+0x8378>
   192c4:	cmp	r2, #0
   192c8:	beq	1938c <__printf_chk@plt+0x8438>
   192cc:	ldrb	r2, [r3, #1]!
   192d0:	cmp	r2, #93	; 0x5d
   192d4:	bne	192c4 <__printf_chk@plt+0x8370>
   192d8:	mov	r6, r3
   192dc:	mov	r3, #0
   192e0:	strb	r3, [r6], #1
   192e4:	mov	r0, #16
   192e8:	bl	20a60 <_Znwj@@Base>
   192ec:	mov	r1, r5
   192f0:	mov	r4, r0
   192f4:	bl	18be0 <__printf_chk@plt+0x7c8c>
   192f8:	mov	r5, r6
   192fc:	b	18f9c <__printf_chk@plt+0x8048>
   19300:	mov	r0, #16
   19304:	bl	20a60 <_Znwj@@Base>
   19308:	mov	r4, r0
   1930c:	bl	15984 <__printf_chk@plt+0x4a30>
   19310:	ldr	r3, [sl, #736]	; 0x2e0
   19314:	ldr	r1, [pc, #384]	; 1949c <__printf_chk@plt+0x8548>
   19318:	mov	r2, #92	; 0x5c
   1931c:	strh	r2, [r4, #12]
   19320:	stm	r4, {r1, r3}
   19324:	mov	r3, #0
   19328:	strb	r3, [r4, #14]
   1932c:	b	18f9c <__printf_chk@plt+0x8048>
   19330:	mov	r0, #16
   19334:	bl	20a60 <_Znwj@@Base>
   19338:	ldr	r1, [pc, #388]	; 194c4 <__printf_chk@plt+0x8570>
   1933c:	mov	r4, r0
   19340:	bl	18be0 <__printf_chk@plt+0x7c8c>
   19344:	b	18f9c <__printf_chk@plt+0x8048>
   19348:	ldr	r2, [pc, #360]	; 194b8 <__printf_chk@plt+0x8564>
   1934c:	ldr	r0, [pc, #372]	; 194c8 <__printf_chk@plt+0x8574>
   19350:	mov	r1, r2
   19354:	mov	r3, r2
   19358:	bl	1376c <__printf_chk@plt+0x2818>
   1935c:	mov	r0, r7
   19360:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   19364:	mov	r6, r0
   19368:	mov	r0, #16
   1936c:	bl	20a60 <_Znwj@@Base>
   19370:	mov	r1, r6
   19374:	mov	r4, r0
   19378:	bl	15fec <__printf_chk@plt+0x5098>
   1937c:	mov	r0, r5
   19380:	bl	10e64 <strlen@plt>
   19384:	add	r5, r5, r0
   19388:	b	18f9c <__printf_chk@plt+0x8048>
   1938c:	mov	r5, r3
   19390:	ldr	r2, [pc, #288]	; 194b8 <__printf_chk@plt+0x8564>
   19394:	ldr	r0, [pc, #288]	; 194bc <__printf_chk@plt+0x8568>
   19398:	mov	r3, r2
   1939c:	mov	r1, r2
   193a0:	bl	1376c <__printf_chk@plt+0x2818>
   193a4:	ldrb	r6, [r5]
   193a8:	cmp	r6, #39	; 0x27
   193ac:	bne	19168 <__printf_chk@plt+0x8214>
   193b0:	mov	r4, #0
   193b4:	b	18fd0 <__printf_chk@plt+0x807c>
   193b8:	ldr	r2, [pc, #248]	; 194b8 <__printf_chk@plt+0x8564>
   193bc:	ldr	r0, [pc, #248]	; 194bc <__printf_chk@plt+0x8568>
   193c0:	mov	r3, r2
   193c4:	mov	r1, r2
   193c8:	bl	1376c <__printf_chk@plt+0x2818>
   193cc:	ldrb	r6, [r7, #3]
   193d0:	add	r5, r7, #3
   193d4:	cmp	r6, #39	; 0x27
   193d8:	beq	18fd0 <__printf_chk@plt+0x807c>
   193dc:	b	19168 <__printf_chk@plt+0x8214>
   193e0:	ldrb	r3, [r7, #3]
   193e4:	cmp	r3, #0
   193e8:	addeq	r5, r7, #3
   193ec:	beq	19390 <__printf_chk@plt+0x843c>
   193f0:	add	r5, r7, #4
   193f4:	ldrb	r3, [r7, #4]
   193f8:	b	19204 <__printf_chk@plt+0x82b0>
   193fc:	ldr	r2, [pc, #180]	; 194b8 <__printf_chk@plt+0x8564>
   19400:	ldr	r0, [pc, #180]	; 194bc <__printf_chk@plt+0x8568>
   19404:	mov	r3, r2
   19408:	mov	r1, r2
   1940c:	bl	1376c <__printf_chk@plt+0x2818>
   19410:	ldrb	r6, [r7, #2]
   19414:	cmp	r6, #39	; 0x27
   19418:	beq	18fd0 <__printf_chk@plt+0x807c>
   1941c:	b	19168 <__printf_chk@plt+0x8214>
   19420:	mov	r3, r5
   19424:	b	192d8 <__printf_chk@plt+0x8384>
   19428:	bl	10de0 <__stack_chk_fail@plt>
   1942c:	mov	r0, r4
   19430:	bl	20ab0 <_ZdlPv@@Base>
   19434:	bl	10dec <__cxa_end_cleanup@plt>
   19438:	b	1942c <__printf_chk@plt+0x84d8>
   1943c:	b	1942c <__printf_chk@plt+0x84d8>
   19440:	b	1942c <__printf_chk@plt+0x84d8>
   19444:	b	1942c <__printf_chk@plt+0x84d8>
   19448:	b	1942c <__printf_chk@plt+0x84d8>
   1944c:	b	1942c <__printf_chk@plt+0x84d8>
   19450:	b	1942c <__printf_chk@plt+0x84d8>
   19454:	b	1942c <__printf_chk@plt+0x84d8>
   19458:	b	1942c <__printf_chk@plt+0x84d8>
   1945c:	mov	r0, r7
   19460:	bl	20ab0 <_ZdlPv@@Base>
   19464:	bl	10dec <__cxa_end_cleanup@plt>
   19468:	b	1942c <__printf_chk@plt+0x84d8>
   1946c:	b	1942c <__printf_chk@plt+0x84d8>
   19470:	b	1942c <__printf_chk@plt+0x84d8>
   19474:	b	1942c <__printf_chk@plt+0x84d8>
   19478:	b	1942c <__printf_chk@plt+0x84d8>
   1947c:	mov	r0, r8
   19480:	bl	20ab0 <_ZdlPv@@Base>
   19484:	bl	10dec <__cxa_end_cleanup@plt>
   19488:	b	1942c <__printf_chk@plt+0x84d8>
   1948c:	b	1947c <__printf_chk@plt+0x8528>
   19490:	b	1942c <__printf_chk@plt+0x84d8>
   19494:			; <UNDEFINED> instruction: 0x0003bdb8
   19498:	andeq	lr, r3, ip, lsl #31
   1949c:	andeq	r6, r2, r8, ror r5
   194a0:	muleq	r2, r0, r7
   194a4:			; <UNDEFINED> instruction: 0x000267bc
   194a8:	muleq	r2, ip, r7
   194ac:	muleq	r2, r4, r7
   194b0:	muleq	r2, r8, r7
   194b4:	andeq	r6, r2, r0, lsr #15
   194b8:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   194bc:	andeq	r6, r2, r0, asr #15
   194c0:	ldrdeq	r6, [r2], -r0
   194c4:	andeq	r6, r2, ip, asr #15
   194c8:	ldrdeq	r6, [r2], -r4
   194cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   194d0:	sub	sp, sp, #28
   194d4:	ldr	r7, [pc, #312]	; 19614 <__printf_chk@plt+0x86c0>
   194d8:	subs	r8, r1, #0
   194dc:	mov	r6, r0
   194e0:	ldr	r3, [r7]
   194e4:	str	r3, [sp, #20]
   194e8:	beq	19600 <__printf_chk@plt+0x86ac>
   194ec:	ldr	r9, [pc, #292]	; 19618 <__printf_chk@plt+0x86c4>
   194f0:	ldr	r0, [r9, #2424]	; 0x978
   194f4:	cmp	r0, #0
   194f8:	beq	19584 <__printf_chk@plt+0x8630>
   194fc:	add	r4, r9, #2416	; 0x970
   19500:	add	r4, r4, #12
   19504:	mov	r5, #0
   19508:	b	1951c <__printf_chk@plt+0x85c8>
   1950c:	ldr	r0, [r4], #4
   19510:	add	r5, r5, #1
   19514:	cmp	r0, #0
   19518:	beq	19584 <__printf_chk@plt+0x8630>
   1951c:	mov	r1, r6
   19520:	bl	10eac <strcmp@plt>
   19524:	cmp	r0, #0
   19528:	bne	1950c <__printf_chk@plt+0x85b8>
   1952c:	ldr	r0, [r9, #2464]	; 0x9a0
   19530:	cmp	r0, #0
   19534:	bne	19594 <__printf_chk@plt+0x8640>
   19538:	mvn	r4, #0
   1953c:	mov	r0, r8
   19540:	bl	18cc8 <__printf_chk@plt+0x7d74>
   19544:	mov	r2, r4
   19548:	mov	r1, r5
   1954c:	ldr	r3, [r0]
   19550:	mov	r6, r0
   19554:	ldr	r3, [r3, #48]	; 0x30
   19558:	blx	r3
   1955c:	ldr	r3, [r6]
   19560:	mov	r0, r6
   19564:	ldr	r3, [r3, #8]
   19568:	blx	r3
   1956c:	ldr	r2, [sp, #20]
   19570:	ldr	r3, [r7]
   19574:	cmp	r2, r3
   19578:	bne	19610 <__printf_chk@plt+0x86bc>
   1957c:	add	sp, sp, #28
   19580:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19584:	ldr	r0, [r9, #2464]	; 0x9a0
   19588:	cmp	r0, #0
   1958c:	beq	195cc <__printf_chk@plt+0x8678>
   19590:	mvn	r5, #0
   19594:	ldr	r9, [pc, #128]	; 1961c <__printf_chk@plt+0x86c8>
   19598:	mov	r4, #0
   1959c:	b	195b0 <__printf_chk@plt+0x865c>
   195a0:	ldr	r0, [r9], #4
   195a4:	add	r4, r4, #1
   195a8:	cmp	r0, #0
   195ac:	beq	195c4 <__printf_chk@plt+0x8670>
   195b0:	mov	r1, r6
   195b4:	bl	10eac <strcmp@plt>
   195b8:	cmp	r0, #0
   195bc:	bne	195a0 <__printf_chk@plt+0x864c>
   195c0:	b	1953c <__printf_chk@plt+0x85e8>
   195c4:	cmn	r5, #1
   195c8:	bne	19538 <__printf_chk@plt+0x85e4>
   195cc:	mov	r1, r6
   195d0:	mov	r0, sp
   195d4:	bl	1f384 <__printf_chk@plt+0xe430>
   195d8:	ldr	r3, [pc, #64]	; 19620 <__printf_chk@plt+0x86cc>
   195dc:	mov	r1, sp
   195e0:	mov	r2, r3
   195e4:	ldr	r0, [pc, #56]	; 19624 <__printf_chk@plt+0x86d0>
   195e8:	bl	1f770 <__printf_chk@plt+0xe81c>
   195ec:	cmp	r8, #0
   195f0:	beq	1956c <__printf_chk@plt+0x8618>
   195f4:	mov	r0, r8
   195f8:	bl	10e10 <_ZdaPv@plt>
   195fc:	b	1956c <__printf_chk@plt+0x8618>
   19600:	ldr	r1, [pc, #32]	; 19628 <__printf_chk@plt+0x86d4>
   19604:	ldr	r0, [pc, #32]	; 1962c <__printf_chk@plt+0x86d8>
   19608:	bl	1ef88 <__printf_chk@plt+0xe034>
   1960c:	b	194ec <__printf_chk@plt+0x8598>
   19610:	bl	10de0 <__stack_chk_fail@plt>
   19614:			; <UNDEFINED> instruction: 0x0003bdb8
   19618:	ldrdeq	ip, [r3], -r8
   1961c:	andeq	ip, r3, ip, ror fp
   19620:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   19624:	andeq	r6, r2, r4, ror #15
   19628:	andeq	r6, r2, r4, lsr #14
   1962c:			; <UNDEFINED> instruction: 0x000002bb
   19630:	ldr	r3, [pc, #20]	; 1964c <__printf_chk@plt+0x86f8>
   19634:	push	{r4, lr}
   19638:	mov	r4, r0
   1963c:	str	r3, [r0]
   19640:	bl	159b8 <__printf_chk@plt+0x4a64>
   19644:	mov	r0, r4
   19648:	pop	{r4, pc}
   1964c:	andeq	r5, r2, r8, lsr #14
   19650:	ldr	r3, [pc, #40]	; 19680 <__printf_chk@plt+0x872c>
   19654:	push	{r4, lr}
   19658:	mov	r4, r0
   1965c:	str	r3, [r0]
   19660:	bl	159b8 <__printf_chk@plt+0x4a64>
   19664:	mov	r0, r4
   19668:	bl	20ab0 <_ZdlPv@@Base>
   1966c:	mov	r0, r4
   19670:	pop	{r4, pc}
   19674:	mov	r0, r4
   19678:	bl	20ab0 <_ZdlPv@@Base>
   1967c:	bl	10dec <__cxa_end_cleanup@plt>
   19680:	andeq	r5, r2, r8, lsr #14
   19684:	ldr	r3, [r0, #12]
   19688:	mov	r0, r3
   1968c:	ldr	r3, [r3]
   19690:	ldr	r3, [r3, #40]	; 0x28
   19694:	bx	r3
   19698:	ldr	r3, [r0, #12]
   1969c:	bic	r1, r1, #2
   196a0:	mov	r0, r3
   196a4:	ldr	r3, [r3]
   196a8:	ldr	r3, [r3, #52]	; 0x34
   196ac:	bx	r3
   196b0:	push	{r4, r5, r6, lr}
   196b4:	mov	r4, r0
   196b8:	ldr	r0, [r0, #20]
   196bc:	mov	r5, r1
   196c0:	cmp	r0, #0
   196c4:	beq	196d8 <__printf_chk@plt+0x8784>
   196c8:	ldr	r3, [r0]
   196cc:	add	r1, r1, #1
   196d0:	ldr	r3, [r3, #56]	; 0x38
   196d4:	blx	r3
   196d8:	ldr	r0, [r4, #16]
   196dc:	cmp	r0, #0
   196e0:	beq	196f4 <__printf_chk@plt+0x87a0>
   196e4:	ldr	r3, [r0]
   196e8:	add	r1, r5, #1
   196ec:	ldr	r3, [r3, #56]	; 0x38
   196f0:	blx	r3
   196f4:	ldr	r3, [r4, #12]
   196f8:	mov	r1, r5
   196fc:	mov	r0, r3
   19700:	ldr	r3, [r3]
   19704:	pop	{r4, r5, r6, lr}
   19708:	ldr	r3, [r3, #56]	; 0x38
   1970c:	bx	r3
   19710:	push	{r4, lr}
   19714:	mov	r4, r0
   19718:	ldr	r0, [r0, #16]
   1971c:	ldr	r3, [pc, #72]	; 1976c <__printf_chk@plt+0x8818>
   19720:	cmp	r0, #0
   19724:	str	r3, [r4]
   19728:	beq	19738 <__printf_chk@plt+0x87e4>
   1972c:	ldr	r3, [r0]
   19730:	ldr	r3, [r3, #8]
   19734:	blx	r3
   19738:	ldr	r0, [r4, #20]
   1973c:	cmp	r0, #0
   19740:	beq	19750 <__printf_chk@plt+0x87fc>
   19744:	ldr	r3, [r0]
   19748:	ldr	r3, [r3, #8]
   1974c:	blx	r3
   19750:	mov	r0, r4
   19754:	bl	15f70 <__printf_chk@plt+0x501c>
   19758:	mov	r0, r4
   1975c:	pop	{r4, pc}
   19760:	mov	r0, r4
   19764:	bl	15f70 <__printf_chk@plt+0x501c>
   19768:	bl	10dec <__cxa_end_cleanup@plt>
   1976c:	andeq	r7, r2, r4, asr r6
   19770:	push	{r4, lr}
   19774:	mov	r4, r0
   19778:	bl	19710 <__printf_chk@plt+0x87bc>
   1977c:	mov	r0, r4
   19780:	bl	20ab0 <_ZdlPv@@Base>
   19784:	mov	r0, r4
   19788:	pop	{r4, pc}
   1978c:	mov	r0, r4
   19790:	bl	20ab0 <_ZdlPv@@Base>
   19794:	bl	10dec <__cxa_end_cleanup@plt>
   19798:	ldr	r3, [pc, #548]	; 199c4 <__printf_chk@plt+0x8a70>
   1979c:	push	{r4, r5, r6, lr}
   197a0:	mov	r4, r0
   197a4:	ldr	r5, [r3]
   197a8:	cmp	r5, #0
   197ac:	bne	198c0 <__printf_chk@plt+0x896c>
   197b0:	ldr	r3, [r0, #12]
   197b4:	mov	r0, r3
   197b8:	ldr	r3, [r3]
   197bc:	ldr	r3, [r3, #24]
   197c0:	blx	r3
   197c4:	ldr	r3, [r4, #20]
   197c8:	cmp	r3, #0
   197cc:	beq	1982c <__printf_chk@plt+0x88d8>
   197d0:	ldr	r1, [pc, #496]	; 199c8 <__printf_chk@plt+0x8a74>
   197d4:	mov	r0, #1
   197d8:	bl	10f54 <__printf_chk@plt>
   197dc:	ldr	r2, [r4, #8]
   197e0:	ldr	r1, [pc, #484]	; 199cc <__printf_chk@plt+0x8a78>
   197e4:	mov	r0, #1
   197e8:	bl	10f54 <__printf_chk@plt>
   197ec:	ldr	r2, [r4, #8]
   197f0:	ldr	r1, [pc, #472]	; 199d0 <__printf_chk@plt+0x8a7c>
   197f4:	mov	r0, #1
   197f8:	bl	10f54 <__printf_chk@plt>
   197fc:	ldr	r3, [r4, #20]
   19800:	mov	r0, r3
   19804:	ldr	r3, [r3]
   19808:	ldr	r3, [r3, #24]
   1980c:	blx	r3
   19810:	ldr	r1, [pc, #444]	; 199d4 <__printf_chk@plt+0x8a80>
   19814:	ldr	r2, [r4, #8]
   19818:	mov	r0, #1
   1981c:	bl	10f54 <__printf_chk@plt>
   19820:	ldr	r1, [pc, #432]	; 199d8 <__printf_chk@plt+0x8a84>
   19824:	mov	r0, #1
   19828:	bl	10f54 <__printf_chk@plt>
   1982c:	ldr	r3, [r4, #16]
   19830:	cmp	r3, #0
   19834:	beq	198a8 <__printf_chk@plt+0x8954>
   19838:	ldr	r1, [pc, #392]	; 199c8 <__printf_chk@plt+0x8a74>
   1983c:	mov	r0, #1
   19840:	bl	10f54 <__printf_chk@plt>
   19844:	ldr	r2, [r4, #8]
   19848:	ldr	r1, [pc, #396]	; 199dc <__printf_chk@plt+0x8a88>
   1984c:	mov	r0, #1
   19850:	bl	10f54 <__printf_chk@plt>
   19854:	ldr	r2, [r4, #8]
   19858:	ldr	r1, [pc, #368]	; 199d0 <__printf_chk@plt+0x8a7c>
   1985c:	mov	r0, #1
   19860:	bl	10f54 <__printf_chk@plt>
   19864:	ldr	r3, [r4, #12]
   19868:	ldr	r1, [pc, #368]	; 199e0 <__printf_chk@plt+0x8a8c>
   1986c:	mov	r0, #1
   19870:	ldr	r2, [r3, #8]
   19874:	bl	10f54 <__printf_chk@plt>
   19878:	ldr	r3, [r4, #16]
   1987c:	mov	r0, r3
   19880:	ldr	r3, [r3]
   19884:	ldr	r3, [r3, #24]
   19888:	blx	r3
   1988c:	ldr	r1, [pc, #320]	; 199d4 <__printf_chk@plt+0x8a80>
   19890:	ldr	r2, [r4, #8]
   19894:	mov	r0, #1
   19898:	bl	10f54 <__printf_chk@plt>
   1989c:	ldr	r1, [pc, #308]	; 199d8 <__printf_chk@plt+0x8a84>
   198a0:	mov	r0, #1
   198a4:	bl	10f54 <__printf_chk@plt>
   198a8:	ldrd	r2, [r4, #8]
   198ac:	ldr	r1, [pc, #304]	; 199e4 <__printf_chk@plt+0x8a90>
   198b0:	mov	r0, #1
   198b4:	ldr	r3, [r3, #8]
   198b8:	pop	{r4, r5, r6, lr}
   198bc:	b	10f54 <__printf_chk@plt>
   198c0:	cmp	r5, #1
   198c4:	popne	{r4, r5, r6, pc}
   198c8:	ldrd	r2, [r0, #16]
   198cc:	cmp	r3, #0
   198d0:	beq	19978 <__printf_chk@plt+0x8a24>
   198d4:	cmp	r2, #0
   198d8:	beq	19934 <__printf_chk@plt+0x89e0>
   198dc:	ldr	r1, [pc, #260]	; 199e8 <__printf_chk@plt+0x8a94>
   198e0:	mov	r0, r5
   198e4:	bl	10f54 <__printf_chk@plt>
   198e8:	ldr	r3, [r4, #12]
   198ec:	mov	r0, r3
   198f0:	ldr	r3, [r3]
   198f4:	ldr	r3, [r3, #24]
   198f8:	blx	r3
   198fc:	ldr	r3, [r4, #16]
   19900:	mov	r0, r3
   19904:	ldr	r3, [r3]
   19908:	ldr	r3, [r3, #24]
   1990c:	blx	r3
   19910:	ldr	r3, [r4, #20]
   19914:	mov	r0, r3
   19918:	ldr	r3, [r3]
   1991c:	ldr	r3, [r3, #24]
   19920:	blx	r3
   19924:	mov	r0, r5
   19928:	ldr	r1, [pc, #188]	; 199ec <__printf_chk@plt+0x8a98>
   1992c:	pop	{r4, r5, r6, lr}
   19930:	b	10f54 <__printf_chk@plt>
   19934:	ldr	r1, [pc, #180]	; 199f0 <__printf_chk@plt+0x8a9c>
   19938:	mov	r0, r5
   1993c:	bl	10f54 <__printf_chk@plt>
   19940:	ldr	r3, [r4, #12]
   19944:	mov	r0, r3
   19948:	ldr	r3, [r3]
   1994c:	ldr	r3, [r3, #24]
   19950:	blx	r3
   19954:	ldr	r3, [r4, #20]
   19958:	mov	r0, r3
   1995c:	ldr	r3, [r3]
   19960:	ldr	r3, [r3, #24]
   19964:	blx	r3
   19968:	mov	r0, r5
   1996c:	ldr	r1, [pc, #128]	; 199f4 <__printf_chk@plt+0x8aa0>
   19970:	pop	{r4, r5, r6, lr}
   19974:	b	10f54 <__printf_chk@plt>
   19978:	cmp	r2, #0
   1997c:	popeq	{r4, r5, r6, pc}
   19980:	ldr	r1, [pc, #112]	; 199f8 <__printf_chk@plt+0x8aa4>
   19984:	mov	r0, r5
   19988:	bl	10f54 <__printf_chk@plt>
   1998c:	ldr	r3, [r4, #12]
   19990:	mov	r0, r3
   19994:	ldr	r3, [r3]
   19998:	ldr	r3, [r3, #24]
   1999c:	blx	r3
   199a0:	ldr	r3, [r4, #16]
   199a4:	mov	r0, r3
   199a8:	ldr	r3, [r3]
   199ac:	ldr	r3, [r3, #24]
   199b0:	blx	r3
   199b4:	mov	r0, r5
   199b8:	ldr	r1, [pc, #60]	; 199fc <__printf_chk@plt+0x8aa8>
   199bc:	pop	{r4, r5, r6, lr}
   199c0:	b	10f54 <__printf_chk@plt>
   199c4:	ldrdeq	ip, [r3], -r4
   199c8:	andeq	r5, r2, r4, asr pc
   199cc:	andeq	r5, r2, ip, asr pc
   199d0:	andeq	r5, r2, r4, asr #30
   199d4:	ldrdeq	r5, [r2], -r4
   199d8:			; <UNDEFINED> instruction: 0x000263b8
   199dc:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   199e0:	andeq	r7, r2, ip, lsr #13
   199e4:			; <UNDEFINED> instruction: 0x000276bc
   199e8:	ldrdeq	r7, [r2], -r4
   199ec:	andeq	r7, r2, r0, ror #13
   199f0:	andeq	r7, r2, ip, ror #13
   199f4:	strdeq	r7, [r2], -r4
   199f8:	strdeq	r7, [r2], -ip
   199fc:	andeq	r7, r2, r4, lsl #14
   19a00:	ldr	r3, [r0, #12]
   19a04:	push	{r4, r5, r6, r7, r8, lr}
   19a08:	mov	r4, r0
   19a0c:	mov	r0, r3
   19a10:	ldr	r3, [r3]
   19a14:	sub	sp, sp, #16
   19a18:	mov	r5, r1
   19a1c:	ldr	r3, [r3, #12]
   19a20:	blx	r3
   19a24:	ldr	r3, [r4, #12]
   19a28:	mov	r7, r0
   19a2c:	mov	r0, r3
   19a30:	ldr	r3, [r3]
   19a34:	ldr	r3, [r3, #16]
   19a38:	blx	r3
   19a3c:	ldr	r2, [r4, #8]
   19a40:	ldr	r1, [pc, #1012]	; 19e3c <__printf_chk@plt+0x8ee8>
   19a44:	mov	r0, #1
   19a48:	bl	10f54 <__printf_chk@plt>
   19a4c:	cmp	r5, #1
   19a50:	bgt	19d40 <__printf_chk@plt+0x8dec>
   19a54:	ldr	r3, [pc, #996]	; 19e40 <__printf_chk@plt+0x8eec>
   19a58:	ldr	r3, [r3]
   19a5c:	cmp	r3, #0
   19a60:	beq	19d40 <__printf_chk@plt+0x8dec>
   19a64:	ldr	r2, [r4, #8]
   19a68:	ldr	r1, [pc, #980]	; 19e44 <__printf_chk@plt+0x8ef0>
   19a6c:	mov	r0, #1
   19a70:	bl	10f54 <__printf_chk@plt>
   19a74:	ldr	r6, [r4, #16]
   19a78:	cmp	r6, #0
   19a7c:	beq	19aa0 <__printf_chk@plt+0x8b4c>
   19a80:	ldr	r3, [r6]
   19a84:	mov	r0, r5
   19a88:	ldr	r8, [r3, #12]
   19a8c:	bl	155d0 <__printf_chk@plt+0x467c>
   19a90:	bl	155dc <__printf_chk@plt+0x4688>
   19a94:	mov	r1, r0
   19a98:	mov	r0, r6
   19a9c:	blx	r8
   19aa0:	ldr	r6, [r4, #20]
   19aa4:	cmp	r6, #0
   19aa8:	beq	19ac8 <__printf_chk@plt+0x8b74>
   19aac:	ldr	r3, [r6]
   19ab0:	mov	r0, r5
   19ab4:	ldr	r8, [r3, #12]
   19ab8:	bl	155d0 <__printf_chk@plt+0x467c>
   19abc:	mov	r1, r0
   19ac0:	mov	r0, r6
   19ac4:	blx	r8
   19ac8:	ldr	r3, [r4, #12]
   19acc:	mov	r0, r3
   19ad0:	ldr	r3, [r3]
   19ad4:	ldr	r3, [r3, #36]	; 0x24
   19ad8:	blx	r3
   19adc:	cmp	r0, #0
   19ae0:	beq	19d54 <__printf_chk@plt+0x8e00>
   19ae4:	ldr	r2, [r4, #8]
   19ae8:	ldr	r1, [pc, #856]	; 19e48 <__printf_chk@plt+0x8ef4>
   19aec:	mov	r0, #1
   19af0:	bl	10f54 <__printf_chk@plt>
   19af4:	ldr	r2, [r4, #8]
   19af8:	ldr	r1, [pc, #844]	; 19e4c <__printf_chk@plt+0x8ef8>
   19afc:	mov	r0, #1
   19b00:	bl	10f54 <__printf_chk@plt>
   19b04:	ldr	r2, [r4, #8]
   19b08:	ldr	r1, [pc, #832]	; 19e50 <__printf_chk@plt+0x8efc>
   19b0c:	mov	r0, #1
   19b10:	bl	10f54 <__printf_chk@plt>
   19b14:	ldr	r2, [r4, #20]
   19b18:	cmp	r2, #0
   19b1c:	beq	19db4 <__printf_chk@plt+0x8e60>
   19b20:	cmp	r5, #3
   19b24:	beq	19d48 <__printf_chk@plt+0x8df4>
   19b28:	tst	r5, #1
   19b2c:	ldrne	r3, [pc, #800]	; 19e54 <__printf_chk@plt+0x8f00>
   19b30:	ldreq	r3, [pc, #800]	; 19e58 <__printf_chk@plt+0x8f04>
   19b34:	ldr	r0, [r3]
   19b38:	ldr	r5, [pc, #796]	; 19e5c <__printf_chk@plt+0x8f08>
   19b3c:	ldr	r3, [r4, #8]
   19b40:	ldr	r1, [pc, #792]	; 19e60 <__printf_chk@plt+0x8f0c>
   19b44:	ldr	ip, [r5]
   19b48:	str	ip, [sp, #8]
   19b4c:	ldr	r2, [r2, #8]
   19b50:	stm	sp, {r0, r2}
   19b54:	mov	r2, r3
   19b58:	mov	r0, #1
   19b5c:	bl	10f54 <__printf_chk@plt>
   19b60:	ldr	r3, [r4, #16]
   19b64:	cmp	r3, #0
   19b68:	beq	19c24 <__printf_chk@plt+0x8cd0>
   19b6c:	ldr	r2, [pc, #752]	; 19e64 <__printf_chk@plt+0x8f10>
   19b70:	ldr	r3, [r4, #8]
   19b74:	ldr	r1, [pc, #748]	; 19e68 <__printf_chk@plt+0x8f14>
   19b78:	ldr	r2, [r2]
   19b7c:	mov	r0, #1
   19b80:	str	r2, [sp]
   19b84:	mov	r2, r3
   19b88:	bl	10f54 <__printf_chk@plt>
   19b8c:	ldr	r3, [pc, #728]	; 19e6c <__printf_chk@plt+0x8f18>
   19b90:	ldr	r2, [r4, #20]
   19b94:	ldr	r1, [r4, #16]
   19b98:	ldr	r0, [r3]
   19b9c:	ldr	r3, [r4, #8]
   19ba0:	ldr	r2, [r2, #8]
   19ba4:	str	r3, [sp, #4]
   19ba8:	str	r0, [sp, #8]
   19bac:	ldr	r1, [r1, #8]
   19bb0:	mov	r0, #1
   19bb4:	str	r1, [sp]
   19bb8:	ldr	r1, [pc, #688]	; 19e70 <__printf_chk@plt+0x8f1c>
   19bbc:	bl	10f54 <__printf_chk@plt>
   19bc0:	ldr	r1, [pc, #684]	; 19e74 <__printf_chk@plt+0x8f20>
   19bc4:	mov	r0, #1
   19bc8:	bl	10f54 <__printf_chk@plt>
   19bcc:	ldr	r2, [r4, #8]
   19bd0:	ldr	r1, [pc, #672]	; 19e78 <__printf_chk@plt+0x8f24>
   19bd4:	mov	r0, #1
   19bd8:	bl	10f54 <__printf_chk@plt>
   19bdc:	ldr	r1, [r4, #20]
   19be0:	ldr	r3, [r4, #8]
   19be4:	ldr	r2, [r5]
   19be8:	ldr	r0, [r1, #8]
   19bec:	ldr	r1, [pc, #648]	; 19e7c <__printf_chk@plt+0x8f28>
   19bf0:	str	r0, [sp]
   19bf4:	mov	r0, #1
   19bf8:	bl	10f54 <__printf_chk@plt>
   19bfc:	ldr	r2, [r4, #8]
   19c00:	ldr	r1, [pc, #632]	; 19e80 <__printf_chk@plt+0x8f2c>
   19c04:	mov	r0, #1
   19c08:	bl	10f54 <__printf_chk@plt>
   19c0c:	ldr	r2, [r4, #8]
   19c10:	ldr	r1, [pc, #620]	; 19e84 <__printf_chk@plt+0x8f30>
   19c14:	mov	r0, #1
   19c18:	bl	10f54 <__printf_chk@plt>
   19c1c:	ldr	r0, [pc, #612]	; 19e88 <__printf_chk@plt+0x8f34>
   19c20:	bl	10d80 <puts@plt>
   19c24:	ldrd	r2, [r4, #8]
   19c28:	ldr	r1, [pc, #604]	; 19e8c <__printf_chk@plt+0x8f38>
   19c2c:	mov	r0, #1
   19c30:	ldr	r3, [r3, #8]
   19c34:	bl	10f54 <__printf_chk@plt>
   19c38:	ldr	r3, [r4, #16]
   19c3c:	cmp	r3, #0
   19c40:	beq	19df4 <__printf_chk@plt+0x8ea0>
   19c44:	ldr	r1, [r4, #20]
   19c48:	ldr	ip, [r4, #12]
   19c4c:	ldr	r0, [pc, #572]	; 19e90 <__printf_chk@plt+0x8f3c>
   19c50:	cmp	r1, #0
   19c54:	ldr	r2, [r3, #8]
   19c58:	ldr	r0, [r0]
   19c5c:	ldr	r3, [ip, #8]
   19c60:	beq	19da0 <__printf_chk@plt+0x8e4c>
   19c64:	str	r0, [sp, #4]
   19c68:	ldr	r1, [r1, #8]
   19c6c:	mov	r0, #1
   19c70:	str	r1, [sp]
   19c74:	ldr	r1, [pc, #536]	; 19e94 <__printf_chk@plt+0x8f40>
   19c78:	bl	10f54 <__printf_chk@plt>
   19c7c:	ldrd	r2, [r4, #8]
   19c80:	ldr	r1, [pc, #528]	; 19e98 <__printf_chk@plt+0x8f44>
   19c84:	mov	r0, #1
   19c88:	ldr	r3, [r3, #8]
   19c8c:	bl	10f54 <__printf_chk@plt>
   19c90:	ldr	r3, [r4, #20]
   19c94:	cmp	r3, #0
   19c98:	beq	19cb0 <__printf_chk@plt+0x8d5c>
   19c9c:	ldr	r3, [r3, #8]
   19ca0:	ldr	r2, [r4, #8]
   19ca4:	ldr	r1, [pc, #496]	; 19e9c <__printf_chk@plt+0x8f48>
   19ca8:	mov	r0, #1
   19cac:	bl	10f54 <__printf_chk@plt>
   19cb0:	ldr	r3, [r4, #16]
   19cb4:	cmp	r3, #0
   19cb8:	beq	19cd0 <__printf_chk@plt+0x8d7c>
   19cbc:	ldr	r3, [r3, #8]
   19cc0:	ldr	r2, [r4, #8]
   19cc4:	ldr	r1, [pc, #468]	; 19ea0 <__printf_chk@plt+0x8f4c>
   19cc8:	mov	r0, #1
   19ccc:	bl	10f54 <__printf_chk@plt>
   19cd0:	mov	r0, #10
   19cd4:	bl	10d8c <putchar@plt>
   19cd8:	ldrd	r2, [r4, #8]
   19cdc:	ldr	r1, [pc, #448]	; 19ea4 <__printf_chk@plt+0x8f50>
   19ce0:	mov	r0, #1
   19ce4:	ldr	r3, [r3, #8]
   19ce8:	bl	10f54 <__printf_chk@plt>
   19cec:	ldr	r3, [r4, #16]
   19cf0:	cmp	r3, #0
   19cf4:	beq	19d0c <__printf_chk@plt+0x8db8>
   19cf8:	ldr	r3, [r3, #8]
   19cfc:	ldr	r2, [r4, #8]
   19d00:	ldr	r1, [pc, #416]	; 19ea8 <__printf_chk@plt+0x8f54>
   19d04:	mov	r0, #1
   19d08:	bl	10f54 <__printf_chk@plt>
   19d0c:	ldr	r3, [r4, #20]
   19d10:	cmp	r3, #0
   19d14:	beq	19d2c <__printf_chk@plt+0x8dd8>
   19d18:	ldr	r3, [r3, #8]
   19d1c:	ldr	r2, [r4, #8]
   19d20:	ldr	r1, [pc, #388]	; 19eac <__printf_chk@plt+0x8f58>
   19d24:	mov	r0, #1
   19d28:	bl	10f54 <__printf_chk@plt>
   19d2c:	mov	r0, #10
   19d30:	bl	10d8c <putchar@plt>
   19d34:	mov	r0, r7
   19d38:	add	sp, sp, #16
   19d3c:	pop	{r4, r5, r6, r7, r8, pc}
   19d40:	bl	15938 <__printf_chk@plt+0x49e4>
   19d44:	b	19a64 <__printf_chk@plt+0x8b10>
   19d48:	ldr	r3, [pc, #352]	; 19eb0 <__printf_chk@plt+0x8f5c>
   19d4c:	ldr	r0, [r3]
   19d50:	b	19b38 <__printf_chk@plt+0x8be4>
   19d54:	ldr	r1, [pc, #344]	; 19eb4 <__printf_chk@plt+0x8f60>
   19d58:	ldr	r3, [r4, #12]
   19d5c:	ldr	r2, [r4, #8]
   19d60:	ldr	r1, [r1]
   19d64:	ldr	r3, [r3, #8]
   19d68:	mov	r0, #1
   19d6c:	str	r1, [sp]
   19d70:	ldr	r1, [pc, #320]	; 19eb8 <__printf_chk@plt+0x8f64>
   19d74:	bl	10f54 <__printf_chk@plt>
   19d78:	ldr	r1, [pc, #316]	; 19ebc <__printf_chk@plt+0x8f68>
   19d7c:	ldr	r3, [r4, #12]
   19d80:	ldr	r2, [r4, #8]
   19d84:	ldr	r1, [r1]
   19d88:	ldr	r3, [r3, #8]
   19d8c:	mov	r0, #1
   19d90:	str	r1, [sp]
   19d94:	ldr	r1, [pc, #292]	; 19ec0 <__printf_chk@plt+0x8f6c>
   19d98:	bl	10f54 <__printf_chk@plt>
   19d9c:	b	19b04 <__printf_chk@plt+0x8bb0>
   19da0:	str	r0, [sp]
   19da4:	ldr	r1, [pc, #280]	; 19ec4 <__printf_chk@plt+0x8f70>
   19da8:	mov	r0, #1
   19dac:	bl	10f54 <__printf_chk@plt>
   19db0:	b	19c7c <__printf_chk@plt+0x8d28>
   19db4:	ldr	r2, [r4, #16]
   19db8:	cmp	r2, #0
   19dbc:	beq	19e1c <__printf_chk@plt+0x8ec8>
   19dc0:	ldr	r0, [pc, #148]	; 19e5c <__printf_chk@plt+0x8f08>
   19dc4:	ldr	r1, [pc, #252]	; 19ec8 <__printf_chk@plt+0x8f74>
   19dc8:	ldr	r3, [r4, #8]
   19dcc:	ldr	r0, [r0]
   19dd0:	ldr	r1, [r1]
   19dd4:	str	r0, [sp, #8]
   19dd8:	ldr	r2, [r2, #8]
   19ddc:	mov	r0, #1
   19de0:	stm	sp, {r1, r2}
   19de4:	mov	r2, r3
   19de8:	ldr	r1, [pc, #220]	; 19ecc <__printf_chk@plt+0x8f78>
   19dec:	bl	10f54 <__printf_chk@plt>
   19df0:	b	19c24 <__printf_chk@plt+0x8cd0>
   19df4:	ldr	r3, [r4, #20]
   19df8:	cmp	r3, #0
   19dfc:	beq	19e30 <__printf_chk@plt+0x8edc>
   19e00:	ldr	r0, [pc, #136]	; 19e90 <__printf_chk@plt+0x8f3c>
   19e04:	ldr	r2, [r3, #8]
   19e08:	ldr	r1, [pc, #192]	; 19ed0 <__printf_chk@plt+0x8f7c>
   19e0c:	ldr	r3, [r0]
   19e10:	mov	r0, #1
   19e14:	bl	10f54 <__printf_chk@plt>
   19e18:	b	19c7c <__printf_chk@plt+0x8d28>
   19e1c:	ldr	r1, [pc, #176]	; 19ed4 <__printf_chk@plt+0x8f80>
   19e20:	mov	r0, #96	; 0x60
   19e24:	bl	1ef88 <__printf_chk@plt+0xe034>
   19e28:	ldr	r2, [r4, #16]
   19e2c:	b	19dc0 <__printf_chk@plt+0x8e6c>
   19e30:	mov	r0, #10
   19e34:	bl	10d8c <putchar@plt>
   19e38:	b	19c7c <__printf_chk@plt+0x8d28>
   19e3c:	andeq	r6, r2, r0, rrx
   19e40:	strdeq	ip, [r3], -r8
   19e44:	andeq	r6, r2, r4, ror r0
   19e48:	andeq	r7, r2, ip, lsl #14
   19e4c:	andeq	r7, r2, r8, lsl r7
   19e50:	andeq	r6, r2, r4, lsr #1
   19e54:	andeq	ip, r3, r0, lsr #3
   19e58:	muleq	r3, ip, r1
   19e5c:	andeq	ip, r3, r4, lsl #3
   19e60:	andeq	r7, r2, ip, lsr #15
   19e64:	muleq	r3, r0, r1
   19e68:	ldrdeq	r7, [r2], -r8
   19e6c:	muleq	r3, r8, r1
   19e70:	strdeq	r7, [r2], -r0
   19e74:	andeq	r7, r2, r8, lsr #16
   19e78:	andeq	r7, r2, ip, lsr r8
   19e7c:	andeq	r7, r2, r4, asr r8
   19e80:	andeq	r7, r2, r0, lsl #17
   19e84:	muleq	r2, r8, r8
   19e88:			; <UNDEFINED> instruction: 0x000278b0
   19e8c:	strdeq	r6, [r2], -ip
   19e90:	andeq	ip, r3, r0, asr #3
   19e94:			; <UNDEFINED> instruction: 0x000278b4
   19e98:	andeq	r7, r2, r4, lsl r9
   19e9c:	andeq	r7, r2, r8, lsr #18
   19ea0:	andeq	r7, r2, r0, asr #18
   19ea4:	andeq	r7, r2, r8, asr r9
   19ea8:	andeq	r7, r2, ip, ror #18
   19eac:	andeq	r7, r2, r4, lsl #19
   19eb0:	andeq	ip, r3, r4, lsr #3
   19eb4:	andeq	ip, r3, ip, lsl #3
   19eb8:	andeq	r7, r2, r4, lsr #14
   19ebc:	andeq	ip, r3, r8, lsl #3
   19ec0:	andeq	r7, r2, r0, asr #14
   19ec4:	andeq	r7, r2, r0, ror #17
   19ec8:	muleq	r3, r4, r1
   19ecc:	andeq	r7, r2, ip, ror r7
   19ed0:	andeq	r7, r2, r0, lsl #18
   19ed4:	andeq	r7, r2, r8, asr r7
   19ed8:	push	{r4, r5, r6, lr}
   19edc:	mov	r5, r0
   19ee0:	ldr	r4, [pc, #156]	; 19f84 <__printf_chk@plt+0x9030>
   19ee4:	ldr	r1, [pc, #156]	; 19f88 <__printf_chk@plt+0x9034>
   19ee8:	ldr	r0, [r4]
   19eec:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   19ef0:	ldr	r3, [r5, #12]
   19ef4:	mov	r0, r3
   19ef8:	ldr	r3, [r3]
   19efc:	ldr	r3, [r3]
   19f00:	blx	r3
   19f04:	ldr	r0, [r4]
   19f08:	ldr	r1, [pc, #124]	; 19f8c <__printf_chk@plt+0x9038>
   19f0c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   19f10:	ldr	r3, [r5, #16]
   19f14:	cmp	r3, #0
   19f18:	beq	19f48 <__printf_chk@plt+0x8ff4>
   19f1c:	ldr	r1, [pc, #108]	; 19f90 <__printf_chk@plt+0x903c>
   19f20:	ldr	r0, [r4]
   19f24:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   19f28:	ldr	r3, [r5, #16]
   19f2c:	mov	r0, r3
   19f30:	ldr	r3, [r3]
   19f34:	ldr	r3, [r3]
   19f38:	blx	r3
   19f3c:	ldr	r1, [pc, #72]	; 19f8c <__printf_chk@plt+0x9038>
   19f40:	ldr	r0, [r4]
   19f44:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   19f48:	ldr	r3, [r5, #20]
   19f4c:	cmp	r3, #0
   19f50:	popeq	{r4, r5, r6, pc}
   19f54:	ldr	r1, [pc, #56]	; 19f94 <__printf_chk@plt+0x9040>
   19f58:	ldr	r0, [r4]
   19f5c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   19f60:	ldr	r3, [r5, #20]
   19f64:	mov	r0, r3
   19f68:	ldr	r3, [r3]
   19f6c:	ldr	r3, [r3]
   19f70:	blx	r3
   19f74:	ldr	r0, [r4]
   19f78:	ldr	r1, [pc, #12]	; 19f8c <__printf_chk@plt+0x9038>
   19f7c:	pop	{r4, r5, r6, lr}
   19f80:	b	21cd8 <_ZdlPv@@Base+0x1228>
   19f84:	andeq	ip, r3, r8, asr #29
   19f88:	andeq	r8, r2, ip, asr #3
   19f8c:	andeq	r4, r2, r0, ror #18
   19f90:	muleq	r2, ip, r9
   19f94:	andeq	r7, r2, r4, lsr #19
   19f98:	ldr	r3, [r0]
   19f9c:	push	{r4, r5, r6, r7, r8, lr}
   19fa0:	mov	r5, r0
   19fa4:	ldr	r3, [r3, #28]
   19fa8:	mov	r7, r1
   19fac:	mov	r6, r2
   19fb0:	blx	r3
   19fb4:	subs	r4, r0, #0
   19fb8:	beq	19fe4 <__printf_chk@plt+0x9090>
   19fbc:	ldr	r5, [r4, #24]
   19fc0:	ldr	r8, [r4, #20]
   19fc4:	sub	r5, r5, #-1073741823	; 0xc0000001
   19fc8:	mov	r2, r6
   19fcc:	mov	r1, r7
   19fd0:	ldr	r0, [r8, r5, lsl #2]
   19fd4:	bl	19f98 <__printf_chk@plt+0x9044>
   19fd8:	str	r0, [r8, r5, lsl #2]
   19fdc:	mov	r0, r4
   19fe0:	pop	{r4, r5, r6, r7, r8, pc}
   19fe4:	mov	r0, #24
   19fe8:	bl	20a60 <_Znwj@@Base>
   19fec:	mov	r1, r5
   19ff0:	mov	r4, r0
   19ff4:	bl	15f34 <__printf_chk@plt+0x4fe0>
   19ff8:	ldr	r3, [pc, #28]	; 1a01c <__printf_chk@plt+0x90c8>
   19ffc:	str	r7, [r4, #16]
   1a000:	str	r6, [r4, #20]
   1a004:	str	r3, [r4]
   1a008:	mov	r0, r4
   1a00c:	pop	{r4, r5, r6, r7, r8, pc}
   1a010:	mov	r0, r4
   1a014:	bl	20ab0 <_ZdlPv@@Base>
   1a018:	bl	10dec <__cxa_end_cleanup@plt>
   1a01c:	andeq	r7, r2, r4, asr r6
   1a020:	push	{r4, r5, r6, lr}
   1a024:	mov	r4, r0
   1a028:	mov	r6, r2
   1a02c:	mov	r5, r3
   1a030:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1a034:	ldr	r1, [pc, #16]	; 1a04c <__printf_chk@plt+0x90f8>
   1a038:	str	r6, [r4, #16]
   1a03c:	str	r5, [r4, #20]
   1a040:	str	r1, [r4]
   1a044:	mov	r0, r4
   1a048:	pop	{r4, r5, r6, pc}
   1a04c:	andeq	r7, r2, r4, asr r6
   1a050:	ldr	r3, [r0, #12]
   1a054:	mov	r0, r3
   1a058:	ldr	r3, [r3]
   1a05c:	ldr	r3, [r3, #24]
   1a060:	bx	r3
   1a064:	ldr	r3, [r0, #12]
   1a068:	mov	r0, r3
   1a06c:	ldr	r3, [r3]
   1a070:	ldr	r3, [r3, #24]
   1a074:	bx	r3
   1a078:	ldr	r3, [r0, #12]
   1a07c:	push	{r4, lr}
   1a080:	mov	r4, r0
   1a084:	mov	r0, r3
   1a088:	ldr	r3, [r3]
   1a08c:	ldr	r3, [r3, #12]
   1a090:	blx	r3
   1a094:	cmp	r0, #0
   1a098:	bne	1a0e8 <__printf_chk@plt+0x9194>
   1a09c:	ldrd	r2, [r4, #8]
   1a0a0:	ldr	r1, [pc, #88]	; 1a100 <__printf_chk@plt+0x91ac>
   1a0a4:	mov	r0, #1
   1a0a8:	ldr	r3, [r3, #8]
   1a0ac:	bl	10f54 <__printf_chk@plt>
   1a0b0:	ldrd	r2, [r4, #8]
   1a0b4:	ldr	r1, [pc, #72]	; 1a104 <__printf_chk@plt+0x91b0>
   1a0b8:	mov	r0, #1
   1a0bc:	ldr	r3, [r3, #8]
   1a0c0:	bl	10f54 <__printf_chk@plt>
   1a0c4:	ldrd	r2, [r4, #8]
   1a0c8:	ldr	r1, [pc, #56]	; 1a108 <__printf_chk@plt+0x91b4>
   1a0cc:	mov	r0, #1
   1a0d0:	ldr	r3, [r3, #8]
   1a0d4:	bl	10f54 <__printf_chk@plt>
   1a0d8:	ldr	r0, [pc, #44]	; 1a10c <__printf_chk@plt+0x91b8>
   1a0dc:	bl	10d80 <puts@plt>
   1a0e0:	mov	r0, #1
   1a0e4:	pop	{r4, pc}
   1a0e8:	ldr	r3, [pc, #32]	; 1a110 <__printf_chk@plt+0x91bc>
   1a0ec:	ldr	r0, [pc, #32]	; 1a114 <__printf_chk@plt+0x91c0>
   1a0f0:	mov	r2, r3
   1a0f4:	mov	r1, r3
   1a0f8:	bl	1f770 <__printf_chk@plt+0xe81c>
   1a0fc:	b	1a09c <__printf_chk@plt+0x9148>
   1a100:	andeq	r5, r2, r0, lsr #15
   1a104:			; <UNDEFINED> instruction: 0x000257b4
   1a108:	andeq	r5, r2, r8, asr #15
   1a10c:	andeq	r7, r2, r8, ror #20
   1a110:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1a114:	andeq	r6, r2, r8, lsl #1
   1a118:	ldr	r3, [r0, #12]
   1a11c:	push	{r4, lr}
   1a120:	mov	r4, r0
   1a124:	mov	r0, r3
   1a128:	ldr	r3, [r3]
   1a12c:	ldr	r3, [r3, #12]
   1a130:	blx	r3
   1a134:	cmp	r0, #0
   1a138:	bne	1a188 <__printf_chk@plt+0x9234>
   1a13c:	ldrd	r2, [r4, #8]
   1a140:	ldr	r1, [pc, #88]	; 1a1a0 <__printf_chk@plt+0x924c>
   1a144:	mov	r0, #1
   1a148:	ldr	r3, [r3, #8]
   1a14c:	bl	10f54 <__printf_chk@plt>
   1a150:	ldrd	r2, [r4, #8]
   1a154:	ldr	r1, [pc, #72]	; 1a1a4 <__printf_chk@plt+0x9250>
   1a158:	mov	r0, #1
   1a15c:	ldr	r3, [r3, #8]
   1a160:	bl	10f54 <__printf_chk@plt>
   1a164:	ldrd	r2, [r4, #8]
   1a168:	ldr	r1, [pc, #56]	; 1a1a8 <__printf_chk@plt+0x9254>
   1a16c:	mov	r0, #1
   1a170:	ldr	r3, [r3, #8]
   1a174:	bl	10f54 <__printf_chk@plt>
   1a178:	ldr	r0, [pc, #44]	; 1a1ac <__printf_chk@plt+0x9258>
   1a17c:	bl	10d80 <puts@plt>
   1a180:	mov	r0, #2
   1a184:	pop	{r4, pc}
   1a188:	ldr	r3, [pc, #32]	; 1a1b0 <__printf_chk@plt+0x925c>
   1a18c:	ldr	r0, [pc, #32]	; 1a1b4 <__printf_chk@plt+0x9260>
   1a190:	mov	r2, r3
   1a194:	mov	r1, r3
   1a198:	bl	1f770 <__printf_chk@plt+0xe81c>
   1a19c:	b	1a13c <__printf_chk@plt+0x91e8>
   1a1a0:	andeq	r5, r2, r0, lsr #15
   1a1a4:			; <UNDEFINED> instruction: 0x000257b4
   1a1a8:	andeq	r5, r2, r8, asr #15
   1a1ac:	andeq	r7, r2, r8, ror #20
   1a1b0:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1a1b4:	andeq	r6, r2, r8, lsl #1
   1a1b8:	push	{r4, r5, r6, lr}
   1a1bc:	mov	r5, r0
   1a1c0:	ldr	r4, [pc, #44]	; 1a1f4 <__printf_chk@plt+0x92a0>
   1a1c4:	ldr	r1, [pc, #44]	; 1a1f8 <__printf_chk@plt+0x92a4>
   1a1c8:	ldr	r0, [r4]
   1a1cc:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1a1d0:	ldr	r3, [r5, #12]
   1a1d4:	mov	r0, r3
   1a1d8:	ldr	r3, [r3]
   1a1dc:	ldr	r3, [r3]
   1a1e0:	blx	r3
   1a1e4:	ldr	r0, [r4]
   1a1e8:	ldr	r1, [pc, #12]	; 1a1fc <__printf_chk@plt+0x92a8>
   1a1ec:	pop	{r4, r5, r6, lr}
   1a1f0:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1a1f4:	andeq	ip, r3, r8, asr #29
   1a1f8:	andeq	r7, r2, r4, ror sl
   1a1fc:	andeq	r4, r2, r0, ror #18
   1a200:	push	{r4, r5, r6, lr}
   1a204:	mov	r5, r0
   1a208:	ldr	r4, [pc, #44]	; 1a23c <__printf_chk@plt+0x92e8>
   1a20c:	ldr	r1, [pc, #44]	; 1a240 <__printf_chk@plt+0x92ec>
   1a210:	ldr	r0, [r4]
   1a214:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1a218:	ldr	r3, [r5, #12]
   1a21c:	mov	r0, r3
   1a220:	ldr	r3, [r3]
   1a224:	ldr	r3, [r3]
   1a228:	blx	r3
   1a22c:	ldr	r0, [r4]
   1a230:	ldr	r1, [pc, #12]	; 1a244 <__printf_chk@plt+0x92f0>
   1a234:	pop	{r4, r5, r6, lr}
   1a238:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1a23c:	andeq	ip, r3, r8, asr #29
   1a240:	andeq	r7, r2, ip, ror sl
   1a244:	andeq	r4, r2, r0, ror #18
   1a248:	ldr	r3, [r0]
   1a24c:	push	{r4, r5, r6, lr}
   1a250:	mov	r5, r0
   1a254:	ldr	r3, [r3, #28]
   1a258:	blx	r3
   1a25c:	subs	r4, r0, #0
   1a260:	beq	1a27c <__printf_chk@plt+0x9328>
   1a264:	ldr	r5, [r4, #20]
   1a268:	ldr	r0, [r5]
   1a26c:	bl	1a248 <__printf_chk@plt+0x92f4>
   1a270:	str	r0, [r5]
   1a274:	mov	r0, r4
   1a278:	pop	{r4, r5, r6, pc}
   1a27c:	mov	r0, #16
   1a280:	bl	20a60 <_Znwj@@Base>
   1a284:	mov	r1, r5
   1a288:	mov	r4, r0
   1a28c:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1a290:	ldr	r3, [pc, #20]	; 1a2ac <__printf_chk@plt+0x9358>
   1a294:	mov	r0, r4
   1a298:	str	r3, [r4]
   1a29c:	pop	{r4, r5, r6, pc}
   1a2a0:	mov	r0, r4
   1a2a4:	bl	20ab0 <_ZdlPv@@Base>
   1a2a8:	bl	10dec <__cxa_end_cleanup@plt>
   1a2ac:	strdeq	r7, [r2], -r8
   1a2b0:	push	{r4, lr}
   1a2b4:	mov	r4, r0
   1a2b8:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1a2bc:	ldr	r3, [pc, #8]	; 1a2cc <__printf_chk@plt+0x9378>
   1a2c0:	mov	r0, r4
   1a2c4:	str	r3, [r4]
   1a2c8:	pop	{r4, pc}
   1a2cc:	strdeq	r7, [r2], -r8
   1a2d0:	ldr	r3, [r0]
   1a2d4:	push	{r4, r5, r6, lr}
   1a2d8:	mov	r5, r0
   1a2dc:	ldr	r3, [r3, #28]
   1a2e0:	blx	r3
   1a2e4:	subs	r4, r0, #0
   1a2e8:	beq	1a304 <__printf_chk@plt+0x93b0>
   1a2ec:	ldr	r5, [r4, #20]
   1a2f0:	ldr	r0, [r5]
   1a2f4:	bl	1a2d0 <__printf_chk@plt+0x937c>
   1a2f8:	str	r0, [r5]
   1a2fc:	mov	r0, r4
   1a300:	pop	{r4, r5, r6, pc}
   1a304:	mov	r0, #16
   1a308:	bl	20a60 <_Znwj@@Base>
   1a30c:	mov	r1, r5
   1a310:	mov	r4, r0
   1a314:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1a318:	ldr	r3, [pc, #20]	; 1a334 <__printf_chk@plt+0x93e0>
   1a31c:	mov	r0, r4
   1a320:	str	r3, [r4]
   1a324:	pop	{r4, r5, r6, pc}
   1a328:	mov	r0, r4
   1a32c:	bl	20ab0 <_ZdlPv@@Base>
   1a330:	bl	10dec <__cxa_end_cleanup@plt>
   1a334:			; <UNDEFINED> instruction: 0x000279b4
   1a338:	push	{r4, lr}
   1a33c:	mov	r4, r0
   1a340:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1a344:	ldr	r3, [pc, #8]	; 1a354 <__printf_chk@plt+0x9400>
   1a348:	mov	r0, r4
   1a34c:	str	r3, [r4]
   1a350:	pop	{r4, pc}
   1a354:			; <UNDEFINED> instruction: 0x000279b4
   1a358:	ldr	r3, [pc, #20]	; 1a374 <__printf_chk@plt+0x9420>
   1a35c:	push	{r4, lr}
   1a360:	mov	r4, r0
   1a364:	str	r3, [r0]
   1a368:	bl	15f70 <__printf_chk@plt+0x501c>
   1a36c:	mov	r0, r4
   1a370:	pop	{r4, pc}
   1a374:			; <UNDEFINED> instruction: 0x000279b4
   1a378:	ldr	r3, [pc, #40]	; 1a3a8 <__printf_chk@plt+0x9454>
   1a37c:	push	{r4, lr}
   1a380:	mov	r4, r0
   1a384:	str	r3, [r0]
   1a388:	bl	15f70 <__printf_chk@plt+0x501c>
   1a38c:	mov	r0, r4
   1a390:	bl	20ab0 <_ZdlPv@@Base>
   1a394:	mov	r0, r4
   1a398:	pop	{r4, pc}
   1a39c:	mov	r0, r4
   1a3a0:	bl	20ab0 <_ZdlPv@@Base>
   1a3a4:	bl	10dec <__cxa_end_cleanup@plt>
   1a3a8:			; <UNDEFINED> instruction: 0x000279b4
   1a3ac:	ldr	r3, [pc, #20]	; 1a3c8 <__printf_chk@plt+0x9474>
   1a3b0:	push	{r4, lr}
   1a3b4:	mov	r4, r0
   1a3b8:	str	r3, [r0]
   1a3bc:	bl	15f70 <__printf_chk@plt+0x501c>
   1a3c0:	mov	r0, r4
   1a3c4:	pop	{r4, pc}
   1a3c8:	strdeq	r7, [r2], -r8
   1a3cc:	ldr	r3, [pc, #40]	; 1a3fc <__printf_chk@plt+0x94a8>
   1a3d0:	push	{r4, lr}
   1a3d4:	mov	r4, r0
   1a3d8:	str	r3, [r0]
   1a3dc:	bl	15f70 <__printf_chk@plt+0x501c>
   1a3e0:	mov	r0, r4
   1a3e4:	bl	20ab0 <_ZdlPv@@Base>
   1a3e8:	mov	r0, r4
   1a3ec:	pop	{r4, pc}
   1a3f0:	mov	r0, r4
   1a3f4:	bl	20ab0 <_ZdlPv@@Base>
   1a3f8:	bl	10dec <__cxa_end_cleanup@plt>
   1a3fc:	strdeq	r7, [r2], -r8
   1a400:	ldr	r3, [r0, #16]
   1a404:	push	{r4, r5, r6, lr}
   1a408:	mov	r5, r0
   1a40c:	mov	r0, r3
   1a410:	ldr	r3, [r3]
   1a414:	add	r4, r1, #1
   1a418:	mov	r1, r4
   1a41c:	ldr	r3, [r3, #56]	; 0x38
   1a420:	blx	r3
   1a424:	ldr	r3, [r5, #12]
   1a428:	mov	r1, r4
   1a42c:	mov	r0, r3
   1a430:	ldr	r3, [r3]
   1a434:	pop	{r4, r5, r6, lr}
   1a438:	ldr	r3, [r3, #56]	; 0x38
   1a43c:	bx	r3
   1a440:	ldr	r3, [r0, #16]
   1a444:	push	{r4, r5, r6, lr}
   1a448:	mov	r5, r0
   1a44c:	mov	r0, r3
   1a450:	ldr	r3, [r3]
   1a454:	add	r4, r1, #1
   1a458:	mov	r1, r4
   1a45c:	ldr	r3, [r3, #56]	; 0x38
   1a460:	blx	r3
   1a464:	ldr	r3, [r5, #12]
   1a468:	mov	r1, r4
   1a46c:	mov	r0, r3
   1a470:	ldr	r3, [r3]
   1a474:	pop	{r4, r5, r6, lr}
   1a478:	ldr	r3, [r3, #56]	; 0x38
   1a47c:	bx	r3
   1a480:	push	{r4, lr}
   1a484:	mov	r4, r0
   1a488:	ldr	r0, [r0, #16]
   1a48c:	ldr	r3, [pc, #48]	; 1a4c4 <__printf_chk@plt+0x9570>
   1a490:	cmp	r0, #0
   1a494:	str	r3, [r4]
   1a498:	beq	1a4a8 <__printf_chk@plt+0x9554>
   1a49c:	ldr	r3, [r0]
   1a4a0:	ldr	r3, [r3, #8]
   1a4a4:	blx	r3
   1a4a8:	mov	r0, r4
   1a4ac:	bl	15f70 <__printf_chk@plt+0x501c>
   1a4b0:	mov	r0, r4
   1a4b4:	pop	{r4, pc}
   1a4b8:	mov	r0, r4
   1a4bc:	bl	15f70 <__printf_chk@plt+0x501c>
   1a4c0:	bl	10dec <__cxa_end_cleanup@plt>
   1a4c4:	muleq	r2, r0, sl
   1a4c8:	push	{r4, lr}
   1a4cc:	mov	r4, r0
   1a4d0:	bl	1a480 <__printf_chk@plt+0x952c>
   1a4d4:	mov	r0, r4
   1a4d8:	bl	20ab0 <_ZdlPv@@Base>
   1a4dc:	mov	r0, r4
   1a4e0:	pop	{r4, pc}
   1a4e4:	mov	r0, r4
   1a4e8:	bl	20ab0 <_ZdlPv@@Base>
   1a4ec:	bl	10dec <__cxa_end_cleanup@plt>
   1a4f0:	push	{r4, lr}
   1a4f4:	mov	r4, r0
   1a4f8:	ldr	r0, [r0, #16]
   1a4fc:	ldr	r3, [pc, #48]	; 1a534 <__printf_chk@plt+0x95e0>
   1a500:	cmp	r0, #0
   1a504:	str	r3, [r4]
   1a508:	beq	1a518 <__printf_chk@plt+0x95c4>
   1a50c:	ldr	r3, [r0]
   1a510:	ldr	r3, [r3, #8]
   1a514:	blx	r3
   1a518:	mov	r0, r4
   1a51c:	bl	15f70 <__printf_chk@plt+0x501c>
   1a520:	mov	r0, r4
   1a524:	pop	{r4, pc}
   1a528:	mov	r0, r4
   1a52c:	bl	15f70 <__printf_chk@plt+0x501c>
   1a530:	bl	10dec <__cxa_end_cleanup@plt>
   1a534:	andeq	r7, r2, ip, ror #24
   1a538:	push	{r4, lr}
   1a53c:	mov	r4, r0
   1a540:	bl	1a4f0 <__printf_chk@plt+0x959c>
   1a544:	mov	r0, r4
   1a548:	bl	20ab0 <_ZdlPv@@Base>
   1a54c:	mov	r0, r4
   1a550:	pop	{r4, pc}
   1a554:	mov	r0, r4
   1a558:	bl	20ab0 <_ZdlPv@@Base>
   1a55c:	bl	10dec <__cxa_end_cleanup@plt>
   1a560:	ldr	r3, [r0, #12]
   1a564:	push	{r4, r5, r6, lr}
   1a568:	mov	r4, r0
   1a56c:	mov	r0, r3
   1a570:	ldr	r3, [r3]
   1a574:	sub	sp, sp, #16
   1a578:	mov	r6, r1
   1a57c:	ldr	r3, [r3, #12]
   1a580:	blx	r3
   1a584:	ldr	r3, [r4, #12]
   1a588:	mov	r5, r0
   1a58c:	mov	r0, r3
   1a590:	ldr	r3, [r3]
   1a594:	ldr	r3, [r3, #20]
   1a598:	blx	r3
   1a59c:	ldr	r3, [r4, #16]
   1a5a0:	mov	r1, r6
   1a5a4:	mov	r0, r3
   1a5a8:	ldr	r3, [r3]
   1a5ac:	ldr	r3, [r3, #12]
   1a5b0:	blx	r3
   1a5b4:	ldr	r3, [r4, #12]
   1a5b8:	ldr	r0, [r4, #16]
   1a5bc:	ldr	r2, [r4, #8]
   1a5c0:	ldr	r3, [r3, #8]
   1a5c4:	ldr	r1, [pc, #200]	; 1a694 <__printf_chk@plt+0x9740>
   1a5c8:	str	r3, [sp, #4]
   1a5cc:	ldr	r0, [r0, #8]
   1a5d0:	str	r0, [sp]
   1a5d4:	mov	r0, #1
   1a5d8:	bl	10f54 <__printf_chk@plt>
   1a5dc:	ldr	r3, [r4, #12]
   1a5e0:	ldr	r1, [r4, #16]
   1a5e4:	ldr	r2, [r4, #8]
   1a5e8:	ldr	r3, [r3, #8]
   1a5ec:	str	r2, [sp, #8]
   1a5f0:	str	r3, [sp, #4]
   1a5f4:	ldr	r1, [r1, #8]
   1a5f8:	mov	r0, #1
   1a5fc:	str	r1, [sp]
   1a600:	ldr	r1, [pc, #144]	; 1a698 <__printf_chk@plt+0x9744>
   1a604:	bl	10f54 <__printf_chk@plt>
   1a608:	ldrd	r2, [r4, #8]
   1a60c:	ldr	r1, [pc, #136]	; 1a69c <__printf_chk@plt+0x9748>
   1a610:	mov	r0, #1
   1a614:	ldr	r3, [r3, #8]
   1a618:	bl	10f54 <__printf_chk@plt>
   1a61c:	ldr	r1, [pc, #124]	; 1a6a0 <__printf_chk@plt+0x974c>
   1a620:	ldr	r3, [r4, #12]
   1a624:	ldr	r2, [r4, #8]
   1a628:	ldr	r1, [r1]
   1a62c:	ldr	r3, [r3, #8]
   1a630:	mov	r0, #1
   1a634:	str	r1, [sp]
   1a638:	ldr	r1, [pc, #100]	; 1a6a4 <__printf_chk@plt+0x9750>
   1a63c:	bl	10f54 <__printf_chk@plt>
   1a640:	ldr	r3, [r4, #16]
   1a644:	ldr	r0, [r4, #8]
   1a648:	ldr	r1, [pc, #88]	; 1a6a8 <__printf_chk@plt+0x9754>
   1a64c:	ldr	r3, [r3, #8]
   1a650:	mov	r2, r0
   1a654:	str	r0, [sp]
   1a658:	mov	r0, #1
   1a65c:	bl	10f54 <__printf_chk@plt>
   1a660:	cmp	r5, #0
   1a664:	bne	1a674 <__printf_chk@plt+0x9720>
   1a668:	mov	r0, r5
   1a66c:	add	sp, sp, #16
   1a670:	pop	{r4, r5, r6, pc}
   1a674:	ldrd	r2, [r4, #8]
   1a678:	ldr	r1, [pc, #44]	; 1a6ac <__printf_chk@plt+0x9758>
   1a67c:	mov	r0, #1
   1a680:	ldr	r3, [r3, #8]
   1a684:	bl	10f54 <__printf_chk@plt>
   1a688:	mov	r0, r5
   1a68c:	add	sp, sp, #16
   1a690:	pop	{r4, r5, r6, pc}
   1a694:	andeq	r7, r2, r8, lsl #30
   1a698:	andeq	r7, r2, r8, lsr pc
   1a69c:	andeq	r5, r2, r8, asr #15
   1a6a0:	andeq	ip, r3, r4, lsl #3
   1a6a4:	andeq	r7, r2, r4, lsr #14
   1a6a8:	andeq	r7, r2, r0, ror pc
   1a6ac:	andeq	r7, r2, ip, lsl #31
   1a6b0:	ldr	r3, [r0, #12]
   1a6b4:	push	{r4, r5, r6, lr}
   1a6b8:	mov	r4, r0
   1a6bc:	mov	r0, r3
   1a6c0:	ldr	r3, [r3]
   1a6c4:	sub	sp, sp, #8
   1a6c8:	mov	r6, r1
   1a6cc:	ldr	r3, [r3, #12]
   1a6d0:	blx	r3
   1a6d4:	ldr	r3, [r4, #16]
   1a6d8:	mov	r1, r6
   1a6dc:	mov	r5, r0
   1a6e0:	mov	r0, r3
   1a6e4:	ldr	r3, [r3]
   1a6e8:	ldr	r3, [r3, #12]
   1a6ec:	blx	r3
   1a6f0:	ldr	r1, [r4, #16]
   1a6f4:	ldr	r3, [r4, #12]
   1a6f8:	ldr	r2, [r4, #8]
   1a6fc:	ldr	r1, [r1, #8]
   1a700:	ldr	r3, [r3, #8]
   1a704:	mov	r0, #1
   1a708:	str	r1, [sp]
   1a70c:	ldr	r1, [pc, #148]	; 1a7a8 <__printf_chk@plt+0x9854>
   1a710:	bl	10f54 <__printf_chk@plt>
   1a714:	ldr	r3, [r4, #12]
   1a718:	ldr	r1, [r4, #16]
   1a71c:	ldr	r2, [r4, #8]
   1a720:	ldr	r3, [r3, #8]
   1a724:	str	r2, [sp, #4]
   1a728:	ldr	r1, [r1, #8]
   1a72c:	mov	r0, #1
   1a730:	str	r1, [sp]
   1a734:	ldr	r1, [pc, #112]	; 1a7ac <__printf_chk@plt+0x9858>
   1a738:	bl	10f54 <__printf_chk@plt>
   1a73c:	ldrd	r2, [r4, #8]
   1a740:	ldr	r1, [pc, #104]	; 1a7b0 <__printf_chk@plt+0x985c>
   1a744:	mov	r0, #1
   1a748:	ldr	r3, [r3, #8]
   1a74c:	bl	10f54 <__printf_chk@plt>
   1a750:	ldr	r1, [r4, #16]
   1a754:	ldr	r3, [r4, #12]
   1a758:	ldr	r2, [r4, #8]
   1a75c:	ldr	r1, [r1, #8]
   1a760:	ldr	r3, [r3, #8]
   1a764:	mov	r0, #1
   1a768:	str	r1, [sp]
   1a76c:	ldr	r1, [pc, #64]	; 1a7b4 <__printf_chk@plt+0x9860>
   1a770:	bl	10f54 <__printf_chk@plt>
   1a774:	cmp	r5, #0
   1a778:	bne	1a788 <__printf_chk@plt+0x9834>
   1a77c:	mov	r0, r5
   1a780:	add	sp, sp, #8
   1a784:	pop	{r4, r5, r6, pc}
   1a788:	ldrd	r2, [r4, #8]
   1a78c:	ldr	r1, [pc, #36]	; 1a7b8 <__printf_chk@plt+0x9864>
   1a790:	mov	r0, #1
   1a794:	ldr	r3, [r3, #8]
   1a798:	bl	10f54 <__printf_chk@plt>
   1a79c:	mov	r0, r5
   1a7a0:	add	sp, sp, #8
   1a7a4:	pop	{r4, r5, r6, pc}
   1a7a8:			; <UNDEFINED> instruction: 0x00027fb0
   1a7ac:	ldrdeq	r7, [r2], -r8
   1a7b0:			; <UNDEFINED> instruction: 0x000257b4
   1a7b4:	andeq	r8, r2, r8
   1a7b8:	andeq	r7, r2, ip, lsl #31
   1a7bc:	ldr	r3, [r0, #12]
   1a7c0:	push	{r4, r5, lr}
   1a7c4:	mov	r4, r0
   1a7c8:	mov	r0, r3
   1a7cc:	ldr	r3, [r3]
   1a7d0:	sub	sp, sp, #12
   1a7d4:	ldr	r3, [r3, #12]
   1a7d8:	blx	r3
   1a7dc:	ldr	r1, [pc, #84]	; 1a838 <__printf_chk@plt+0x98e4>
   1a7e0:	ldrd	r2, [r4, #8]
   1a7e4:	ldr	r3, [r3, #8]
   1a7e8:	mov	r5, r0
   1a7ec:	ldr	r0, [r1]
   1a7f0:	ldr	r1, [pc, #68]	; 1a83c <__printf_chk@plt+0x98e8>
   1a7f4:	add	r0, r0, r0, lsl #2
   1a7f8:	str	r0, [sp]
   1a7fc:	mov	r0, #1
   1a800:	bl	10f54 <__printf_chk@plt>
   1a804:	ldrd	r2, [r4, #8]
   1a808:	ldr	r1, [pc, #48]	; 1a840 <__printf_chk@plt+0x98ec>
   1a80c:	mov	r0, #1
   1a810:	ldr	r3, [r3, #8]
   1a814:	bl	10f54 <__printf_chk@plt>
   1a818:	ldrd	r2, [r4, #8]
   1a81c:	ldr	r1, [pc, #32]	; 1a844 <__printf_chk@plt+0x98f0>
   1a820:	mov	r0, #1
   1a824:	ldr	r3, [r3, #8]
   1a828:	bl	10f54 <__printf_chk@plt>
   1a82c:	mov	r0, r5
   1a830:	add	sp, sp, #12
   1a834:	pop	{r4, r5, pc}
   1a838:	muleq	r3, r8, r1
   1a83c:	andeq	r8, r2, r4, lsr #32
   1a840:	andeq	r5, r2, r0, lsr #15
   1a844:			; <UNDEFINED> instruction: 0x000257b4
   1a848:	push	{r4, r5, r6, lr}
   1a84c:	mov	r4, r0
   1a850:	mov	r5, r1
   1a854:	ldr	r2, [r0, #8]
   1a858:	ldr	r1, [pc, #148]	; 1a8f4 <__printf_chk@plt+0x99a0>
   1a85c:	mov	r0, #1
   1a860:	bl	10f54 <__printf_chk@plt>
   1a864:	ldr	r2, [r4, #16]
   1a868:	ldr	r1, [pc, #136]	; 1a8f8 <__printf_chk@plt+0x99a4>
   1a86c:	mov	r0, #1
   1a870:	bl	10f54 <__printf_chk@plt>
   1a874:	ldr	r2, [r4, #8]
   1a878:	ldr	r1, [pc, #124]	; 1a8fc <__printf_chk@plt+0x99a8>
   1a87c:	mov	r0, #1
   1a880:	bl	10f54 <__printf_chk@plt>
   1a884:	ldr	r3, [r4, #12]
   1a888:	mov	r1, r5
   1a88c:	mov	r0, r3
   1a890:	ldr	r3, [r3]
   1a894:	ldr	r3, [r3, #12]
   1a898:	blx	r3
   1a89c:	ldr	r2, [r4, #8]
   1a8a0:	ldr	r1, [pc, #88]	; 1a900 <__printf_chk@plt+0x99ac>
   1a8a4:	mov	r5, r0
   1a8a8:	mov	r0, #1
   1a8ac:	bl	10f54 <__printf_chk@plt>
   1a8b0:	ldrd	r2, [r4, #8]
   1a8b4:	ldr	r1, [pc, #72]	; 1a904 <__printf_chk@plt+0x99b0>
   1a8b8:	mov	r0, #1
   1a8bc:	ldr	r3, [r3, #8]
   1a8c0:	bl	10f54 <__printf_chk@plt>
   1a8c4:	ldrd	r2, [r4, #8]
   1a8c8:	ldr	r1, [pc, #56]	; 1a908 <__printf_chk@plt+0x99b4>
   1a8cc:	mov	r0, #1
   1a8d0:	ldr	r3, [r3, #8]
   1a8d4:	bl	10f54 <__printf_chk@plt>
   1a8d8:	ldrd	r2, [r4, #8]
   1a8dc:	ldr	r1, [pc, #40]	; 1a90c <__printf_chk@plt+0x99b8>
   1a8e0:	mov	r0, #1
   1a8e4:	ldr	r3, [r3, #8]
   1a8e8:	bl	10f54 <__printf_chk@plt>
   1a8ec:	mov	r0, r5
   1a8f0:	pop	{r4, r5, r6, pc}
   1a8f4:	andeq	r6, r2, r0, rrx
   1a8f8:	andeq	r8, r2, ip, lsr r0
   1a8fc:	andeq	r6, r2, r4, ror r0
   1a900:	andeq	r6, r2, r4, lsr #1
   1a904:	andeq	r5, r2, r0, lsr #15
   1a908:			; <UNDEFINED> instruction: 0x000257b4
   1a90c:	andeq	r5, r2, r8, asr #15
   1a910:	push	{r4, r5, r6, r7, r8, lr}
   1a914:	mov	r4, r0
   1a918:	ldr	r5, [pc, #160]	; 1a9c0 <__printf_chk@plt+0x9a6c>
   1a91c:	ldr	r3, [r0, #16]
   1a920:	mov	r6, r1
   1a924:	ldr	r2, [r0, #8]
   1a928:	ldr	r1, [pc, #148]	; 1a9c4 <__printf_chk@plt+0x9a70>
   1a92c:	mov	r0, #1
   1a930:	ldr	r7, [r5]
   1a934:	str	r3, [r5]
   1a938:	bl	10f54 <__printf_chk@plt>
   1a93c:	ldr	r2, [r4, #16]
   1a940:	ldr	r1, [pc, #128]	; 1a9c8 <__printf_chk@plt+0x9a74>
   1a944:	mov	r0, #1
   1a948:	bl	10f54 <__printf_chk@plt>
   1a94c:	ldr	r3, [r4, #12]
   1a950:	mov	r1, r6
   1a954:	mov	r0, r3
   1a958:	ldr	r3, [r3]
   1a95c:	ldr	r3, [r3, #12]
   1a960:	blx	r3
   1a964:	ldr	r2, [r4, #8]
   1a968:	ldr	r1, [pc, #92]	; 1a9cc <__printf_chk@plt+0x9a78>
   1a96c:	str	r7, [r5]
   1a970:	mov	r6, r0
   1a974:	mov	r0, #1
   1a978:	bl	10f54 <__printf_chk@plt>
   1a97c:	ldrd	r2, [r4, #8]
   1a980:	ldr	r1, [pc, #72]	; 1a9d0 <__printf_chk@plt+0x9a7c>
   1a984:	mov	r0, #1
   1a988:	ldr	r3, [r3, #8]
   1a98c:	bl	10f54 <__printf_chk@plt>
   1a990:	ldrd	r2, [r4, #8]
   1a994:	ldr	r1, [pc, #56]	; 1a9d4 <__printf_chk@plt+0x9a80>
   1a998:	mov	r0, #1
   1a99c:	ldr	r3, [r3, #8]
   1a9a0:	bl	10f54 <__printf_chk@plt>
   1a9a4:	ldrd	r2, [r4, #8]
   1a9a8:	ldr	r1, [pc, #40]	; 1a9d8 <__printf_chk@plt+0x9a84>
   1a9ac:	mov	r0, #1
   1a9b0:	ldr	r3, [r3, #8]
   1a9b4:	bl	10f54 <__printf_chk@plt>
   1a9b8:	mov	r0, r6
   1a9bc:	pop	{r4, r5, r6, r7, r8, pc}
   1a9c0:	andeq	lr, r3, r0, ror pc
   1a9c4:	andeq	r8, r2, r4, asr #32
   1a9c8:	andeq	r5, r2, r0, lsr #21
   1a9cc:	andeq	r8, r2, r8, asr r0
   1a9d0:	andeq	r5, r2, r0, lsr #15
   1a9d4:			; <UNDEFINED> instruction: 0x000257b4
   1a9d8:	andeq	r5, r2, r8, asr #15
   1a9dc:	ldr	r3, [r0, #12]
   1a9e0:	push	{r4, r5, lr}
   1a9e4:	mov	r4, r0
   1a9e8:	mov	r0, r3
   1a9ec:	ldr	r3, [r3]
   1a9f0:	sub	sp, sp, #12
   1a9f4:	ldr	r3, [r3, #12]
   1a9f8:	blx	r3
   1a9fc:	ldr	r1, [pc, #84]	; 1aa58 <__printf_chk@plt+0x9b04>
   1aa00:	ldr	r3, [r4, #12]
   1aa04:	ldr	r2, [r4, #8]
   1aa08:	ldr	r1, [r1]
   1aa0c:	ldr	r3, [r3, #8]
   1aa10:	str	r1, [sp]
   1aa14:	ldr	r1, [pc, #64]	; 1aa5c <__printf_chk@plt+0x9b08>
   1aa18:	mov	r5, r0
   1aa1c:	mov	r0, #1
   1aa20:	bl	10f54 <__printf_chk@plt>
   1aa24:	ldrd	r2, [r4, #8]
   1aa28:	ldr	r1, [pc, #48]	; 1aa60 <__printf_chk@plt+0x9b0c>
   1aa2c:	mov	r0, #1
   1aa30:	ldr	r3, [r3, #8]
   1aa34:	bl	10f54 <__printf_chk@plt>
   1aa38:	ldrd	r2, [r4, #8]
   1aa3c:	ldr	r1, [pc, #32]	; 1aa64 <__printf_chk@plt+0x9b10>
   1aa40:	mov	r0, #1
   1aa44:	ldr	r3, [r3, #8]
   1aa48:	bl	10f54 <__printf_chk@plt>
   1aa4c:	mov	r0, r5
   1aa50:	add	sp, sp, #12
   1aa54:	pop	{r4, r5, pc}
   1aa58:	ldrdeq	ip, [r3], -r4
   1aa5c:	andeq	r8, r2, r8, rrx
   1aa60:			; <UNDEFINED> instruction: 0x000257b4
   1aa64:	andeq	r5, r2, r8, asr #15
   1aa68:	ldr	r3, [r0, #12]
   1aa6c:	push	{r4, r5, lr}
   1aa70:	mov	r4, r0
   1aa74:	mov	r0, r3
   1aa78:	ldr	r3, [r3]
   1aa7c:	sub	sp, sp, #12
   1aa80:	ldr	r3, [r3, #12]
   1aa84:	blx	r3
   1aa88:	ldrd	r2, [r4, #8]
   1aa8c:	ldr	r1, [pc, #144]	; 1ab24 <__printf_chk@plt+0x9bd0>
   1aa90:	ldr	r3, [r3, #8]
   1aa94:	mov	r5, r0
   1aa98:	mov	r0, #1
   1aa9c:	bl	10f54 <__printf_chk@plt>
   1aaa0:	ldr	r3, [r4, #16]
   1aaa4:	ldr	r1, [r4, #12]
   1aaa8:	cmp	r3, #0
   1aaac:	ble	1aae8 <__printf_chk@plt+0x9b94>
   1aab0:	ldr	r0, [r1, #8]
   1aab4:	ldr	r2, [r4, #8]
   1aab8:	ldr	r1, [pc, #104]	; 1ab28 <__printf_chk@plt+0x9bd4>
   1aabc:	str	r0, [sp]
   1aac0:	mov	r0, #1
   1aac4:	bl	10f54 <__printf_chk@plt>
   1aac8:	ldrd	r2, [r4, #8]
   1aacc:	ldr	r1, [pc, #88]	; 1ab2c <__printf_chk@plt+0x9bd8>
   1aad0:	mov	r0, #1
   1aad4:	ldr	r3, [r3, #8]
   1aad8:	bl	10f54 <__printf_chk@plt>
   1aadc:	mov	r0, r5
   1aae0:	add	sp, sp, #12
   1aae4:	pop	{r4, r5, pc}
   1aae8:	ldr	r0, [r1, #8]
   1aaec:	ldr	r2, [r4, #8]
   1aaf0:	rsb	r3, r3, #0
   1aaf4:	str	r0, [sp]
   1aaf8:	ldr	r1, [pc, #48]	; 1ab30 <__printf_chk@plt+0x9bdc>
   1aafc:	mov	r0, #1
   1ab00:	bl	10f54 <__printf_chk@plt>
   1ab04:	ldrd	r2, [r4, #8]
   1ab08:	ldr	r1, [pc, #36]	; 1ab34 <__printf_chk@plt+0x9be0>
   1ab0c:	mov	r0, #1
   1ab10:	ldr	r3, [r3, #8]
   1ab14:	bl	10f54 <__printf_chk@plt>
   1ab18:	mov	r0, r5
   1ab1c:	add	sp, sp, #12
   1ab20:	pop	{r4, r5, pc}
   1ab24:	andeq	r5, r2, r0, lsr #15
   1ab28:	andeq	r8, r2, r0, lsl #1
   1ab2c:	andeq	r5, r2, r8, asr #15
   1ab30:	muleq	r2, r8, r0
   1ab34:			; <UNDEFINED> instruction: 0x000257b4
   1ab38:	ldr	r3, [r0, #12]
   1ab3c:	push	{r4, r5, lr}
   1ab40:	mov	r4, r0
   1ab44:	mov	r0, r3
   1ab48:	ldr	r3, [r3]
   1ab4c:	sub	sp, sp, #12
   1ab50:	ldr	r3, [r3, #12]
   1ab54:	blx	r3
   1ab58:	ldr	r3, [r4, #12]
   1ab5c:	ldr	r2, [r4, #8]
   1ab60:	ldr	r1, [pc, #108]	; 1abd4 <__printf_chk@plt+0x9c80>
   1ab64:	ldr	r3, [r3, #8]
   1ab68:	mov	r5, r0
   1ab6c:	ldr	r0, [r4, #16]
   1ab70:	str	r0, [sp]
   1ab74:	mov	r0, #1
   1ab78:	bl	10f54 <__printf_chk@plt>
   1ab7c:	ldrd	r2, [r4, #8]
   1ab80:	ldr	r1, [pc, #80]	; 1abd8 <__printf_chk@plt+0x9c84>
   1ab84:	mov	r0, #1
   1ab88:	ldr	r3, [r3, #8]
   1ab8c:	bl	10f54 <__printf_chk@plt>
   1ab90:	ldrd	r2, [r4, #8]
   1ab94:	ldr	r1, [pc, #64]	; 1abdc <__printf_chk@plt+0x9c88>
   1ab98:	mov	r0, #1
   1ab9c:	ldr	r3, [r3, #8]
   1aba0:	bl	10f54 <__printf_chk@plt>
   1aba4:	cmp	r5, #0
   1aba8:	bne	1abb8 <__printf_chk@plt+0x9c64>
   1abac:	mov	r0, r5
   1abb0:	add	sp, sp, #12
   1abb4:	pop	{r4, r5, pc}
   1abb8:	ldr	r2, [r4, #16]
   1abbc:	ldr	r1, [pc, #28]	; 1abe0 <__printf_chk@plt+0x9c8c>
   1abc0:	mov	r0, #1
   1abc4:	bl	10f54 <__printf_chk@plt>
   1abc8:	mov	r0, r5
   1abcc:	add	sp, sp, #12
   1abd0:	pop	{r4, r5, pc}
   1abd4:	andeq	r8, r2, r8, rrx
   1abd8:			; <UNDEFINED> instruction: 0x000257b4
   1abdc:	andeq	r5, r2, r8, asr #15
   1abe0:	strheq	r8, [r2], -r4
   1abe4:	ldr	r3, [r0, #12]
   1abe8:	push	{r4, r5, lr}
   1abec:	mov	r4, r0
   1abf0:	mov	r0, r3
   1abf4:	ldr	r3, [r3]
   1abf8:	sub	sp, sp, #12
   1abfc:	ldr	r3, [r3, #12]
   1ac00:	blx	r3
   1ac04:	ldrd	r2, [r4, #8]
   1ac08:	ldr	r1, [pc, #128]	; 1ac90 <__printf_chk@plt+0x9d3c>
   1ac0c:	ldr	r3, [r3, #8]
   1ac10:	mov	r5, r0
   1ac14:	mov	r0, #1
   1ac18:	bl	10f54 <__printf_chk@plt>
   1ac1c:	ldr	r3, [r4, #12]
   1ac20:	ldr	r1, [pc, #108]	; 1ac94 <__printf_chk@plt+0x9d40>
   1ac24:	ldr	r2, [r4, #8]
   1ac28:	ldr	r3, [r3, #8]
   1ac2c:	ldr	r1, [r1]
   1ac30:	mov	r0, #1
   1ac34:	str	r3, [sp]
   1ac38:	str	r1, [sp, #4]
   1ac3c:	ldr	r1, [pc, #84]	; 1ac98 <__printf_chk@plt+0x9d44>
   1ac40:	bl	10f54 <__printf_chk@plt>
   1ac44:	ldr	r3, [r4, #12]
   1ac48:	ldr	r0, [r4, #8]
   1ac4c:	ldr	r1, [pc, #72]	; 1ac9c <__printf_chk@plt+0x9d48>
   1ac50:	ldr	r3, [r3, #8]
   1ac54:	mov	r2, r0
   1ac58:	str	r0, [sp]
   1ac5c:	mov	r0, #1
   1ac60:	bl	10f54 <__printf_chk@plt>
   1ac64:	ldr	r3, [r4, #12]
   1ac68:	ldr	r0, [r4, #8]
   1ac6c:	ldr	r1, [pc, #44]	; 1aca0 <__printf_chk@plt+0x9d4c>
   1ac70:	ldr	r3, [r3, #8]
   1ac74:	mov	r2, r0
   1ac78:	str	r0, [sp]
   1ac7c:	mov	r0, #1
   1ac80:	bl	10f54 <__printf_chk@plt>
   1ac84:	mov	r0, r5
   1ac88:	add	sp, sp, #12
   1ac8c:	pop	{r4, r5, pc}
   1ac90:	andeq	r5, r2, r0, lsr #15
   1ac94:	andeq	ip, r3, r8, lsr #3
   1ac98:	andeq	r8, r2, r4, asr #1
   1ac9c:	andeq	r8, r2, r8, ror #1
   1aca0:	andeq	r8, r2, r8, lsl #2
   1aca4:	push	{r4, r5, r6, lr}
   1aca8:	mov	r5, r0
   1acac:	ldr	r4, [pc, #76]	; 1ad00 <__printf_chk@plt+0x9dac>
   1acb0:	ldr	r1, [pc, #76]	; 1ad04 <__printf_chk@plt+0x9db0>
   1acb4:	ldr	r0, [r4]
   1acb8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1acbc:	ldr	r3, [r5, #12]
   1acc0:	mov	r0, r3
   1acc4:	ldr	r3, [r3]
   1acc8:	ldr	r3, [r3]
   1accc:	blx	r3
   1acd0:	ldr	r1, [pc, #48]	; 1ad08 <__printf_chk@plt+0x9db4>
   1acd4:	ldr	r0, [r4]
   1acd8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1acdc:	ldr	r3, [r5, #16]
   1ace0:	mov	r0, r3
   1ace4:	ldr	r3, [r3]
   1ace8:	ldr	r3, [r3]
   1acec:	blx	r3
   1acf0:	ldr	r0, [r4]
   1acf4:	ldr	r1, [pc, #16]	; 1ad0c <__printf_chk@plt+0x9db8>
   1acf8:	pop	{r4, r5, r6, lr}
   1acfc:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1ad00:	andeq	ip, r3, r8, asr #29
   1ad04:	andeq	r8, r2, ip, asr #3
   1ad08:	andeq	r8, r2, r8, lsr #2
   1ad0c:	andeq	r4, r2, r0, ror #18
   1ad10:	ldr	r3, [pc, #8]	; 1ad20 <__printf_chk@plt+0x9dcc>
   1ad14:	ldr	r1, [pc, #8]	; 1ad24 <__printf_chk@plt+0x9dd0>
   1ad18:	ldr	r0, [r3]
   1ad1c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1ad20:	andeq	ip, r3, r8, asr #29
   1ad24:	andeq	r8, r2, r8, lsr r1
   1ad28:	push	{r4, r5, r6, lr}
   1ad2c:	mov	r5, r0
   1ad30:	ldr	r4, [pc, #44]	; 1ad64 <__printf_chk@plt+0x9e10>
   1ad34:	ldr	r1, [pc, #44]	; 1ad68 <__printf_chk@plt+0x9e14>
   1ad38:	ldr	r0, [r4]
   1ad3c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1ad40:	ldr	r3, [r5, #12]
   1ad44:	mov	r0, r3
   1ad48:	ldr	r3, [r3]
   1ad4c:	ldr	r3, [r3]
   1ad50:	blx	r3
   1ad54:	ldr	r0, [r4]
   1ad58:	ldr	r1, [pc, #12]	; 1ad6c <__printf_chk@plt+0x9e18>
   1ad5c:	pop	{r4, r5, r6, lr}
   1ad60:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1ad64:	andeq	ip, r3, r8, asr #29
   1ad68:	andeq	r8, r2, ip, asr #3
   1ad6c:	andeq	r8, r2, r8, asr #2
   1ad70:	push	{r4, r5, r6, lr}
   1ad74:	mov	r5, r0
   1ad78:	ldr	r4, [pc, #76]	; 1adcc <__printf_chk@plt+0x9e78>
   1ad7c:	ldr	r1, [pc, #76]	; 1add0 <__printf_chk@plt+0x9e7c>
   1ad80:	ldr	r0, [r4]
   1ad84:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1ad88:	ldr	r3, [r5, #12]
   1ad8c:	mov	r0, r3
   1ad90:	ldr	r3, [r3]
   1ad94:	ldr	r3, [r3]
   1ad98:	blx	r3
   1ad9c:	ldr	r1, [pc, #48]	; 1add4 <__printf_chk@plt+0x9e80>
   1ada0:	ldr	r0, [r4]
   1ada4:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1ada8:	ldr	r3, [r5, #16]
   1adac:	mov	r0, r3
   1adb0:	ldr	r3, [r3]
   1adb4:	ldr	r3, [r3]
   1adb8:	blx	r3
   1adbc:	ldr	r0, [r4]
   1adc0:	ldr	r1, [pc, #16]	; 1add8 <__printf_chk@plt+0x9e84>
   1adc4:	pop	{r4, r5, r6, lr}
   1adc8:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1adcc:	andeq	ip, r3, r8, asr #29
   1add0:	andeq	r8, r2, ip, asr #3
   1add4:	andeq	r8, r2, r0, asr r1
   1add8:	andeq	r4, r2, r0, ror #18
   1addc:	ldr	r3, [pc, #8]	; 1adec <__printf_chk@plt+0x9e98>
   1ade0:	ldr	r1, [pc, #8]	; 1adf0 <__printf_chk@plt+0x9e9c>
   1ade4:	ldr	r0, [r3]
   1ade8:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1adec:	andeq	ip, r3, r8, asr #29
   1adf0:	andeq	r8, r2, r0, ror #2
   1adf4:	push	{r4, r5, r6, lr}
   1adf8:	mov	r5, r0
   1adfc:	ldr	r4, [pc, #44]	; 1ae30 <__printf_chk@plt+0x9edc>
   1ae00:	ldr	r1, [pc, #44]	; 1ae34 <__printf_chk@plt+0x9ee0>
   1ae04:	ldr	r0, [r4]
   1ae08:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1ae0c:	ldr	r3, [r5, #12]
   1ae10:	mov	r0, r3
   1ae14:	ldr	r3, [r3]
   1ae18:	ldr	r3, [r3]
   1ae1c:	blx	r3
   1ae20:	ldr	r0, [r4]
   1ae24:	ldr	r1, [pc, #12]	; 1ae38 <__printf_chk@plt+0x9ee4>
   1ae28:	pop	{r4, r5, r6, lr}
   1ae2c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1ae30:	andeq	ip, r3, r8, asr #29
   1ae34:	andeq	r8, r2, ip, asr #3
   1ae38:	andeq	r8, r2, r4, ror r1
   1ae3c:	push	{r4, r5, r6, lr}
   1ae40:	mov	r5, r0
   1ae44:	ldr	r4, [pc, #48]	; 1ae7c <__printf_chk@plt+0x9f28>
   1ae48:	ldr	r1, [pc, #48]	; 1ae80 <__printf_chk@plt+0x9f2c>
   1ae4c:	ldr	r2, [r0, #16]
   1ae50:	ldr	r0, [r4]
   1ae54:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1ae58:	ldr	r3, [r5, #12]
   1ae5c:	mov	r0, r3
   1ae60:	ldr	r3, [r3]
   1ae64:	ldr	r3, [r3]
   1ae68:	blx	r3
   1ae6c:	ldr	r0, [r4]
   1ae70:	ldr	r1, [pc, #12]	; 1ae84 <__printf_chk@plt+0x9f30>
   1ae74:	pop	{r4, r5, r6, lr}
   1ae78:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1ae7c:	andeq	ip, r3, r8, asr #29
   1ae80:	andeq	r8, r2, r0, lsl #3
   1ae84:	andeq	r4, r2, r0, ror #18
   1ae88:	push	{r4, r5, r6, lr}
   1ae8c:	mov	r5, r0
   1ae90:	ldr	r4, [pc, #48]	; 1aec8 <__printf_chk@plt+0x9f74>
   1ae94:	ldr	r1, [pc, #48]	; 1aecc <__printf_chk@plt+0x9f78>
   1ae98:	ldr	r2, [r0, #16]
   1ae9c:	ldr	r0, [r4]
   1aea0:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1aea4:	ldr	r3, [r5, #12]
   1aea8:	mov	r0, r3
   1aeac:	ldr	r3, [r3]
   1aeb0:	ldr	r3, [r3]
   1aeb4:	blx	r3
   1aeb8:	ldr	r0, [r4]
   1aebc:	ldr	r1, [pc, #12]	; 1aed0 <__printf_chk@plt+0x9f7c>
   1aec0:	pop	{r4, r5, r6, lr}
   1aec4:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1aec8:	andeq	ip, r3, r8, asr #29
   1aecc:	andeq	r8, r2, ip, lsl #3
   1aed0:	andeq	r4, r2, r0, ror #18
   1aed4:	push	{r4, r5, r6, lr}
   1aed8:	mov	r5, r0
   1aedc:	ldr	r4, [pc, #44]	; 1af10 <__printf_chk@plt+0x9fbc>
   1aee0:	ldr	r1, [pc, #44]	; 1af14 <__printf_chk@plt+0x9fc0>
   1aee4:	ldr	r0, [r4]
   1aee8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1aeec:	ldr	r3, [r5, #12]
   1aef0:	mov	r0, r3
   1aef4:	ldr	r3, [r3]
   1aef8:	ldr	r3, [r3]
   1aefc:	blx	r3
   1af00:	ldr	r0, [r4]
   1af04:	ldr	r1, [pc, #12]	; 1af18 <__printf_chk@plt+0x9fc4>
   1af08:	pop	{r4, r5, r6, lr}
   1af0c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1af10:	andeq	ip, r3, r8, asr #29
   1af14:	muleq	r2, r8, r1
   1af18:	andeq	r4, r2, r0, ror #18
   1af1c:	ldr	r2, [r0, #16]
   1af20:	push	{r4, r5, r6, lr}
   1af24:	cmp	r2, #0
   1af28:	ldr	r4, [pc, #56]	; 1af68 <__printf_chk@plt+0xa014>
   1af2c:	mov	r5, r0
   1af30:	ldrge	r1, [pc, #52]	; 1af6c <__printf_chk@plt+0xa018>
   1af34:	ldrlt	r1, [pc, #52]	; 1af70 <__printf_chk@plt+0xa01c>
   1af38:	ldr	r0, [r4]
   1af3c:	rsblt	r2, r2, #0
   1af40:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1af44:	ldr	r3, [r5, #12]
   1af48:	mov	r0, r3
   1af4c:	ldr	r3, [r3]
   1af50:	ldr	r3, [r3]
   1af54:	blx	r3
   1af58:	ldr	r0, [r4]
   1af5c:	ldr	r1, [pc, #16]	; 1af74 <__printf_chk@plt+0xa020>
   1af60:	pop	{r4, r5, r6, lr}
   1af64:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1af68:	andeq	ip, r3, r8, asr #29
   1af6c:	andeq	r8, r2, r0, lsr #3
   1af70:	andeq	r8, r2, ip, lsr #3
   1af74:	andeq	r4, r2, r0, ror #18
   1af78:	ldr	r2, [r0, #16]
   1af7c:	push	{r4, r5, r6, lr}
   1af80:	cmp	r2, #0
   1af84:	ldr	r4, [pc, #56]	; 1afc4 <__printf_chk@plt+0xa070>
   1af88:	mov	r5, r0
   1af8c:	ldrge	r1, [pc, #52]	; 1afc8 <__printf_chk@plt+0xa074>
   1af90:	ldrlt	r1, [pc, #52]	; 1afcc <__printf_chk@plt+0xa078>
   1af94:	ldr	r0, [r4]
   1af98:	rsblt	r2, r2, #0
   1af9c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1afa0:	ldr	r3, [r5, #12]
   1afa4:	mov	r0, r3
   1afa8:	ldr	r3, [r3]
   1afac:	ldr	r3, [r3]
   1afb0:	blx	r3
   1afb4:	ldr	r0, [r4]
   1afb8:	ldr	r1, [pc, #16]	; 1afd0 <__printf_chk@plt+0xa07c>
   1afbc:	pop	{r4, r5, r6, lr}
   1afc0:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1afc4:	andeq	ip, r3, r8, asr #29
   1afc8:			; <UNDEFINED> instruction: 0x000281b8
   1afcc:	andeq	r8, r2, r4, asr #3
   1afd0:	andeq	r4, r2, r0, ror #18
   1afd4:	push	{r4, r5, r6, lr}
   1afd8:	mov	r5, r0
   1afdc:	ldr	r4, [pc, #44]	; 1b010 <__printf_chk@plt+0xa0bc>
   1afe0:	ldr	r1, [pc, #44]	; 1b014 <__printf_chk@plt+0xa0c0>
   1afe4:	ldr	r0, [r4]
   1afe8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1afec:	ldr	r3, [r5, #12]
   1aff0:	mov	r0, r3
   1aff4:	ldr	r3, [r3]
   1aff8:	ldr	r3, [r3]
   1affc:	blx	r3
   1b000:	ldr	r0, [r4]
   1b004:	ldr	r1, [pc, #12]	; 1b018 <__printf_chk@plt+0xa0c4>
   1b008:	pop	{r4, r5, r6, lr}
   1b00c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1b010:	andeq	ip, r3, r8, asr #29
   1b014:	ldrdeq	r8, [r2], -r0
   1b018:	andeq	r4, r2, r0, ror #18
   1b01c:	push	{r4, r5, r6, lr}
   1b020:	mov	r4, r0
   1b024:	sub	sp, sp, #8
   1b028:	ldr	r5, [r4, #12]
   1b02c:	mov	r0, r1
   1b030:	ldr	r3, [r5]
   1b034:	ldr	r6, [r3, #12]
   1b038:	bl	155dc <__printf_chk@plt+0x4688>
   1b03c:	mov	r1, r0
   1b040:	mov	r0, r5
   1b044:	blx	r6
   1b048:	ldr	r1, [pc, #84]	; 1b0a4 <__printf_chk@plt+0xa150>
   1b04c:	ldrd	r2, [r4, #8]
   1b050:	ldr	r3, [r3, #8]
   1b054:	mov	r5, r0
   1b058:	ldr	r0, [r1]
   1b05c:	ldr	r1, [pc, #68]	; 1b0a8 <__printf_chk@plt+0xa154>
   1b060:	add	r0, r0, r0, lsl #2
   1b064:	str	r0, [sp]
   1b068:	mov	r0, #1
   1b06c:	bl	10f54 <__printf_chk@plt>
   1b070:	ldrd	r2, [r4, #8]
   1b074:	ldr	r1, [pc, #48]	; 1b0ac <__printf_chk@plt+0xa158>
   1b078:	mov	r0, #1
   1b07c:	ldr	r3, [r3, #8]
   1b080:	bl	10f54 <__printf_chk@plt>
   1b084:	ldrd	r2, [r4, #8]
   1b088:	ldr	r1, [pc, #32]	; 1b0b0 <__printf_chk@plt+0xa15c>
   1b08c:	mov	r0, #1
   1b090:	ldr	r3, [r3, #8]
   1b094:	bl	10f54 <__printf_chk@plt>
   1b098:	mov	r0, r5
   1b09c:	add	sp, sp, #8
   1b0a0:	pop	{r4, r5, r6, pc}
   1b0a4:	muleq	r3, r8, r1
   1b0a8:	ldrdeq	r8, [r2], -ip
   1b0ac:	andeq	r5, r2, r0, lsr #15
   1b0b0:	andeq	r5, r2, r8, asr #15
   1b0b4:	push	{r4, lr}
   1b0b8:	mov	r4, r0
   1b0bc:	ldr	r3, [pc, #24]	; 1b0dc <__printf_chk@plt+0xa188>
   1b0c0:	ldr	r0, [r0, #16]
   1b0c4:	str	r3, [r4]
   1b0c8:	bl	10d38 <free@plt>
   1b0cc:	mov	r0, r4
   1b0d0:	bl	15f70 <__printf_chk@plt+0x501c>
   1b0d4:	mov	r0, r4
   1b0d8:	pop	{r4, pc}
   1b0dc:			; <UNDEFINED> instruction: 0x00027cb0
   1b0e0:	push	{r4, lr}
   1b0e4:	mov	r4, r0
   1b0e8:	ldr	r3, [pc, #44]	; 1b11c <__printf_chk@plt+0xa1c8>
   1b0ec:	ldr	r0, [r0, #16]
   1b0f0:	str	r3, [r4]
   1b0f4:	bl	10d38 <free@plt>
   1b0f8:	mov	r0, r4
   1b0fc:	bl	15f70 <__printf_chk@plt+0x501c>
   1b100:	mov	r0, r4
   1b104:	bl	20ab0 <_ZdlPv@@Base>
   1b108:	mov	r0, r4
   1b10c:	pop	{r4, pc}
   1b110:	mov	r0, r4
   1b114:	bl	20ab0 <_ZdlPv@@Base>
   1b118:	bl	10dec <__cxa_end_cleanup@plt>
   1b11c:			; <UNDEFINED> instruction: 0x00027cb0
   1b120:	push	{r4, lr}
   1b124:	mov	r4, r0
   1b128:	ldr	r3, [pc, #24]	; 1b148 <__printf_chk@plt+0xa1f4>
   1b12c:	ldr	r0, [r0, #16]
   1b130:	str	r3, [r4]
   1b134:	bl	10d38 <free@plt>
   1b138:	mov	r0, r4
   1b13c:	bl	15f70 <__printf_chk@plt+0x501c>
   1b140:	mov	r0, r4
   1b144:	pop	{r4, pc}
   1b148:	strdeq	r7, [r2], -r4
   1b14c:	push	{r4, lr}
   1b150:	mov	r4, r0
   1b154:	ldr	r3, [pc, #44]	; 1b188 <__printf_chk@plt+0xa234>
   1b158:	ldr	r0, [r0, #16]
   1b15c:	str	r3, [r4]
   1b160:	bl	10d38 <free@plt>
   1b164:	mov	r0, r4
   1b168:	bl	15f70 <__printf_chk@plt+0x501c>
   1b16c:	mov	r0, r4
   1b170:	bl	20ab0 <_ZdlPv@@Base>
   1b174:	mov	r0, r4
   1b178:	pop	{r4, pc}
   1b17c:	mov	r0, r4
   1b180:	bl	20ab0 <_ZdlPv@@Base>
   1b184:	bl	10dec <__cxa_end_cleanup@plt>
   1b188:	strdeq	r7, [r2], -r4
   1b18c:	ldr	r3, [pc, #292]	; 1b2b8 <__printf_chk@plt+0xa364>
   1b190:	push	{r4, r5, lr}
   1b194:	mov	r4, r0
   1b198:	ldr	r5, [r3]
   1b19c:	sub	sp, sp, #12
   1b1a0:	cmp	r5, #0
   1b1a4:	beq	1b1b8 <__printf_chk@plt+0xa264>
   1b1a8:	cmp	r5, #1
   1b1ac:	beq	1b270 <__printf_chk@plt+0xa31c>
   1b1b0:	add	sp, sp, #12
   1b1b4:	pop	{r4, r5, pc}
   1b1b8:	ldr	r1, [pc, #252]	; 1b2bc <__printf_chk@plt+0xa368>
   1b1bc:	mov	r0, #1
   1b1c0:	bl	10f54 <__printf_chk@plt>
   1b1c4:	ldr	r1, [r4, #16]
   1b1c8:	ldr	r3, [r4, #12]
   1b1cc:	ldr	r2, [r4, #8]
   1b1d0:	ldr	r1, [r1, #8]
   1b1d4:	ldr	r3, [r3, #8]
   1b1d8:	mov	r0, #1
   1b1dc:	str	r1, [sp]
   1b1e0:	ldr	r1, [pc, #216]	; 1b2c0 <__printf_chk@plt+0xa36c>
   1b1e4:	bl	10f54 <__printf_chk@plt>
   1b1e8:	ldr	r2, [r4, #8]
   1b1ec:	ldr	r1, [pc, #208]	; 1b2c4 <__printf_chk@plt+0xa370>
   1b1f0:	mov	r0, #1
   1b1f4:	bl	10f54 <__printf_chk@plt>
   1b1f8:	ldr	r3, [r4, #16]
   1b1fc:	mov	r0, r3
   1b200:	ldr	r3, [r3]
   1b204:	ldr	r3, [r3, #24]
   1b208:	blx	r3
   1b20c:	ldr	r1, [pc, #180]	; 1b2c8 <__printf_chk@plt+0xa374>
   1b210:	mov	r0, #1
   1b214:	bl	10f54 <__printf_chk@plt>
   1b218:	ldr	r1, [pc, #156]	; 1b2bc <__printf_chk@plt+0xa368>
   1b21c:	mov	r0, #1
   1b220:	bl	10f54 <__printf_chk@plt>
   1b224:	ldrd	r2, [r4, #8]
   1b228:	ldr	r1, [pc, #156]	; 1b2cc <__printf_chk@plt+0xa378>
   1b22c:	mov	r0, #1
   1b230:	ldr	r3, [r3, #8]
   1b234:	bl	10f54 <__printf_chk@plt>
   1b238:	ldr	r3, [r4, #12]
   1b23c:	mov	r0, r3
   1b240:	ldr	r3, [r3]
   1b244:	ldr	r3, [r3, #24]
   1b248:	blx	r3
   1b24c:	ldr	r1, [pc, #116]	; 1b2c8 <__printf_chk@plt+0xa374>
   1b250:	mov	r0, #1
   1b254:	bl	10f54 <__printf_chk@plt>
   1b258:	ldr	r2, [r4, #8]
   1b25c:	ldr	r1, [pc, #108]	; 1b2d0 <__printf_chk@plt+0xa37c>
   1b260:	mov	r0, #1
   1b264:	add	sp, sp, #12
   1b268:	pop	{r4, r5, lr}
   1b26c:	b	10f54 <__printf_chk@plt>
   1b270:	ldr	r1, [pc, #92]	; 1b2d4 <__printf_chk@plt+0xa380>
   1b274:	mov	r0, r5
   1b278:	bl	10f54 <__printf_chk@plt>
   1b27c:	ldr	r3, [r4, #12]
   1b280:	mov	r0, r3
   1b284:	ldr	r3, [r3]
   1b288:	ldr	r3, [r3, #24]
   1b28c:	blx	r3
   1b290:	ldr	r3, [r4, #16]
   1b294:	mov	r0, r3
   1b298:	ldr	r3, [r3]
   1b29c:	ldr	r3, [r3, #24]
   1b2a0:	blx	r3
   1b2a4:	mov	r0, r5
   1b2a8:	ldr	r1, [pc, #40]	; 1b2d8 <__printf_chk@plt+0xa384>
   1b2ac:	add	sp, sp, #12
   1b2b0:	pop	{r4, r5, lr}
   1b2b4:	b	10f54 <__printf_chk@plt>
   1b2b8:	ldrdeq	ip, [r3], -r4
   1b2bc:	andeq	r5, r2, r4, asr pc
   1b2c0:	strdeq	r8, [r2], -r4
   1b2c4:	andeq	r5, r2, ip, asr pc
   1b2c8:			; <UNDEFINED> instruction: 0x000263b8
   1b2cc:	andeq	r5, r2, r4, ror #31
   1b2d0:	andeq	r6, r2, r4
   1b2d4:	andeq	r8, r2, ip, lsl r2
   1b2d8:	andeq	r6, r2, r4, asr r0
   1b2dc:	ldr	r3, [pc, #128]	; 1b364 <__printf_chk@plt+0xa410>
   1b2e0:	ldr	r0, [r3]
   1b2e4:	cmp	r0, #0
   1b2e8:	beq	1b2fc <__printf_chk@plt+0xa3a8>
   1b2ec:	cmp	r0, #1
   1b2f0:	bxne	lr
   1b2f4:	ldr	r1, [pc, #108]	; 1b368 <__printf_chk@plt+0xa414>
   1b2f8:	b	10f54 <__printf_chk@plt>
   1b2fc:	push	{r4, r5, r6, lr}
   1b300:	mov	r0, #1
   1b304:	ldr	r5, [pc, #96]	; 1b36c <__printf_chk@plt+0xa418>
   1b308:	ldr	r4, [pc, #96]	; 1b370 <__printf_chk@plt+0xa41c>
   1b30c:	ldr	r1, [pc, #96]	; 1b374 <__printf_chk@plt+0xa420>
   1b310:	ldr	r2, [r5]
   1b314:	ldr	r3, [r4]
   1b318:	rsb	r2, r2, r2, lsl #3
   1b31c:	bl	10f54 <__printf_chk@plt>
   1b320:	ldr	r3, [pc, #80]	; 1b378 <__printf_chk@plt+0xa424>
   1b324:	ldr	r2, [pc, #80]	; 1b37c <__printf_chk@plt+0xa428>
   1b328:	ldr	r1, [pc, #80]	; 1b380 <__printf_chk@plt+0xa42c>
   1b32c:	ldr	r0, [r3]
   1b330:	ldr	r3, [pc, #76]	; 1b384 <__printf_chk@plt+0xa430>
   1b334:	cmp	r0, #0
   1b338:	moveq	r1, r3
   1b33c:	ldr	r2, [r2]
   1b340:	mov	r0, #1
   1b344:	bl	10f54 <__printf_chk@plt>
   1b348:	ldr	r2, [r5]
   1b34c:	ldr	r3, [r4]
   1b350:	ldr	r1, [pc, #48]	; 1b388 <__printf_chk@plt+0xa434>
   1b354:	rsb	r2, r2, r2, lsl #3
   1b358:	mov	r0, #1
   1b35c:	pop	{r4, r5, r6, lr}
   1b360:	b	10f54 <__printf_chk@plt>
   1b364:	ldrdeq	ip, [r3], -r4
   1b368:	andeq	r8, r2, r0, ror r2
   1b36c:	muleq	r3, r8, r1
   1b370:	andeq	ip, r3, r4, lsl #3
   1b374:	andeq	r8, r2, r0, asr r2
   1b378:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   1b37c:	ldrdeq	ip, [r3], -r0
   1b380:	andeq	r8, r2, r4, lsr r2
   1b384:	andeq	r8, r2, r0, asr #4
   1b388:	andeq	r8, r2, r0, ror #4
   1b38c:	ldr	r3, [pc, #188]	; 1b450 <__printf_chk@plt+0xa4fc>
   1b390:	push	{r4, r5, r6, lr}
   1b394:	mov	r5, r0
   1b398:	ldr	r4, [r3]
   1b39c:	cmp	r4, #0
   1b3a0:	beq	1b3dc <__printf_chk@plt+0xa488>
   1b3a4:	cmp	r4, #1
   1b3a8:	popne	{r4, r5, r6, pc}
   1b3ac:	ldr	r1, [pc, #160]	; 1b454 <__printf_chk@plt+0xa500>
   1b3b0:	mov	r0, r4
   1b3b4:	bl	10f54 <__printf_chk@plt>
   1b3b8:	ldr	r3, [r5, #12]
   1b3bc:	mov	r0, r3
   1b3c0:	ldr	r3, [r3]
   1b3c4:	ldr	r3, [r3, #24]
   1b3c8:	blx	r3
   1b3cc:	mov	r0, r4
   1b3d0:	ldr	r1, [pc, #128]	; 1b458 <__printf_chk@plt+0xa504>
   1b3d4:	pop	{r4, r5, r6, lr}
   1b3d8:	b	10f54 <__printf_chk@plt>
   1b3dc:	ldr	r1, [pc, #120]	; 1b45c <__printf_chk@plt+0xa508>
   1b3e0:	mov	r0, #1
   1b3e4:	bl	10f54 <__printf_chk@plt>
   1b3e8:	ldr	r3, [pc, #112]	; 1b460 <__printf_chk@plt+0xa50c>
   1b3ec:	ldr	r2, [r5, #12]
   1b3f0:	ldr	r1, [pc, #108]	; 1b464 <__printf_chk@plt+0xa510>
   1b3f4:	ldr	r3, [r3]
   1b3f8:	ldr	r2, [r2, #8]
   1b3fc:	mov	r0, #1
   1b400:	rsb	r3, r3, r3, lsl #3
   1b404:	bl	10f54 <__printf_chk@plt>
   1b408:	ldr	r3, [pc, #88]	; 1b468 <__printf_chk@plt+0xa514>
   1b40c:	mov	r0, #1
   1b410:	ldr	r3, [r3]
   1b414:	cmp	r3, #0
   1b418:	ldr	r3, [r5, #12]
   1b41c:	ldrne	r1, [pc, #72]	; 1b46c <__printf_chk@plt+0xa518>
   1b420:	ldreq	r1, [pc, #72]	; 1b470 <__printf_chk@plt+0xa51c>
   1b424:	ldr	r2, [r3, #8]
   1b428:	bl	10f54 <__printf_chk@plt>
   1b42c:	ldr	r1, [pc, #64]	; 1b474 <__printf_chk@plt+0xa520>
   1b430:	mov	r0, #1
   1b434:	bl	10f54 <__printf_chk@plt>
   1b438:	ldr	r3, [r5, #12]
   1b43c:	pop	{r4, r5, r6, lr}
   1b440:	mov	r0, r3
   1b444:	ldr	r3, [r3]
   1b448:	ldr	r3, [r3, #24]
   1b44c:	bx	r3
   1b450:	ldrdeq	ip, [r3], -r4
   1b454:	andeq	r8, r2, r0, asr #5
   1b458:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1b45c:	andeq	r5, r2, r4, asr pc
   1b460:	muleq	r3, r8, r1
   1b464:	andeq	r8, r2, r0, lsl #5
   1b468:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   1b46c:	muleq	r2, r8, r2
   1b470:	andeq	r8, r2, ip, lsr #5
   1b474:			; <UNDEFINED> instruction: 0x000263b8
   1b478:	ldr	r3, [pc, #264]	; 1b588 <__printf_chk@plt+0xa634>
   1b47c:	push	{r4, r5, r6, lr}
   1b480:	mov	r4, r0
   1b484:	ldr	r5, [r3]
   1b488:	cmp	r5, #0
   1b48c:	beq	1b4dc <__printf_chk@plt+0xa588>
   1b490:	cmp	r5, #1
   1b494:	popne	{r4, r5, r6, pc}
   1b498:	ldr	r1, [pc, #236]	; 1b58c <__printf_chk@plt+0xa638>
   1b49c:	mov	r0, r5
   1b4a0:	bl	10f54 <__printf_chk@plt>
   1b4a4:	ldr	r3, [r4, #12]
   1b4a8:	mov	r0, r3
   1b4ac:	ldr	r3, [r3]
   1b4b0:	ldr	r3, [r3, #24]
   1b4b4:	blx	r3
   1b4b8:	ldr	r3, [r4, #16]
   1b4bc:	mov	r0, r3
   1b4c0:	ldr	r3, [r3]
   1b4c4:	ldr	r3, [r3, #24]
   1b4c8:	blx	r3
   1b4cc:	mov	r0, r5
   1b4d0:	ldr	r1, [pc, #184]	; 1b590 <__printf_chk@plt+0xa63c>
   1b4d4:	pop	{r4, r5, r6, lr}
   1b4d8:	b	10f54 <__printf_chk@plt>
   1b4dc:	ldr	r1, [pc, #176]	; 1b594 <__printf_chk@plt+0xa640>
   1b4e0:	mov	r0, #1
   1b4e4:	bl	10f54 <__printf_chk@plt>
   1b4e8:	ldr	r3, [r4, #16]
   1b4ec:	ldr	r2, [r4, #8]
   1b4f0:	ldr	r1, [pc, #160]	; 1b598 <__printf_chk@plt+0xa644>
   1b4f4:	ldr	r3, [r3, #8]
   1b4f8:	mov	r0, #1
   1b4fc:	bl	10f54 <__printf_chk@plt>
   1b500:	ldr	r3, [r4, #12]
   1b504:	ldr	r1, [pc, #144]	; 1b59c <__printf_chk@plt+0xa648>
   1b508:	mov	r0, #1
   1b50c:	ldr	r2, [r3, #8]
   1b510:	bl	10f54 <__printf_chk@plt>
   1b514:	ldr	r3, [r4, #16]
   1b518:	mov	r0, r3
   1b51c:	ldr	r3, [r3]
   1b520:	ldr	r3, [r3, #24]
   1b524:	blx	r3
   1b528:	ldr	r1, [pc, #112]	; 1b5a0 <__printf_chk@plt+0xa64c>
   1b52c:	mov	r0, #1
   1b530:	bl	10f54 <__printf_chk@plt>
   1b534:	ldr	r1, [pc, #88]	; 1b594 <__printf_chk@plt+0xa640>
   1b538:	mov	r0, #1
   1b53c:	bl	10f54 <__printf_chk@plt>
   1b540:	ldrd	r2, [r4, #8]
   1b544:	ldr	r1, [pc, #76]	; 1b598 <__printf_chk@plt+0xa644>
   1b548:	mov	r0, #1
   1b54c:	ldr	r3, [r3, #8]
   1b550:	bl	10f54 <__printf_chk@plt>
   1b554:	ldr	r3, [r4, #12]
   1b558:	mov	r0, r3
   1b55c:	ldr	r3, [r3]
   1b560:	ldr	r3, [r3, #24]
   1b564:	blx	r3
   1b568:	ldr	r1, [pc, #48]	; 1b5a0 <__printf_chk@plt+0xa64c>
   1b56c:	mov	r0, #1
   1b570:	bl	10f54 <__printf_chk@plt>
   1b574:	ldr	r2, [r4, #8]
   1b578:	ldr	r1, [pc, #36]	; 1b5a4 <__printf_chk@plt+0xa650>
   1b57c:	mov	r0, #1
   1b580:	pop	{r4, r5, r6, lr}
   1b584:	b	10f54 <__printf_chk@plt>
   1b588:	ldrdeq	ip, [r3], -r4
   1b58c:	andeq	r8, r2, r0, lsl #6
   1b590:	andeq	r6, r2, r0, asr #32
   1b594:	andeq	r5, r2, r4, asr pc
   1b598:	andeq	r5, r2, r4, ror #31
   1b59c:	strdeq	r8, [r2], -r0
   1b5a0:			; <UNDEFINED> instruction: 0x000263b8
   1b5a4:	andeq	r6, r2, r4
   1b5a8:	ldr	r3, [pc, #116]	; 1b624 <__printf_chk@plt+0xa6d0>
   1b5ac:	ldr	r0, [r3]
   1b5b0:	cmp	r0, #0
   1b5b4:	beq	1b5c8 <__printf_chk@plt+0xa674>
   1b5b8:	cmp	r0, #1
   1b5bc:	bxne	lr
   1b5c0:	ldr	r1, [pc, #96]	; 1b628 <__printf_chk@plt+0xa6d4>
   1b5c4:	b	10f54 <__printf_chk@plt>
   1b5c8:	push	{r4, lr}
   1b5cc:	mov	r0, #1
   1b5d0:	ldr	r4, [pc, #84]	; 1b62c <__printf_chk@plt+0xa6d8>
   1b5d4:	ldr	r1, [pc, #84]	; 1b630 <__printf_chk@plt+0xa6dc>
   1b5d8:	ldr	r2, [r4]
   1b5dc:	rsb	r2, r2, r2, lsl #3
   1b5e0:	bl	10f54 <__printf_chk@plt>
   1b5e4:	ldr	r3, [pc, #72]	; 1b634 <__printf_chk@plt+0xa6e0>
   1b5e8:	ldr	r2, [pc, #72]	; 1b638 <__printf_chk@plt+0xa6e4>
   1b5ec:	ldr	r1, [pc, #72]	; 1b63c <__printf_chk@plt+0xa6e8>
   1b5f0:	ldr	r0, [r3]
   1b5f4:	ldr	r3, [pc, #68]	; 1b640 <__printf_chk@plt+0xa6ec>
   1b5f8:	cmp	r0, #0
   1b5fc:	ldr	r2, [r2]
   1b600:	moveq	r1, r3
   1b604:	mov	r0, #1
   1b608:	bl	10f54 <__printf_chk@plt>
   1b60c:	ldr	r2, [r4]
   1b610:	ldr	r1, [pc, #44]	; 1b644 <__printf_chk@plt+0xa6f0>
   1b614:	mov	r0, #1
   1b618:	rsb	r2, r2, r2, lsl #3
   1b61c:	pop	{r4, lr}
   1b620:	b	10f54 <__printf_chk@plt>
   1b624:	ldrdeq	ip, [r3], -r4
   1b628:	andeq	r8, r2, r0, lsr r3
   1b62c:	muleq	r3, r8, r1
   1b630:	andeq	r8, r2, r8, lsl r3
   1b634:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   1b638:	ldrdeq	ip, [r3], -r0
   1b63c:	andeq	r8, r2, r4, lsr r2
   1b640:	andeq	r8, r2, r0, asr #4
   1b644:	andeq	r8, r2, r4, lsr #6
   1b648:	ldr	r3, [pc, #188]	; 1b70c <__printf_chk@plt+0xa7b8>
   1b64c:	push	{r4, r5, r6, lr}
   1b650:	mov	r5, r0
   1b654:	ldr	r4, [r3]
   1b658:	cmp	r4, #0
   1b65c:	beq	1b698 <__printf_chk@plt+0xa744>
   1b660:	cmp	r4, #1
   1b664:	popne	{r4, r5, r6, pc}
   1b668:	ldr	r1, [pc, #160]	; 1b710 <__printf_chk@plt+0xa7bc>
   1b66c:	mov	r0, r4
   1b670:	bl	10f54 <__printf_chk@plt>
   1b674:	ldr	r3, [r5, #12]
   1b678:	mov	r0, r3
   1b67c:	ldr	r3, [r3]
   1b680:	ldr	r3, [r3, #24]
   1b684:	blx	r3
   1b688:	mov	r0, r4
   1b68c:	ldr	r1, [pc, #128]	; 1b714 <__printf_chk@plt+0xa7c0>
   1b690:	pop	{r4, r5, r6, lr}
   1b694:	b	10f54 <__printf_chk@plt>
   1b698:	ldr	r1, [pc, #120]	; 1b718 <__printf_chk@plt+0xa7c4>
   1b69c:	mov	r0, #1
   1b6a0:	bl	10f54 <__printf_chk@plt>
   1b6a4:	ldr	r3, [pc, #112]	; 1b71c <__printf_chk@plt+0xa7c8>
   1b6a8:	ldr	r2, [r5, #12]
   1b6ac:	ldr	r1, [pc, #108]	; 1b720 <__printf_chk@plt+0xa7cc>
   1b6b0:	ldr	r3, [r3]
   1b6b4:	ldr	r2, [r2, #8]
   1b6b8:	mov	r0, #1
   1b6bc:	rsb	r3, r3, r3, lsl #3
   1b6c0:	bl	10f54 <__printf_chk@plt>
   1b6c4:	ldr	r3, [pc, #88]	; 1b724 <__printf_chk@plt+0xa7d0>
   1b6c8:	mov	r0, #1
   1b6cc:	ldr	r3, [r3]
   1b6d0:	cmp	r3, #0
   1b6d4:	ldr	r3, [r5, #12]
   1b6d8:	ldrne	r1, [pc, #72]	; 1b728 <__printf_chk@plt+0xa7d4>
   1b6dc:	ldreq	r1, [pc, #72]	; 1b72c <__printf_chk@plt+0xa7d8>
   1b6e0:	ldr	r2, [r3, #8]
   1b6e4:	bl	10f54 <__printf_chk@plt>
   1b6e8:	ldr	r1, [pc, #64]	; 1b730 <__printf_chk@plt+0xa7dc>
   1b6ec:	mov	r0, #1
   1b6f0:	bl	10f54 <__printf_chk@plt>
   1b6f4:	ldr	r3, [r5, #12]
   1b6f8:	pop	{r4, r5, r6, lr}
   1b6fc:	mov	r0, r3
   1b700:	ldr	r3, [r3]
   1b704:	ldr	r3, [r3, #24]
   1b708:	bx	r3
   1b70c:	ldrdeq	ip, [r3], -r4
   1b710:	andeq	r8, r2, r0, lsl #6
   1b714:	andeq	r8, r2, ip, asr r3
   1b718:	andeq	r5, r2, r4, asr pc
   1b71c:	muleq	r3, r8, r1
   1b720:	andeq	r8, r2, r4, asr #6
   1b724:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   1b728:	muleq	r2, r8, r2
   1b72c:	andeq	r8, r2, ip, lsr #5
   1b730:			; <UNDEFINED> instruction: 0x000263b8
   1b734:	ldr	r3, [pc, #132]	; 1b7c0 <__printf_chk@plt+0xa86c>
   1b738:	push	{r4, r5, r6, lr}
   1b73c:	mov	r5, r0
   1b740:	ldr	r4, [r3]
   1b744:	cmp	r4, #0
   1b748:	beq	1b788 <__printf_chk@plt+0xa834>
   1b74c:	cmp	r4, #1
   1b750:	popne	{r4, r5, r6, pc}
   1b754:	ldr	r2, [r0, #16]
   1b758:	ldr	r1, [pc, #100]	; 1b7c4 <__printf_chk@plt+0xa870>
   1b75c:	mov	r0, r4
   1b760:	bl	10f54 <__printf_chk@plt>
   1b764:	ldr	r3, [r5, #12]
   1b768:	mov	r0, r3
   1b76c:	ldr	r3, [r3]
   1b770:	ldr	r3, [r3, #24]
   1b774:	blx	r3
   1b778:	mov	r0, r4
   1b77c:	ldr	r1, [pc, #68]	; 1b7c8 <__printf_chk@plt+0xa874>
   1b780:	pop	{r4, r5, r6, lr}
   1b784:	b	10f54 <__printf_chk@plt>
   1b788:	ldr	r2, [r0, #8]
   1b78c:	ldr	r1, [pc, #56]	; 1b7cc <__printf_chk@plt+0xa878>
   1b790:	mov	r0, #1
   1b794:	bl	10f54 <__printf_chk@plt>
   1b798:	ldr	r3, [r5, #12]
   1b79c:	mov	r0, r3
   1b7a0:	ldr	r3, [r3]
   1b7a4:	ldr	r3, [r3, #24]
   1b7a8:	blx	r3
   1b7ac:	ldr	r2, [r5, #8]
   1b7b0:	ldr	r1, [pc, #24]	; 1b7d0 <__printf_chk@plt+0xa87c>
   1b7b4:	mov	r0, #1
   1b7b8:	pop	{r4, r5, r6, lr}
   1b7bc:	b	10f54 <__printf_chk@plt>
   1b7c0:	ldrdeq	ip, [r3], -r4
   1b7c4:	andeq	r8, r2, r8, ror r3
   1b7c8:	muleq	r2, r0, r3
   1b7cc:	andeq	r5, r2, r4, asr #30
   1b7d0:	ldrdeq	r5, [r2], -r4
   1b7d4:	ldr	r3, [pc, #348]	; 1b938 <__printf_chk@plt+0xa9e4>
   1b7d8:	push	{r4, r5, r6, lr}
   1b7dc:	mov	r4, r0
   1b7e0:	ldr	r3, [r3]
   1b7e4:	cmp	r3, #0
   1b7e8:	beq	1b8ac <__printf_chk@plt+0xa958>
   1b7ec:	cmp	r3, #1
   1b7f0:	popne	{r4, r5, r6, pc}
   1b7f4:	ldr	r3, [r0, #16]
   1b7f8:	ldrb	r3, [r3]
   1b7fc:	sub	r3, r3, #66	; 0x42
   1b800:	cmp	r3, #39	; 0x27
   1b804:	ldrls	pc, [pc, r3, lsl #2]
   1b808:	b	1b930 <__printf_chk@plt+0xa9dc>
   1b80c:	andeq	fp, r1, r8, lsr #18
   1b810:	andeq	fp, r1, r0, lsr r9
   1b814:	andeq	fp, r1, r0, lsr r9
   1b818:	andeq	fp, r1, r0, lsr r9
   1b81c:	andeq	fp, r1, r0, lsr r9
   1b820:	andeq	fp, r1, r0, lsr r9
   1b824:	andeq	fp, r1, r0, lsr r9
   1b828:	strdeq	fp, [r1], -r4
   1b82c:	andeq	fp, r1, r0, lsr r9
   1b830:	andeq	fp, r1, r0, lsr r9
   1b834:	andeq	fp, r1, r0, lsr r9
   1b838:	andeq	fp, r1, r0, lsr r9
   1b83c:	andeq	fp, r1, r0, lsr r9
   1b840:	andeq	fp, r1, r0, lsr r9
   1b844:	andeq	fp, r1, r0, lsr r9
   1b848:	andeq	fp, r1, r0, lsr r9
   1b84c:	andeq	fp, r1, r0, lsr r9
   1b850:	andeq	fp, r1, r0, lsr r9
   1b854:	andeq	fp, r1, r0, lsr r9
   1b858:	andeq	fp, r1, r0, lsr r9
   1b85c:	andeq	fp, r1, r0, lsr r9
   1b860:	andeq	fp, r1, r0, lsr r9
   1b864:	andeq	fp, r1, r0, lsr r9
   1b868:	andeq	fp, r1, r0, lsr r9
   1b86c:	andeq	fp, r1, r0, lsr r9
   1b870:	andeq	fp, r1, r0, lsr r9
   1b874:	andeq	fp, r1, r0, lsr r9
   1b878:	andeq	fp, r1, r0, lsr r9
   1b87c:	andeq	fp, r1, r0, lsr r9
   1b880:	andeq	fp, r1, r0, lsr r9
   1b884:	andeq	fp, r1, r0, lsr r9
   1b888:	andeq	fp, r1, r0, lsr r9
   1b88c:	andeq	fp, r1, r8, lsr #18
   1b890:	andeq	fp, r1, r0, lsr r9
   1b894:	andeq	fp, r1, r0, lsr r9
   1b898:	andeq	fp, r1, r0, lsr r9
   1b89c:	andeq	fp, r1, r0, lsr r9
   1b8a0:	andeq	fp, r1, r0, lsr r9
   1b8a4:	andeq	fp, r1, r0, lsr r9
   1b8a8:	strdeq	fp, [r1], -r4
   1b8ac:	ldr	r2, [r0, #16]
   1b8b0:	ldr	r1, [pc, #132]	; 1b93c <__printf_chk@plt+0xa9e8>
   1b8b4:	mov	r0, #1
   1b8b8:	bl	10f54 <__printf_chk@plt>
   1b8bc:	ldr	r0, [r4, #12]
   1b8c0:	ldr	r5, [pc, #120]	; 1b940 <__printf_chk@plt+0xa9ec>
   1b8c4:	ldr	r2, [r4, #16]
   1b8c8:	ldr	r3, [r0]
   1b8cc:	ldr	r6, [r5]
   1b8d0:	str	r2, [r5]
   1b8d4:	ldr	r3, [r3, #24]
   1b8d8:	blx	r3
   1b8dc:	ldr	r2, [r4, #8]
   1b8e0:	str	r6, [r5]
   1b8e4:	ldr	r1, [pc, #88]	; 1b944 <__printf_chk@plt+0xa9f0>
   1b8e8:	mov	r0, #1
   1b8ec:	pop	{r4, r5, r6, lr}
   1b8f0:	b	10f54 <__printf_chk@plt>
   1b8f4:	ldr	r2, [pc, #76]	; 1b948 <__printf_chk@plt+0xa9f4>
   1b8f8:	ldr	r1, [pc, #76]	; 1b94c <__printf_chk@plt+0xa9f8>
   1b8fc:	mov	r0, #1
   1b900:	bl	10f54 <__printf_chk@plt>
   1b904:	ldr	r3, [r4, #12]
   1b908:	mov	r0, r3
   1b90c:	ldr	r3, [r3]
   1b910:	ldr	r3, [r3, #24]
   1b914:	blx	r3
   1b918:	ldr	r1, [pc, #48]	; 1b950 <__printf_chk@plt+0xa9fc>
   1b91c:	mov	r0, #1
   1b920:	pop	{r4, r5, r6, lr}
   1b924:	b	10f54 <__printf_chk@plt>
   1b928:	ldr	r2, [pc, #36]	; 1b954 <__printf_chk@plt+0xaa00>
   1b92c:	b	1b8f8 <__printf_chk@plt+0xa9a4>
   1b930:	ldr	r2, [pc, #32]	; 1b958 <__printf_chk@plt+0xaa04>
   1b934:	b	1b8f8 <__printf_chk@plt+0xa9a4>
   1b938:	ldrdeq	ip, [r3], -r4
   1b93c:	andeq	r5, r2, r4, lsr ip
   1b940:	andeq	lr, r3, r0, ror pc
   1b944:	andeq	r8, r2, r4, lsr #7
   1b948:	andeq	r5, r2, r8, asr #7
   1b94c:			; <UNDEFINED> instruction: 0x000283b4
   1b950:	muleq	r2, r0, r3
   1b954:	andeq	r5, r2, r0, asr #7
   1b958:	muleq	r2, ip, r3
   1b95c:	ldr	r3, [pc, #156]	; 1ba00 <__printf_chk@plt+0xaaac>
   1b960:	push	{r4, r5, r6, lr}
   1b964:	mov	r5, r0
   1b968:	ldr	r4, [r3]
   1b96c:	cmp	r4, #0
   1b970:	bne	1b9c8 <__printf_chk@plt+0xaa74>
   1b974:	ldr	r3, [r0, #12]
   1b978:	mov	r0, r3
   1b97c:	ldr	r3, [r3]
   1b980:	ldr	r3, [r3, #24]
   1b984:	blx	r3
   1b988:	ldr	r3, [r5, #12]
   1b98c:	ldr	r1, [pc, #112]	; 1ba04 <__printf_chk@plt+0xaab0>
   1b990:	mov	r0, #1
   1b994:	ldr	r2, [r3, #8]
   1b998:	bl	10f54 <__printf_chk@plt>
   1b99c:	ldr	r3, [pc, #100]	; 1ba08 <__printf_chk@plt+0xaab4>
   1b9a0:	ldr	r1, [pc, #100]	; 1ba0c <__printf_chk@plt+0xaab8>
   1b9a4:	mov	r0, #1
   1b9a8:	ldr	r2, [r3]
   1b9ac:	bl	10f54 <__printf_chk@plt>
   1b9b0:	ldr	r3, [r5, #12]
   1b9b4:	pop	{r4, r5, r6, lr}
   1b9b8:	mov	r0, r3
   1b9bc:	ldr	r3, [r3]
   1b9c0:	ldr	r3, [r3, #24]
   1b9c4:	bx	r3
   1b9c8:	cmp	r4, #1
   1b9cc:	popne	{r4, r5, r6, pc}
   1b9d0:	ldr	r1, [pc, #56]	; 1ba10 <__printf_chk@plt+0xaabc>
   1b9d4:	mov	r0, r4
   1b9d8:	bl	10f54 <__printf_chk@plt>
   1b9dc:	ldr	r3, [r5, #12]
   1b9e0:	mov	r0, r3
   1b9e4:	ldr	r3, [r3]
   1b9e8:	ldr	r3, [r3, #24]
   1b9ec:	blx	r3
   1b9f0:	mov	r0, r4
   1b9f4:	ldr	r1, [pc, #24]	; 1ba14 <__printf_chk@plt+0xaac0>
   1b9f8:	pop	{r4, r5, r6, lr}
   1b9fc:	b	10f54 <__printf_chk@plt>
   1ba00:	ldrdeq	ip, [r3], -r4
   1ba04:	ldrdeq	r8, [r2], -r0
   1ba08:	ldrdeq	ip, [r3], -r4
   1ba0c:	muleq	r2, r0, r8
   1ba10:	andeq	r8, r2, r0, ror #7
   1ba14:	muleq	r2, r0, r3
   1ba18:	ldr	r3, [pc, #116]	; 1ba94 <__printf_chk@plt+0xab40>
   1ba1c:	push	{r4, lr}
   1ba20:	mov	r4, r0
   1ba24:	ldr	r0, [r3]
   1ba28:	cmp	r0, #0
   1ba2c:	beq	1ba58 <__printf_chk@plt+0xab04>
   1ba30:	cmp	r0, #1
   1ba34:	popne	{r4, pc}
   1ba38:	ldr	r1, [pc, #88]	; 1ba98 <__printf_chk@plt+0xab44>
   1ba3c:	bl	10f54 <__printf_chk@plt>
   1ba40:	ldr	r3, [r4, #12]
   1ba44:	pop	{r4, lr}
   1ba48:	mov	r0, r3
   1ba4c:	ldr	r3, [r3]
   1ba50:	ldr	r3, [r3, #24]
   1ba54:	bx	r3
   1ba58:	ldr	r2, [r4, #16]
   1ba5c:	ldr	r1, [pc, #56]	; 1ba9c <__printf_chk@plt+0xab48>
   1ba60:	rsb	r2, r2, #0
   1ba64:	mov	r0, #1
   1ba68:	bl	10f54 <__printf_chk@plt>
   1ba6c:	ldr	r3, [r4, #12]
   1ba70:	mov	r0, r3
   1ba74:	ldr	r3, [r3]
   1ba78:	ldr	r3, [r3, #24]
   1ba7c:	blx	r3
   1ba80:	ldr	r2, [r4, #16]
   1ba84:	ldr	r1, [pc, #16]	; 1ba9c <__printf_chk@plt+0xab48>
   1ba88:	mov	r0, #1
   1ba8c:	pop	{r4, lr}
   1ba90:	b	10f54 <__printf_chk@plt>
   1ba94:	ldrdeq	ip, [r3], -r4
   1ba98:	andeq	r8, r2, r8, lsl #8
   1ba9c:	andeq	r6, r2, r0, lsl r5
   1baa0:	ldr	r3, [pc, #76]	; 1baf4 <__printf_chk@plt+0xaba0>
   1baa4:	push	{r4, lr}
   1baa8:	mov	r4, r0
   1baac:	ldr	r0, [r3]
   1bab0:	cmp	r0, #0
   1bab4:	beq	1bacc <__printf_chk@plt+0xab78>
   1bab8:	cmp	r0, #1
   1babc:	popne	{r4, pc}
   1bac0:	ldr	r1, [pc, #48]	; 1baf8 <__printf_chk@plt+0xaba4>
   1bac4:	bl	10f54 <__printf_chk@plt>
   1bac8:	b	1badc <__printf_chk@plt+0xab88>
   1bacc:	ldr	r2, [r4, #16]
   1bad0:	ldr	r1, [pc, #36]	; 1bafc <__printf_chk@plt+0xaba8>
   1bad4:	mov	r0, #1
   1bad8:	bl	10f54 <__printf_chk@plt>
   1badc:	ldr	r3, [r4, #12]
   1bae0:	pop	{r4, lr}
   1bae4:	mov	r0, r3
   1bae8:	ldr	r3, [r3]
   1baec:	ldr	r3, [r3, #24]
   1baf0:	bx	r3
   1baf4:	ldrdeq	ip, [r3], -r4
   1baf8:	andeq	r8, r2, ip, asr #8
   1bafc:	muleq	r2, r0, r8
   1bb00:	push	{r4, r5, r6, lr}
   1bb04:	mov	r5, r0
   1bb08:	ldr	r4, [pc, #80]	; 1bb60 <__printf_chk@plt+0xac0c>
   1bb0c:	ldr	r3, [r4]
   1bb10:	cmp	r3, #0
   1bb14:	beq	1bb4c <__printf_chk@plt+0xabf8>
   1bb18:	ldr	r3, [r5, #12]
   1bb1c:	mov	r0, r3
   1bb20:	ldr	r3, [r3]
   1bb24:	ldr	r3, [r3, #24]
   1bb28:	blx	r3
   1bb2c:	ldr	r3, [r4]
   1bb30:	cmp	r3, #0
   1bb34:	popne	{r4, r5, r6, pc}
   1bb38:	ldr	r2, [r5, #8]
   1bb3c:	ldr	r1, [pc, #32]	; 1bb64 <__printf_chk@plt+0xac10>
   1bb40:	mov	r0, #1
   1bb44:	pop	{r4, r5, r6, lr}
   1bb48:	b	10f54 <__printf_chk@plt>
   1bb4c:	ldr	r2, [r0, #8]
   1bb50:	ldr	r1, [pc, #16]	; 1bb68 <__printf_chk@plt+0xac14>
   1bb54:	mov	r0, #1
   1bb58:	bl	10f54 <__printf_chk@plt>
   1bb5c:	b	1bb18 <__printf_chk@plt+0xabc4>
   1bb60:	ldrdeq	ip, [r3], -r4
   1bb64:	muleq	r2, r0, r4
   1bb68:	andeq	r5, r2, ip, asr pc
   1bb6c:	push	{r4, r5, r6, lr}
   1bb70:	mov	r6, r0
   1bb74:	mov	r0, #20
   1bb78:	mov	r5, r1
   1bb7c:	bl	20a60 <_Znwj@@Base>
   1bb80:	mov	r1, r6
   1bb84:	mov	r4, r0
   1bb88:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bb8c:	ldr	r3, [pc, #24]	; 1bbac <__printf_chk@plt+0xac58>
   1bb90:	str	r5, [r4, #16]
   1bb94:	str	r3, [r4]
   1bb98:	mov	r0, r4
   1bb9c:	pop	{r4, r5, r6, pc}
   1bba0:	mov	r0, r4
   1bba4:	bl	20ab0 <_ZdlPv@@Base>
   1bba8:	bl	10dec <__cxa_end_cleanup@plt>
   1bbac:	muleq	r2, r0, sl
   1bbb0:	push	{r4, r5, r6, lr}
   1bbb4:	mov	r4, r0
   1bbb8:	mov	r5, r2
   1bbbc:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bbc0:	ldr	r3, [pc, #12]	; 1bbd4 <__printf_chk@plt+0xac80>
   1bbc4:	str	r5, [r4, #16]
   1bbc8:	str	r3, [r4]
   1bbcc:	mov	r0, r4
   1bbd0:	pop	{r4, r5, r6, pc}
   1bbd4:	muleq	r2, r0, sl
   1bbd8:	push	{r4, lr}
   1bbdc:	mov	r4, r0
   1bbe0:	bl	15984 <__printf_chk@plt+0x4a30>
   1bbe4:	ldr	r3, [pc, #8]	; 1bbf4 <__printf_chk@plt+0xaca0>
   1bbe8:	mov	r0, r4
   1bbec:	str	r3, [r4]
   1bbf0:	pop	{r4, pc}
   1bbf4:	andeq	r7, r2, r8, lsr sp
   1bbf8:	ldr	r3, [r0]
   1bbfc:	push	{r4, r5, r6, lr}
   1bc00:	mov	r5, r0
   1bc04:	ldr	r3, [r3, #36]	; 0x24
   1bc08:	blx	r3
   1bc0c:	cmp	r0, #0
   1bc10:	beq	1bc54 <__printf_chk@plt+0xad00>
   1bc14:	mov	r0, #12
   1bc18:	bl	20a60 <_Znwj@@Base>
   1bc1c:	mov	r6, r0
   1bc20:	bl	15984 <__printf_chk@plt+0x4a30>
   1bc24:	ldr	r3, [pc, #104]	; 1bc94 <__printf_chk@plt+0xad40>
   1bc28:	mov	r0, #20
   1bc2c:	str	r3, [r6]
   1bc30:	bl	20a60 <_Znwj@@Base>
   1bc34:	mov	r1, r5
   1bc38:	mov	r4, r0
   1bc3c:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bc40:	ldr	r3, [pc, #80]	; 1bc98 <__printf_chk@plt+0xad44>
   1bc44:	str	r6, [r4, #16]
   1bc48:	str	r3, [r4]
   1bc4c:	mov	r0, r4
   1bc50:	pop	{r4, r5, r6, pc}
   1bc54:	mov	r0, #16
   1bc58:	bl	20a60 <_Znwj@@Base>
   1bc5c:	mov	r1, r5
   1bc60:	mov	r4, r0
   1bc64:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bc68:	ldr	r3, [pc, #44]	; 1bc9c <__printf_chk@plt+0xad48>
   1bc6c:	mov	r0, r4
   1bc70:	str	r3, [r4]
   1bc74:	pop	{r4, r5, r6, pc}
   1bc78:	mov	r0, r4
   1bc7c:	bl	20ab0 <_ZdlPv@@Base>
   1bc80:	bl	10dec <__cxa_end_cleanup@plt>
   1bc84:	b	1bc78 <__printf_chk@plt+0xad24>
   1bc88:	mov	r0, r6
   1bc8c:	bl	20ab0 <_ZdlPv@@Base>
   1bc90:	bl	10dec <__cxa_end_cleanup@plt>
   1bc94:	andeq	r7, r2, r8, lsr sp
   1bc98:	muleq	r2, r0, sl
   1bc9c:	andeq	r7, r2, r8, lsl fp
   1bca0:	push	{r4, lr}
   1bca4:	mov	r4, r0
   1bca8:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bcac:	ldr	r3, [pc, #8]	; 1bcbc <__printf_chk@plt+0xad68>
   1bcb0:	mov	r0, r4
   1bcb4:	str	r3, [r4]
   1bcb8:	pop	{r4, pc}
   1bcbc:	andeq	r7, r2, r8, lsl fp
   1bcc0:	push	{r4, r5, r6, lr}
   1bcc4:	mov	r6, r0
   1bcc8:	mov	r0, #20
   1bccc:	mov	r5, r1
   1bcd0:	bl	20a60 <_Znwj@@Base>
   1bcd4:	mov	r1, r6
   1bcd8:	mov	r4, r0
   1bcdc:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bce0:	ldr	r3, [pc, #24]	; 1bd00 <__printf_chk@plt+0xadac>
   1bce4:	str	r5, [r4, #16]
   1bce8:	str	r3, [r4]
   1bcec:	mov	r0, r4
   1bcf0:	pop	{r4, r5, r6, pc}
   1bcf4:	mov	r0, r4
   1bcf8:	bl	20ab0 <_ZdlPv@@Base>
   1bcfc:	bl	10dec <__cxa_end_cleanup@plt>
   1bd00:	andeq	r7, r2, ip, ror #24
   1bd04:	push	{r4, r5, r6, lr}
   1bd08:	mov	r4, r0
   1bd0c:	mov	r5, r2
   1bd10:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bd14:	ldr	r3, [pc, #12]	; 1bd28 <__printf_chk@plt+0xadd4>
   1bd18:	str	r5, [r4, #16]
   1bd1c:	str	r3, [r4]
   1bd20:	mov	r0, r4
   1bd24:	pop	{r4, r5, r6, pc}
   1bd28:	andeq	r7, r2, ip, ror #24
   1bd2c:	push	{r4, lr}
   1bd30:	mov	r4, r0
   1bd34:	bl	15984 <__printf_chk@plt+0x4a30>
   1bd38:	ldr	r3, [pc, #8]	; 1bd48 <__printf_chk@plt+0xadf4>
   1bd3c:	mov	r0, r4
   1bd40:	str	r3, [r4]
   1bd44:	pop	{r4, pc}
   1bd48:	andeq	r7, r2, ip, ror sp
   1bd4c:	ldr	r3, [r0]
   1bd50:	push	{r4, r5, r6, lr}
   1bd54:	mov	r5, r0
   1bd58:	ldr	r3, [r3, #36]	; 0x24
   1bd5c:	blx	r3
   1bd60:	cmp	r0, #0
   1bd64:	beq	1bda8 <__printf_chk@plt+0xae54>
   1bd68:	mov	r0, #12
   1bd6c:	bl	20a60 <_Znwj@@Base>
   1bd70:	mov	r6, r0
   1bd74:	bl	15984 <__printf_chk@plt+0x4a30>
   1bd78:	ldr	r3, [pc, #104]	; 1bde8 <__printf_chk@plt+0xae94>
   1bd7c:	mov	r0, #20
   1bd80:	str	r3, [r6]
   1bd84:	bl	20a60 <_Znwj@@Base>
   1bd88:	mov	r1, r5
   1bd8c:	mov	r4, r0
   1bd90:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bd94:	ldr	r3, [pc, #80]	; 1bdec <__printf_chk@plt+0xae98>
   1bd98:	str	r6, [r4, #16]
   1bd9c:	str	r3, [r4]
   1bda0:	mov	r0, r4
   1bda4:	pop	{r4, r5, r6, pc}
   1bda8:	mov	r0, #16
   1bdac:	bl	20a60 <_Znwj@@Base>
   1bdb0:	mov	r1, r5
   1bdb4:	mov	r4, r0
   1bdb8:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bdbc:	ldr	r3, [pc, #44]	; 1bdf0 <__printf_chk@plt+0xae9c>
   1bdc0:	mov	r0, r4
   1bdc4:	str	r3, [r4]
   1bdc8:	pop	{r4, r5, r6, pc}
   1bdcc:	mov	r0, r4
   1bdd0:	bl	20ab0 <_ZdlPv@@Base>
   1bdd4:	bl	10dec <__cxa_end_cleanup@plt>
   1bdd8:	b	1bdcc <__printf_chk@plt+0xae78>
   1bddc:	mov	r0, r6
   1bde0:	bl	20ab0 <_ZdlPv@@Base>
   1bde4:	bl	10dec <__cxa_end_cleanup@plt>
   1bde8:	andeq	r7, r2, ip, ror sp
   1bdec:	andeq	r7, r2, ip, ror #24
   1bdf0:	ldrdeq	r7, [r2], -r4
   1bdf4:	push	{r4, lr}
   1bdf8:	mov	r4, r0
   1bdfc:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1be00:	ldr	r3, [pc, #8]	; 1be10 <__printf_chk@plt+0xaebc>
   1be04:	mov	r0, r4
   1be08:	str	r3, [r4]
   1be0c:	pop	{r4, pc}
   1be10:	ldrdeq	r7, [r2], -r4
   1be14:	push	{r4, r5, r6, lr}
   1be18:	mov	r5, r1
   1be1c:	mov	r1, r2
   1be20:	mov	r4, r0
   1be24:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1be28:	ldr	r3, [pc, #12]	; 1be3c <__printf_chk@plt+0xaee8>
   1be2c:	str	r5, [r4, #16]
   1be30:	str	r3, [r4]
   1be34:	mov	r0, r4
   1be38:	pop	{r4, r5, r6, pc}
   1be3c:			; <UNDEFINED> instruction: 0x00027cb0
   1be40:	push	{r4, r5, r6, lr}
   1be44:	mov	r5, r1
   1be48:	mov	r1, r2
   1be4c:	mov	r4, r0
   1be50:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1be54:	ldr	r3, [pc, #12]	; 1be68 <__printf_chk@plt+0xaf14>
   1be58:	str	r5, [r4, #16]
   1be5c:	str	r3, [r4]
   1be60:	mov	r0, r4
   1be64:	pop	{r4, r5, r6, pc}
   1be68:	strdeq	r7, [r2], -r4
   1be6c:	push	{r4, lr}
   1be70:	mov	r4, r0
   1be74:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1be78:	ldr	r3, [pc, #8]	; 1be88 <__printf_chk@plt+0xaf34>
   1be7c:	mov	r0, r4
   1be80:	str	r3, [r4]
   1be84:	pop	{r4, pc}
   1be88:	andeq	r7, r2, r4, ror #23
   1be8c:	push	{r4, r5, r6, lr}
   1be90:	mov	r5, r1
   1be94:	mov	r1, r2
   1be98:	mov	r4, r0
   1be9c:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bea0:	ldr	r3, [pc, #12]	; 1beb4 <__printf_chk@plt+0xaf60>
   1bea4:	str	r5, [r4, #16]
   1bea8:	str	r3, [r4]
   1beac:	mov	r0, r4
   1beb0:	pop	{r4, r5, r6, pc}
   1beb4:	andeq	r7, r2, r0, lsr #23
   1beb8:	push	{r4, r5, r6, lr}
   1bebc:	mov	r5, r1
   1bec0:	mov	r1, r2
   1bec4:	mov	r4, r0
   1bec8:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1becc:	ldr	r3, [pc, #12]	; 1bee0 <__printf_chk@plt+0xaf8c>
   1bed0:	str	r5, [r4, #16]
   1bed4:	str	r3, [r4]
   1bed8:	mov	r0, r4
   1bedc:	pop	{r4, r5, r6, pc}
   1bee0:	andeq	r7, r2, ip, asr fp
   1bee4:	push	{r4, lr}
   1bee8:	mov	r4, r0
   1beec:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1bef0:	ldr	r3, [pc, #8]	; 1bf00 <__printf_chk@plt+0xafac>
   1bef4:	mov	r0, r4
   1bef8:	str	r3, [r4]
   1befc:	pop	{r4, pc}
   1bf00:	andeq	r7, r2, r8, lsr #24
   1bf04:	b	15170 <__printf_chk@plt+0x421c>
   1bf08:	b	15170 <__printf_chk@plt+0x421c>
   1bf0c:	ldr	r3, [pc, #20]	; 1bf28 <__printf_chk@plt+0xafd4>
   1bf10:	push	{r4, lr}
   1bf14:	mov	r4, r0
   1bf18:	str	r3, [r0]
   1bf1c:	bl	15f70 <__printf_chk@plt+0x501c>
   1bf20:	mov	r0, r4
   1bf24:	pop	{r4, pc}
   1bf28:	ldrdeq	r7, [r2], -r4
   1bf2c:	ldr	r3, [pc, #40]	; 1bf5c <__printf_chk@plt+0xb008>
   1bf30:	push	{r4, lr}
   1bf34:	mov	r4, r0
   1bf38:	str	r3, [r0]
   1bf3c:	bl	15f70 <__printf_chk@plt+0x501c>
   1bf40:	mov	r0, r4
   1bf44:	bl	20ab0 <_ZdlPv@@Base>
   1bf48:	mov	r0, r4
   1bf4c:	pop	{r4, pc}
   1bf50:	mov	r0, r4
   1bf54:	bl	20ab0 <_ZdlPv@@Base>
   1bf58:	bl	10dec <__cxa_end_cleanup@plt>
   1bf5c:	ldrdeq	r7, [r2], -r4
   1bf60:	ldr	r3, [pc, #20]	; 1bf7c <__printf_chk@plt+0xb028>
   1bf64:	push	{r4, lr}
   1bf68:	mov	r4, r0
   1bf6c:	str	r3, [r0]
   1bf70:	bl	15f70 <__printf_chk@plt+0x501c>
   1bf74:	mov	r0, r4
   1bf78:	pop	{r4, pc}
   1bf7c:	andeq	r7, r2, r8, lsl fp
   1bf80:	ldr	r3, [pc, #40]	; 1bfb0 <__printf_chk@plt+0xb05c>
   1bf84:	push	{r4, lr}
   1bf88:	mov	r4, r0
   1bf8c:	str	r3, [r0]
   1bf90:	bl	15f70 <__printf_chk@plt+0x501c>
   1bf94:	mov	r0, r4
   1bf98:	bl	20ab0 <_ZdlPv@@Base>
   1bf9c:	mov	r0, r4
   1bfa0:	pop	{r4, pc}
   1bfa4:	mov	r0, r4
   1bfa8:	bl	20ab0 <_ZdlPv@@Base>
   1bfac:	bl	10dec <__cxa_end_cleanup@plt>
   1bfb0:	andeq	r7, r2, r8, lsl fp
   1bfb4:	ldr	r3, [pc, #20]	; 1bfd0 <__printf_chk@plt+0xb07c>
   1bfb8:	push	{r4, lr}
   1bfbc:	mov	r4, r0
   1bfc0:	str	r3, [r0]
   1bfc4:	bl	15f70 <__printf_chk@plt+0x501c>
   1bfc8:	mov	r0, r4
   1bfcc:	pop	{r4, pc}
   1bfd0:	andeq	r7, r2, ip, asr fp
   1bfd4:	ldr	r3, [pc, #40]	; 1c004 <__printf_chk@plt+0xb0b0>
   1bfd8:	push	{r4, lr}
   1bfdc:	mov	r4, r0
   1bfe0:	str	r3, [r0]
   1bfe4:	bl	15f70 <__printf_chk@plt+0x501c>
   1bfe8:	mov	r0, r4
   1bfec:	bl	20ab0 <_ZdlPv@@Base>
   1bff0:	mov	r0, r4
   1bff4:	pop	{r4, pc}
   1bff8:	mov	r0, r4
   1bffc:	bl	20ab0 <_ZdlPv@@Base>
   1c000:	bl	10dec <__cxa_end_cleanup@plt>
   1c004:	andeq	r7, r2, ip, asr fp
   1c008:	ldr	r3, [pc, #20]	; 1c024 <__printf_chk@plt+0xb0d0>
   1c00c:	push	{r4, lr}
   1c010:	mov	r4, r0
   1c014:	str	r3, [r0]
   1c018:	bl	15f70 <__printf_chk@plt+0x501c>
   1c01c:	mov	r0, r4
   1c020:	pop	{r4, pc}
   1c024:	andeq	r7, r2, r0, lsr #23
   1c028:	ldr	r3, [pc, #40]	; 1c058 <__printf_chk@plt+0xb104>
   1c02c:	push	{r4, lr}
   1c030:	mov	r4, r0
   1c034:	str	r3, [r0]
   1c038:	bl	15f70 <__printf_chk@plt+0x501c>
   1c03c:	mov	r0, r4
   1c040:	bl	20ab0 <_ZdlPv@@Base>
   1c044:	mov	r0, r4
   1c048:	pop	{r4, pc}
   1c04c:	mov	r0, r4
   1c050:	bl	20ab0 <_ZdlPv@@Base>
   1c054:	bl	10dec <__cxa_end_cleanup@plt>
   1c058:	andeq	r7, r2, r0, lsr #23
   1c05c:	ldr	r3, [pc, #20]	; 1c078 <__printf_chk@plt+0xb124>
   1c060:	push	{r4, lr}
   1c064:	mov	r4, r0
   1c068:	str	r3, [r0]
   1c06c:	bl	15f70 <__printf_chk@plt+0x501c>
   1c070:	mov	r0, r4
   1c074:	pop	{r4, pc}
   1c078:	andeq	r7, r2, r4, ror #23
   1c07c:	ldr	r3, [pc, #40]	; 1c0ac <__printf_chk@plt+0xb158>
   1c080:	push	{r4, lr}
   1c084:	mov	r4, r0
   1c088:	str	r3, [r0]
   1c08c:	bl	15f70 <__printf_chk@plt+0x501c>
   1c090:	mov	r0, r4
   1c094:	bl	20ab0 <_ZdlPv@@Base>
   1c098:	mov	r0, r4
   1c09c:	pop	{r4, pc}
   1c0a0:	mov	r0, r4
   1c0a4:	bl	20ab0 <_ZdlPv@@Base>
   1c0a8:	bl	10dec <__cxa_end_cleanup@plt>
   1c0ac:	andeq	r7, r2, r4, ror #23
   1c0b0:	ldr	r3, [pc, #20]	; 1c0cc <__printf_chk@plt+0xb178>
   1c0b4:	push	{r4, lr}
   1c0b8:	mov	r4, r0
   1c0bc:	str	r3, [r0]
   1c0c0:	bl	15f70 <__printf_chk@plt+0x501c>
   1c0c4:	mov	r0, r4
   1c0c8:	pop	{r4, pc}
   1c0cc:	andeq	r7, r2, r8, lsr #24
   1c0d0:	ldr	r3, [pc, #40]	; 1c100 <__printf_chk@plt+0xb1ac>
   1c0d4:	push	{r4, lr}
   1c0d8:	mov	r4, r0
   1c0dc:	str	r3, [r0]
   1c0e0:	bl	15f70 <__printf_chk@plt+0x501c>
   1c0e4:	mov	r0, r4
   1c0e8:	bl	20ab0 <_ZdlPv@@Base>
   1c0ec:	mov	r0, r4
   1c0f0:	pop	{r4, pc}
   1c0f4:	mov	r0, r4
   1c0f8:	bl	20ab0 <_ZdlPv@@Base>
   1c0fc:	bl	10dec <__cxa_end_cleanup@plt>
   1c100:	andeq	r7, r2, r8, lsr #24
   1c104:	ldr	r3, [pc, #20]	; 1c120 <__printf_chk@plt+0xb1cc>
   1c108:	push	{r4, lr}
   1c10c:	mov	r4, r0
   1c110:	str	r3, [r0]
   1c114:	bl	159b8 <__printf_chk@plt+0x4a64>
   1c118:	mov	r0, r4
   1c11c:	pop	{r4, pc}
   1c120:	andeq	r5, r2, r8, lsr #14
   1c124:	ldr	r3, [pc, #40]	; 1c154 <__printf_chk@plt+0xb200>
   1c128:	push	{r4, lr}
   1c12c:	mov	r4, r0
   1c130:	str	r3, [r0]
   1c134:	bl	159b8 <__printf_chk@plt+0x4a64>
   1c138:	mov	r0, r4
   1c13c:	bl	20ab0 <_ZdlPv@@Base>
   1c140:	mov	r0, r4
   1c144:	pop	{r4, pc}
   1c148:	mov	r0, r4
   1c14c:	bl	20ab0 <_ZdlPv@@Base>
   1c150:	bl	10dec <__cxa_end_cleanup@plt>
   1c154:	andeq	r5, r2, r8, lsr #14
   1c158:	ldr	r3, [pc, #20]	; 1c174 <__printf_chk@plt+0xb220>
   1c15c:	push	{r4, lr}
   1c160:	mov	r4, r0
   1c164:	str	r3, [r0]
   1c168:	bl	159b8 <__printf_chk@plt+0x4a64>
   1c16c:	mov	r0, r4
   1c170:	pop	{r4, pc}
   1c174:	andeq	r5, r2, r8, lsr #14
   1c178:	ldr	r3, [pc, #40]	; 1c1a8 <__printf_chk@plt+0xb254>
   1c17c:	push	{r4, lr}
   1c180:	mov	r4, r0
   1c184:	str	r3, [r0]
   1c188:	bl	159b8 <__printf_chk@plt+0x4a64>
   1c18c:	mov	r0, r4
   1c190:	bl	20ab0 <_ZdlPv@@Base>
   1c194:	mov	r0, r4
   1c198:	pop	{r4, pc}
   1c19c:	mov	r0, r4
   1c1a0:	bl	20ab0 <_ZdlPv@@Base>
   1c1a4:	bl	10dec <__cxa_end_cleanup@plt>
   1c1a8:	andeq	r5, r2, r8, lsr #14
   1c1ac:	ldr	r3, [r0, #20]
   1c1b0:	mov	r0, r3
   1c1b4:	ldr	r3, [r3]
   1c1b8:	ldr	r3, [r3, #56]	; 0x38
   1c1bc:	bx	r3
   1c1c0:	push	{r4, lr}
   1c1c4:	mov	r4, r0
   1c1c8:	ldr	r0, [r0, #12]
   1c1cc:	ldr	r3, [pc, #80]	; 1c224 <__printf_chk@plt+0xb2d0>
   1c1d0:	cmp	r0, #0
   1c1d4:	str	r3, [r4]
   1c1d8:	beq	1c1e0 <__printf_chk@plt+0xb28c>
   1c1dc:	bl	10e10 <_ZdaPv@plt>
   1c1e0:	ldr	r0, [r4, #16]
   1c1e4:	cmp	r0, #0
   1c1e8:	beq	1c1f0 <__printf_chk@plt+0xb29c>
   1c1ec:	bl	10e10 <_ZdaPv@plt>
   1c1f0:	ldr	r0, [r4, #20]
   1c1f4:	cmp	r0, #0
   1c1f8:	beq	1c208 <__printf_chk@plt+0xb2b4>
   1c1fc:	ldr	r3, [r0]
   1c200:	ldr	r3, [r3, #8]
   1c204:	blx	r3
   1c208:	mov	r0, r4
   1c20c:	bl	159b8 <__printf_chk@plt+0x4a64>
   1c210:	mov	r0, r4
   1c214:	pop	{r4, pc}
   1c218:	mov	r0, r4
   1c21c:	bl	159b8 <__printf_chk@plt+0x4a64>
   1c220:	bl	10dec <__cxa_end_cleanup@plt>
   1c224:	andeq	r8, r2, r8, lsr #9
   1c228:	push	{r4, lr}
   1c22c:	mov	r4, r0
   1c230:	bl	1c1c0 <__printf_chk@plt+0xb26c>
   1c234:	mov	r0, r4
   1c238:	bl	20ab0 <_ZdlPv@@Base>
   1c23c:	mov	r0, r4
   1c240:	pop	{r4, pc}
   1c244:	mov	r0, r4
   1c248:	bl	20ab0 <_ZdlPv@@Base>
   1c24c:	bl	10dec <__cxa_end_cleanup@plt>
   1c250:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c254:	sub	sp, sp, #296	; 0x128
   1c258:	ldr	sl, [pc, #988]	; 1c63c <__printf_chk@plt+0xb6e8>
   1c25c:	mov	r5, r0
   1c260:	ldr	r0, [pc, #984]	; 1c640 <__printf_chk@plt+0xb6ec>
   1c264:	ldr	r3, [sl]
   1c268:	mov	r9, r1
   1c26c:	mov	r8, r2
   1c270:	str	r3, [sp, #292]	; 0x124
   1c274:	bl	10d80 <puts@plt>
   1c278:	mov	r0, r5
   1c27c:	bl	10e64 <strlen@plt>
   1c280:	ldr	r4, [pc, #956]	; 1c644 <__printf_chk@plt+0xb6f0>
   1c284:	add	r7, r4, #544	; 0x220
   1c288:	mov	r6, r0
   1c28c:	mov	r2, r6
   1c290:	ldr	r1, [r4]
   1c294:	mov	r0, r5
   1c298:	bl	10d44 <strncmp@plt>
   1c29c:	cmp	r0, #0
   1c2a0:	bne	1c2b0 <__printf_chk@plt+0xb35c>
   1c2a4:	ldr	r3, [r4, #4]
   1c2a8:	tst	r8, r3
   1c2ac:	bne	1c2e8 <__printf_chk@plt+0xb394>
   1c2b0:	add	r4, r4, #32
   1c2b4:	cmp	r4, r7
   1c2b8:	bne	1c28c <__printf_chk@plt+0xb338>
   1c2bc:	mov	r1, r5
   1c2c0:	add	r0, sp, #16
   1c2c4:	bl	1f384 <__printf_chk@plt+0xe430>
   1c2c8:	ldr	r3, [pc, #888]	; 1c648 <__printf_chk@plt+0xb6f4>
   1c2cc:	add	r1, sp, #16
   1c2d0:	mov	r2, r3
   1c2d4:	ldr	r0, [pc, #880]	; 1c64c <__printf_chk@plt+0xb6f8>
   1c2d8:	bl	1f770 <__printf_chk@plt+0xe81c>
   1c2dc:	ldr	r0, [pc, #876]	; 1c650 <__printf_chk@plt+0xb6fc>
   1c2e0:	bl	10d80 <puts@plt>
   1c2e4:	b	1c578 <__printf_chk@plt+0xb624>
   1c2e8:	ldr	r5, [pc, #868]	; 1c654 <__printf_chk@plt+0xb700>
   1c2ec:	ldr	r2, [pc, #868]	; 1c658 <__printf_chk@plt+0xb704>
   1c2f0:	ldr	r3, [r4, #8]
   1c2f4:	ldr	r1, [r5]
   1c2f8:	ldr	r2, [r2]
   1c2fc:	mov	r0, #1
   1c300:	add	r6, sp, #36	; 0x24
   1c304:	stm	sp, {r1, r2, r3}
   1c308:	ldr	r1, [pc, #844]	; 1c65c <__printf_chk@plt+0xb708>
   1c30c:	bl	10f54 <__printf_chk@plt>
   1c310:	ldr	r3, [pc, #840]	; 1c660 <__printf_chk@plt+0xb70c>
   1c314:	mov	r2, #256	; 0x100
   1c318:	str	r3, [sp]
   1c31c:	mov	r1, #1
   1c320:	ldr	r3, [r4, #12]
   1c324:	mov	r0, r6
   1c328:	bl	10f00 <__sprintf_chk@plt>
   1c32c:	ldr	r3, [r5]
   1c330:	mov	r2, r6
   1c334:	ldr	r1, [pc, #808]	; 1c664 <__printf_chk@plt+0xb710>
   1c338:	stm	sp, {r3, r6}
   1c33c:	mov	r0, #1
   1c340:	mov	r3, r6
   1c344:	bl	10f54 <__printf_chk@plt>
   1c348:	ldr	r2, [r4, #16]
   1c34c:	cmp	r2, #0
   1c350:	beq	1c520 <__printf_chk@plt+0xb5cc>
   1c354:	ldr	r1, [pc, #780]	; 1c668 <__printf_chk@plt+0xb714>
   1c358:	mov	r0, #1
   1c35c:	bl	10f54 <__printf_chk@plt>
   1c360:	ldr	r7, [r4, #16]
   1c364:	ldr	r6, [r4, #20]
   1c368:	cmp	r7, #0
   1c36c:	ldr	r8, [r4, #24]
   1c370:	ldr	r4, [r4, #28]
   1c374:	beq	1c628 <__printf_chk@plt+0xb6d4>
   1c378:	mov	r2, r7
   1c37c:	ldr	r1, [pc, #744]	; 1c66c <__printf_chk@plt+0xb718>
   1c380:	mov	r0, #1
   1c384:	bl	10f54 <__printf_chk@plt>
   1c388:	ldr	r0, [pc, #736]	; 1c670 <__printf_chk@plt+0xb71c>
   1c38c:	bl	10d80 <puts@plt>
   1c390:	ldr	r0, [pc, #732]	; 1c674 <__printf_chk@plt+0xb720>
   1c394:	bl	10d80 <puts@plt>
   1c398:	cmp	r6, #0
   1c39c:	beq	1c3c0 <__printf_chk@plt+0xb46c>
   1c3a0:	mov	r2, r6
   1c3a4:	ldr	r1, [pc, #716]	; 1c678 <__printf_chk@plt+0xb724>
   1c3a8:	mov	r0, #1
   1c3ac:	bl	10f54 <__printf_chk@plt>
   1c3b0:	ldr	r0, [pc, #708]	; 1c67c <__printf_chk@plt+0xb728>
   1c3b4:	bl	10d80 <puts@plt>
   1c3b8:	ldr	r0, [pc, #704]	; 1c680 <__printf_chk@plt+0xb72c>
   1c3bc:	bl	10d80 <puts@plt>
   1c3c0:	cmp	r8, #0
   1c3c4:	beq	1c3e8 <__printf_chk@plt+0xb494>
   1c3c8:	mov	r2, r8
   1c3cc:	ldr	r1, [pc, #676]	; 1c678 <__printf_chk@plt+0xb724>
   1c3d0:	mov	r0, #1
   1c3d4:	bl	10f54 <__printf_chk@plt>
   1c3d8:	ldr	r0, [pc, #676]	; 1c684 <__printf_chk@plt+0xb730>
   1c3dc:	bl	10d80 <puts@plt>
   1c3e0:	ldr	r0, [pc, #672]	; 1c688 <__printf_chk@plt+0xb734>
   1c3e4:	bl	10d80 <puts@plt>
   1c3e8:	cmp	r4, #0
   1c3ec:	beq	1c590 <__printf_chk@plt+0xb63c>
   1c3f0:	mov	r2, r4
   1c3f4:	ldr	r1, [pc, #636]	; 1c678 <__printf_chk@plt+0xb724>
   1c3f8:	mov	r0, #1
   1c3fc:	bl	10f54 <__printf_chk@plt>
   1c400:	ldr	r0, [pc, #644]	; 1c68c <__printf_chk@plt+0xb738>
   1c404:	bl	10d80 <puts@plt>
   1c408:	ldr	r0, [pc, #640]	; 1c690 <__printf_chk@plt+0xb73c>
   1c40c:	bl	10d80 <puts@plt>
   1c410:	ldr	r1, [pc, #636]	; 1c694 <__printf_chk@plt+0xb740>
   1c414:	mov	r0, #1
   1c418:	bl	10f54 <__printf_chk@plt>
   1c41c:	cmp	r6, #0
   1c420:	beq	1c430 <__printf_chk@plt+0xb4dc>
   1c424:	ldr	r1, [pc, #620]	; 1c698 <__printf_chk@plt+0xb744>
   1c428:	mov	r0, #1
   1c42c:	bl	10f54 <__printf_chk@plt>
   1c430:	ldr	r1, [pc, #612]	; 1c69c <__printf_chk@plt+0xb748>
   1c434:	mov	r0, #1
   1c438:	bl	10f54 <__printf_chk@plt>
   1c43c:	cmp	r8, #0
   1c440:	beq	1c5b4 <__printf_chk@plt+0xb660>
   1c444:	ldr	r1, [pc, #596]	; 1c6a0 <__printf_chk@plt+0xb74c>
   1c448:	mov	r0, #1
   1c44c:	bl	10f54 <__printf_chk@plt>
   1c450:	mov	r0, #10
   1c454:	bl	10d8c <putchar@plt>
   1c458:	ldr	r1, [pc, #580]	; 1c6a4 <__printf_chk@plt+0xb750>
   1c45c:	mov	r0, #1
   1c460:	bl	10f54 <__printf_chk@plt>
   1c464:	ldr	r1, [pc, #572]	; 1c6a8 <__printf_chk@plt+0xb754>
   1c468:	mov	r0, #1
   1c46c:	bl	10f54 <__printf_chk@plt>
   1c470:	ldr	r0, [pc, #564]	; 1c6ac <__printf_chk@plt+0xb758>
   1c474:	bl	10d80 <puts@plt>
   1c478:	ldr	r1, [pc, #560]	; 1c6b0 <__printf_chk@plt+0xb75c>
   1c47c:	mov	r0, #1
   1c480:	bl	10f54 <__printf_chk@plt>
   1c484:	ldr	r1, [pc, #552]	; 1c6b4 <__printf_chk@plt+0xb760>
   1c488:	mov	r0, #1
   1c48c:	bl	10f54 <__printf_chk@plt>
   1c490:	ldr	r0, [pc, #544]	; 1c6b8 <__printf_chk@plt+0xb764>
   1c494:	bl	10d80 <puts@plt>
   1c498:	ldr	r2, [r5]
   1c49c:	ldr	r1, [pc, #536]	; 1c6bc <__printf_chk@plt+0xb768>
   1c4a0:	mov	r0, #1
   1c4a4:	bl	10f54 <__printf_chk@plt>
   1c4a8:	cmp	r6, #0
   1c4ac:	beq	1c4c0 <__printf_chk@plt+0xb56c>
   1c4b0:	mov	r2, r6
   1c4b4:	ldr	r1, [pc, #516]	; 1c6c0 <__printf_chk@plt+0xb76c>
   1c4b8:	mov	r0, #1
   1c4bc:	bl	10f54 <__printf_chk@plt>
   1c4c0:	ldr	r0, [pc, #508]	; 1c6c4 <__printf_chk@plt+0xb770>
   1c4c4:	bl	10d80 <puts@plt>
   1c4c8:	mov	r2, r7
   1c4cc:	ldr	r1, [pc, #500]	; 1c6c8 <__printf_chk@plt+0xb774>
   1c4d0:	mov	r0, #1
   1c4d4:	bl	10f54 <__printf_chk@plt>
   1c4d8:	mov	r2, r8
   1c4dc:	ldr	r1, [pc, #488]	; 1c6cc <__printf_chk@plt+0xb778>
   1c4e0:	mov	r0, #1
   1c4e4:	bl	10f54 <__printf_chk@plt>
   1c4e8:	mov	r2, r7
   1c4ec:	ldr	r1, [pc, #468]	; 1c6c8 <__printf_chk@plt+0xb774>
   1c4f0:	mov	r0, #1
   1c4f4:	bl	10f54 <__printf_chk@plt>
   1c4f8:	cmp	r4, #0
   1c4fc:	beq	1c510 <__printf_chk@plt+0xb5bc>
   1c500:	mov	r2, r4
   1c504:	ldr	r1, [pc, #452]	; 1c6d0 <__printf_chk@plt+0xb77c>
   1c508:	mov	r0, #1
   1c50c:	bl	10f54 <__printf_chk@plt>
   1c510:	ldr	r0, [pc, #444]	; 1c6d4 <__printf_chk@plt+0xb780>
   1c514:	bl	10d80 <puts@plt>
   1c518:	ldr	r0, [pc, #440]	; 1c6d8 <__printf_chk@plt+0xb784>
   1c51c:	bl	10d80 <puts@plt>
   1c520:	ldr	r0, [pc, #436]	; 1c6dc <__printf_chk@plt+0xb788>
   1c524:	bl	10d80 <puts@plt>
   1c528:	ldr	r0, [pc, #432]	; 1c6e0 <__printf_chk@plt+0xb78c>
   1c52c:	bl	10d80 <puts@plt>
   1c530:	mov	r2, r9
   1c534:	ldr	r1, [pc, #424]	; 1c6e4 <__printf_chk@plt+0xb790>
   1c538:	mov	r0, #1
   1c53c:	bl	10f54 <__printf_chk@plt>
   1c540:	ldr	r2, [r5]
   1c544:	mov	r3, r9
   1c548:	str	r2, [sp]
   1c54c:	ldr	r1, [pc, #404]	; 1c6e8 <__printf_chk@plt+0xb794>
   1c550:	mov	r2, r9
   1c554:	mov	r0, #1
   1c558:	bl	10f54 <__printf_chk@plt>
   1c55c:	ldr	r2, [r5]
   1c560:	mov	r3, r9
   1c564:	str	r2, [sp]
   1c568:	ldr	r1, [pc, #380]	; 1c6ec <__printf_chk@plt+0xb798>
   1c56c:	mov	r2, r9
   1c570:	mov	r0, #1
   1c574:	bl	10f54 <__printf_chk@plt>
   1c578:	ldr	r2, [sp, #292]	; 0x124
   1c57c:	ldr	r3, [sl]
   1c580:	cmp	r2, r3
   1c584:	bne	1c638 <__printf_chk@plt+0xb6e4>
   1c588:	add	sp, sp, #296	; 0x128
   1c58c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c590:	ldr	r1, [pc, #252]	; 1c694 <__printf_chk@plt+0xb740>
   1c594:	mov	r0, #1
   1c598:	bl	10f54 <__printf_chk@plt>
   1c59c:	cmp	r6, #0
   1c5a0:	beq	1c43c <__printf_chk@plt+0xb4e8>
   1c5a4:	ldr	r1, [pc, #236]	; 1c698 <__printf_chk@plt+0xb744>
   1c5a8:	mov	r0, #1
   1c5ac:	bl	10f54 <__printf_chk@plt>
   1c5b0:	b	1c43c <__printf_chk@plt+0xb4e8>
   1c5b4:	mov	r0, #10
   1c5b8:	bl	10d8c <putchar@plt>
   1c5bc:	ldr	r1, [pc, #224]	; 1c6a4 <__printf_chk@plt+0xb750>
   1c5c0:	mov	r0, #1
   1c5c4:	bl	10f54 <__printf_chk@plt>
   1c5c8:	ldr	r0, [pc, #220]	; 1c6ac <__printf_chk@plt+0xb758>
   1c5cc:	bl	10d80 <puts@plt>
   1c5d0:	ldr	r1, [pc, #216]	; 1c6b0 <__printf_chk@plt+0xb75c>
   1c5d4:	mov	r0, #1
   1c5d8:	bl	10f54 <__printf_chk@plt>
   1c5dc:	ldr	r0, [pc, #212]	; 1c6b8 <__printf_chk@plt+0xb764>
   1c5e0:	bl	10d80 <puts@plt>
   1c5e4:	ldr	r2, [r5]
   1c5e8:	ldr	r1, [pc, #204]	; 1c6bc <__printf_chk@plt+0xb768>
   1c5ec:	mov	r0, #1
   1c5f0:	bl	10f54 <__printf_chk@plt>
   1c5f4:	cmp	r6, #0
   1c5f8:	beq	1c60c <__printf_chk@plt+0xb6b8>
   1c5fc:	mov	r2, r6
   1c600:	ldr	r1, [pc, #184]	; 1c6c0 <__printf_chk@plt+0xb76c>
   1c604:	mov	r0, #1
   1c608:	bl	10f54 <__printf_chk@plt>
   1c60c:	ldr	r0, [pc, #176]	; 1c6c4 <__printf_chk@plt+0xb770>
   1c610:	bl	10d80 <puts@plt>
   1c614:	mov	r2, r7
   1c618:	ldr	r1, [pc, #168]	; 1c6c8 <__printf_chk@plt+0xb774>
   1c61c:	mov	r0, #1
   1c620:	bl	10f54 <__printf_chk@plt>
   1c624:	b	1c4f8 <__printf_chk@plt+0xb5a4>
   1c628:	ldr	r1, [pc, #192]	; 1c6f0 <__printf_chk@plt+0xb79c>
   1c62c:	mov	r0, #204	; 0xcc
   1c630:	bl	1ef88 <__printf_chk@plt+0xe034>
   1c634:	b	1c378 <__printf_chk@plt+0xb424>
   1c638:	bl	10de0 <__stack_chk_fail@plt>
   1c63c:			; <UNDEFINED> instruction: 0x0003bdb8
   1c640:	strdeq	r8, [r2], -ip
   1c644:	andeq	ip, r3, r4, lsl #23
   1c648:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1c64c:	andeq	r8, r2, r4, lsl #17
   1c650:	andeq	r8, r2, r0, lsr #17
   1c654:	andeq	ip, r3, r8, lsr #3
   1c658:	andeq	lr, r3, r0, ror pc
   1c65c:			; <UNDEFINED> instruction: 0x000288b0
   1c660:	andeq	r8, r2, r4, asr #18
   1c664:	andeq	r8, r2, ip, asr #18
   1c668:	andeq	r8, r2, r8, lsl #10
   1c66c:	andeq	r8, r2, r4, asr #10
   1c670:	andeq	r8, r2, r0, ror #10
   1c674:	andeq	r8, r2, r4, ror r5
   1c678:	andeq	r8, r2, r8, lsl #11
   1c67c:			; <UNDEFINED> instruction: 0x000285b0
   1c680:	andeq	r8, r2, r4, asr #11
   1c684:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1c688:	andeq	r8, r2, ip, ror #11
   1c68c:	andeq	r8, r2, r0, lsl #12
   1c690:	andeq	r8, r2, r4, lsl r6
   1c694:	andeq	r8, r2, r8, lsr #12
   1c698:	andeq	r8, r2, r0, ror #20
   1c69c:	andeq	r8, r2, r4, lsr r6
   1c6a0:	andeq	r8, r2, r8, asr #12
   1c6a4:	andeq	r8, r2, ip, asr r6
   1c6a8:	strdeq	r6, [r2], -r8
   1c6ac:	andeq	r8, r2, ip, ror r6
   1c6b0:	andeq	r8, r2, r4, lsr #13
   1c6b4:	andeq	r8, r2, ip, asr #13
   1c6b8:	andeq	r9, r2, r0, lsr #8
   1c6bc:	ldrdeq	r8, [r2], -r0
   1c6c0:	andeq	r8, r2, ip, lsr #20
   1c6c4:	andeq	r8, r2, r0, asr #16
   1c6c8:	andeq	r8, r2, r0, lsr r7
   1c6cc:	strdeq	r8, [r2], -ip
   1c6d0:	andeq	r8, r2, r0, ror r7
   1c6d4:	andeq	r8, r2, r4, lsr #15
   1c6d8:			; <UNDEFINED> instruction: 0x000287b4
   1c6dc:			; <UNDEFINED> instruction: 0x000278b0
   1c6e0:			; <UNDEFINED> instruction: 0x000287bc
   1c6e4:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1c6e8:	strdeq	r8, [r2], -r0
   1c6ec:	andeq	r8, r2, r8, lsl r8
   1c6f0:	andeq	r8, r2, r4, lsr #10
   1c6f4:	ldr	r3, [r0, #20]
   1c6f8:	push	{r4, r5, lr}
   1c6fc:	mov	r4, r0
   1c700:	mov	r0, r3
   1c704:	ldr	r3, [r3]
   1c708:	sub	sp, sp, #12
   1c70c:	ldr	r3, [r3, #12]
   1c710:	blx	r3
   1c714:	ldr	r3, [r4, #20]
   1c718:	ldr	r2, [r4, #8]
   1c71c:	ldr	r1, [pc, #232]	; 1c80c <__printf_chk@plt+0xb8b8>
   1c720:	ldr	r3, [r3, #8]
   1c724:	mov	r5, r0
   1c728:	mov	r0, #1
   1c72c:	bl	10f54 <__printf_chk@plt>
   1c730:	ldr	r3, [r4, #20]
   1c734:	ldr	r2, [r4, #8]
   1c738:	ldr	r1, [pc, #208]	; 1c810 <__printf_chk@plt+0xb8bc>
   1c73c:	ldr	r3, [r3, #8]
   1c740:	mov	r0, #1
   1c744:	bl	10f54 <__printf_chk@plt>
   1c748:	ldr	r3, [r4, #20]
   1c74c:	ldr	r2, [r4, #8]
   1c750:	ldr	r1, [pc, #188]	; 1c814 <__printf_chk@plt+0xb8c0>
   1c754:	ldr	r3, [r3, #8]
   1c758:	mov	r0, #1
   1c75c:	bl	10f54 <__printf_chk@plt>
   1c760:	ldr	r2, [r4, #20]
   1c764:	ldr	r3, [pc, #172]	; 1c818 <__printf_chk@plt+0xb8c4>
   1c768:	ldr	r1, [pc, #172]	; 1c81c <__printf_chk@plt+0xb8c8>
   1c76c:	ldr	r2, [r2, #8]
   1c770:	ldr	r3, [r3]
   1c774:	mov	r0, #1
   1c778:	strd	r2, [sp]
   1c77c:	bl	10f54 <__printf_chk@plt>
   1c780:	ldr	r3, [pc, #152]	; 1c820 <__printf_chk@plt+0xb8cc>
   1c784:	ldr	r2, [pc, #152]	; 1c824 <__printf_chk@plt+0xb8d0>
   1c788:	ldr	r1, [pc, #152]	; 1c828 <__printf_chk@plt+0xb8d4>
   1c78c:	ldr	r3, [r3]
   1c790:	ldr	r2, [r2]
   1c794:	mov	r0, #1
   1c798:	bl	10f54 <__printf_chk@plt>
   1c79c:	ldr	r0, [r4, #12]
   1c7a0:	cmp	r0, #0
   1c7a4:	beq	1c7cc <__printf_chk@plt+0xb878>
   1c7a8:	mov	r2, #1
   1c7ac:	ldr	r1, [r4, #8]
   1c7b0:	bl	1c250 <__printf_chk@plt+0xb2fc>
   1c7b4:	ldr	r2, [r4, #8]
   1c7b8:	ldr	r1, [pc, #108]	; 1c82c <__printf_chk@plt+0xb8d8>
   1c7bc:	mov	r0, #1
   1c7c0:	bl	10f54 <__printf_chk@plt>
   1c7c4:	cmp	r5, #0
   1c7c8:	bne	1c800 <__printf_chk@plt+0xb8ac>
   1c7cc:	ldr	r0, [r4, #16]
   1c7d0:	cmp	r0, #0
   1c7d4:	beq	1c7f4 <__printf_chk@plt+0xb8a0>
   1c7d8:	mov	r2, #2
   1c7dc:	ldr	r1, [r4, #8]
   1c7e0:	bl	1c250 <__printf_chk@plt+0xb2fc>
   1c7e4:	ldr	r2, [r4, #8]
   1c7e8:	ldr	r1, [pc, #64]	; 1c830 <__printf_chk@plt+0xb8dc>
   1c7ec:	mov	r0, #1
   1c7f0:	bl	10f54 <__printf_chk@plt>
   1c7f4:	mov	r0, r5
   1c7f8:	add	sp, sp, #12
   1c7fc:	pop	{r4, r5, pc}
   1c800:	ldr	r0, [pc, #44]	; 1c834 <__printf_chk@plt+0xb8e0>
   1c804:	bl	10d80 <puts@plt>
   1c808:	b	1c7cc <__printf_chk@plt+0xb878>
   1c80c:	andeq	r5, r2, r0, lsr #15
   1c810:			; <UNDEFINED> instruction: 0x000257b4
   1c814:	andeq	r5, r2, r8, asr #15
   1c818:	andeq	ip, r3, r8, lsr #3
   1c81c:	andeq	r8, r2, r4, ror sl
   1c820:	andeq	ip, r3, r8, asr #3
   1c824:	andeq	ip, r3, ip, asr #3
   1c828:	andeq	r8, r2, r0, lsr #21
   1c82c:	ldrdeq	r8, [r2], -r4
   1c830:	andeq	r8, r2, r0, lsl #22
   1c834:	andeq	r8, r2, r8, ror #21
   1c838:	ldr	r2, [r0, #12]
   1c83c:	push	{r4, r5, r6, lr}
   1c840:	cmp	r2, #0
   1c844:	ldr	r5, [pc, #80]	; 1c89c <__printf_chk@plt+0xb948>
   1c848:	ldr	r3, [pc, #80]	; 1c8a0 <__printf_chk@plt+0xb94c>
   1c84c:	mov	r4, r0
   1c850:	moveq	r2, r3
   1c854:	ldr	r1, [pc, #72]	; 1c8a4 <__printf_chk@plt+0xb950>
   1c858:	ldr	r0, [r5]
   1c85c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1c860:	ldr	r3, [r4, #20]
   1c864:	mov	r0, r3
   1c868:	ldr	r3, [r3]
   1c86c:	ldr	r3, [r3]
   1c870:	blx	r3
   1c874:	ldr	r0, [r5]
   1c878:	ldr	r1, [pc, #40]	; 1c8a8 <__printf_chk@plt+0xb954>
   1c87c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1c880:	ldr	r2, [r4, #16]
   1c884:	cmp	r2, #0
   1c888:	popeq	{r4, r5, r6, pc}
   1c88c:	ldr	r0, [r5]
   1c890:	ldr	r1, [pc, #20]	; 1c8ac <__printf_chk@plt+0xb958>
   1c894:	pop	{r4, r5, r6, lr}
   1c898:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1c89c:	andeq	ip, r3, r8, asr #29
   1c8a0:	andeq	r5, r2, r4, lsr #25
   1c8a4:	andeq	r8, r2, r4, lsl fp
   1c8a8:	andeq	r4, r2, r0, ror #18
   1c8ac:	andeq	r8, r2, r4, lsr #22
   1c8b0:	ldr	r3, [pc, #160]	; 1c958 <__printf_chk@plt+0xba04>
   1c8b4:	push	{r4, r5, r6, lr}
   1c8b8:	mov	r4, r0
   1c8bc:	ldr	r5, [r3]
   1c8c0:	cmp	r5, #0
   1c8c4:	bne	1c918 <__printf_chk@plt+0xb9c4>
   1c8c8:	ldr	r3, [r0, #12]
   1c8cc:	cmp	r3, #0
   1c8d0:	beq	1c8e4 <__printf_chk@plt+0xb990>
   1c8d4:	ldr	r2, [r0, #8]
   1c8d8:	ldr	r1, [pc, #124]	; 1c95c <__printf_chk@plt+0xba08>
   1c8dc:	mov	r0, #1
   1c8e0:	bl	10f54 <__printf_chk@plt>
   1c8e4:	ldr	r3, [r4, #20]
   1c8e8:	mov	r0, r3
   1c8ec:	ldr	r3, [r3]
   1c8f0:	ldr	r3, [r3, #24]
   1c8f4:	blx	r3
   1c8f8:	ldr	r3, [r4, #16]
   1c8fc:	cmp	r3, #0
   1c900:	popeq	{r4, r5, r6, pc}
   1c904:	ldr	r2, [r4, #8]
   1c908:	ldr	r1, [pc, #80]	; 1c960 <__printf_chk@plt+0xba0c>
   1c90c:	mov	r0, #1
   1c910:	pop	{r4, r5, r6, lr}
   1c914:	b	10f54 <__printf_chk@plt>
   1c918:	cmp	r5, #1
   1c91c:	popne	{r4, r5, r6, pc}
   1c920:	ldr	r2, [r0, #12]
   1c924:	ldr	r1, [pc, #56]	; 1c964 <__printf_chk@plt+0xba10>
   1c928:	mov	r0, r5
   1c92c:	bl	10f54 <__printf_chk@plt>
   1c930:	ldr	r3, [r4, #20]
   1c934:	mov	r0, r3
   1c938:	ldr	r3, [r3]
   1c93c:	ldr	r3, [r3, #24]
   1c940:	blx	r3
   1c944:	ldr	r2, [r4, #16]
   1c948:	mov	r0, r5
   1c94c:	ldr	r1, [pc, #20]	; 1c968 <__printf_chk@plt+0xba14>
   1c950:	pop	{r4, r5, r6, lr}
   1c954:	b	10f54 <__printf_chk@plt>
   1c958:	ldrdeq	ip, [r3], -r4
   1c95c:	andeq	r8, r2, r0, lsr fp
   1c960:	andeq	r8, r2, ip, lsr fp
   1c964:	andeq	r8, r2, r8, asr #22
   1c968:	andeq	r8, r2, ip, asr fp
   1c96c:	push	{r4, r5, r6, r7, r8, lr}
   1c970:	subs	r6, r0, #0
   1c974:	mov	r7, r1
   1c978:	mov	r5, r2
   1c97c:	beq	1c98c <__printf_chk@plt+0xba38>
   1c980:	ldrb	r4, [r6]
   1c984:	cmp	r4, #0
   1c988:	beq	1c9dc <__printf_chk@plt+0xba88>
   1c98c:	cmp	r5, #0
   1c990:	beq	1c9a0 <__printf_chk@plt+0xba4c>
   1c994:	ldrb	r4, [r5]
   1c998:	cmp	r4, #0
   1c99c:	beq	1c9cc <__printf_chk@plt+0xba78>
   1c9a0:	mov	r0, #24
   1c9a4:	bl	20a60 <_Znwj@@Base>
   1c9a8:	mov	r4, r0
   1c9ac:	bl	15984 <__printf_chk@plt+0x4a30>
   1c9b0:	ldr	r3, [pc, #60]	; 1c9f4 <__printf_chk@plt+0xbaa0>
   1c9b4:	str	r6, [r4, #12]
   1c9b8:	str	r5, [r4, #16]
   1c9bc:	str	r7, [r4, #20]
   1c9c0:	str	r3, [r4]
   1c9c4:	mov	r0, r4
   1c9c8:	pop	{r4, r5, r6, r7, r8, pc}
   1c9cc:	mov	r0, r5
   1c9d0:	bl	10e10 <_ZdaPv@plt>
   1c9d4:	mov	r5, r4
   1c9d8:	b	1c9a0 <__printf_chk@plt+0xba4c>
   1c9dc:	bl	10e10 <_ZdaPv@plt>
   1c9e0:	mov	r6, r4
   1c9e4:	b	1c98c <__printf_chk@plt+0xba38>
   1c9e8:	mov	r0, r4
   1c9ec:	bl	20ab0 <_ZdlPv@@Base>
   1c9f0:	bl	10dec <__cxa_end_cleanup@plt>
   1c9f4:	andeq	r8, r2, r8, lsr #9
   1c9f8:	push	{r4, r5, r6, r7, r8, lr}
   1c9fc:	mov	r4, r0
   1ca00:	mov	r7, r1
   1ca04:	mov	r5, r2
   1ca08:	mov	r6, r3
   1ca0c:	bl	15984 <__printf_chk@plt+0x4a30>
   1ca10:	ldr	r0, [pc, #20]	; 1ca2c <__printf_chk@plt+0xbad8>
   1ca14:	str	r7, [r4, #12]
   1ca18:	str	r0, [r4]
   1ca1c:	str	r6, [r4, #16]
   1ca20:	str	r5, [r4, #20]
   1ca24:	mov	r0, r4
   1ca28:	pop	{r4, r5, r6, r7, r8, pc}
   1ca2c:	andeq	r8, r2, r8, lsr #9
   1ca30:	ldr	r3, [r0, #12]
   1ca34:	add	r1, r1, #1
   1ca38:	mov	r0, r3
   1ca3c:	ldr	r3, [r3]
   1ca40:	ldr	r3, [r3, #56]	; 0x38
   1ca44:	bx	r3
   1ca48:	push	{r4, r5, r6, r7, r8, lr}
   1ca4c:	mov	r4, r0
   1ca50:	ldr	r6, [r0, #12]
   1ca54:	sub	sp, sp, #8
   1ca58:	mov	r0, r1
   1ca5c:	ldr	r3, [r6]
   1ca60:	mov	r7, r1
   1ca64:	ldr	r5, [pc, #532]	; 1cc80 <__printf_chk@plt+0xbd2c>
   1ca68:	ldr	r8, [r3, #12]
   1ca6c:	bl	155dc <__printf_chk@plt+0x4688>
   1ca70:	mov	r1, r0
   1ca74:	mov	r0, r6
   1ca78:	blx	r8
   1ca7c:	cmp	r7, #1
   1ca80:	ldr	r3, [r4, #12]
   1ca84:	ldrgt	r1, [pc, #504]	; 1cc84 <__printf_chk@plt+0xbd30>
   1ca88:	ldr	r2, [r5]
   1ca8c:	ldr	r3, [r3, #8]
   1ca90:	movle	r1, r2
   1ca94:	ldrgt	r1, [r1]
   1ca98:	mov	r6, r0
   1ca9c:	str	r1, [sp, #4]
   1caa0:	str	r2, [sp]
   1caa4:	ldr	r1, [pc, #476]	; 1cc88 <__printf_chk@plt+0xbd34>
   1caa8:	mov	r2, r3
   1caac:	mov	r0, #1
   1cab0:	bl	10f54 <__printf_chk@plt>
   1cab4:	ldr	r2, [r4, #8]
   1cab8:	ldr	r1, [pc, #460]	; 1cc8c <__printf_chk@plt+0xbd38>
   1cabc:	mov	r0, #1
   1cac0:	bl	10f54 <__printf_chk@plt>
   1cac4:	ldr	r2, [r4, #8]
   1cac8:	ldr	r1, [pc, #448]	; 1cc90 <__printf_chk@plt+0xbd3c>
   1cacc:	mov	r0, #1
   1cad0:	bl	10f54 <__printf_chk@plt>
   1cad4:	ldr	r0, [pc, #440]	; 1cc94 <__printf_chk@plt+0xbd40>
   1cad8:	bl	10d80 <puts@plt>
   1cadc:	ldr	r2, [r4, #8]
   1cae0:	ldr	r1, [pc, #432]	; 1cc98 <__printf_chk@plt+0xbd44>
   1cae4:	mov	r0, #1
   1cae8:	bl	10f54 <__printf_chk@plt>
   1caec:	ldr	r2, [r5]
   1caf0:	ldr	r1, [pc, #420]	; 1cc9c <__printf_chk@plt+0xbd48>
   1caf4:	mov	r0, #1
   1caf8:	bl	10f54 <__printf_chk@plt>
   1cafc:	ldr	r3, [r4, #8]
   1cb00:	ldr	r1, [r5]
   1cb04:	mov	r2, r3
   1cb08:	str	r1, [sp]
   1cb0c:	mov	r0, #1
   1cb10:	ldr	r1, [pc, #392]	; 1cca0 <__printf_chk@plt+0xbd4c>
   1cb14:	bl	10f54 <__printf_chk@plt>
   1cb18:	ldr	r1, [pc, #388]	; 1cca4 <__printf_chk@plt+0xbd50>
   1cb1c:	mov	r0, #1
   1cb20:	bl	10f54 <__printf_chk@plt>
   1cb24:	ldr	r0, [pc, #380]	; 1cca8 <__printf_chk@plt+0xbd54>
   1cb28:	bl	10d80 <puts@plt>
   1cb2c:	ldr	r0, [pc, #376]	; 1ccac <__printf_chk@plt+0xbd58>
   1cb30:	bl	10d80 <puts@plt>
   1cb34:	ldr	r2, [r4, #8]
   1cb38:	ldr	r1, [pc, #368]	; 1ccb0 <__printf_chk@plt+0xbd5c>
   1cb3c:	mov	r0, #1
   1cb40:	bl	10f54 <__printf_chk@plt>
   1cb44:	ldr	r3, [r4, #8]
   1cb48:	ldr	r1, [r5]
   1cb4c:	mov	r2, r3
   1cb50:	str	r1, [sp]
   1cb54:	mov	r0, #1
   1cb58:	ldr	r1, [pc, #340]	; 1ccb4 <__printf_chk@plt+0xbd60>
   1cb5c:	bl	10f54 <__printf_chk@plt>
   1cb60:	ldr	r0, [pc, #336]	; 1ccb8 <__printf_chk@plt+0xbd64>
   1cb64:	bl	10d80 <puts@plt>
   1cb68:	ldr	r2, [r4, #8]
   1cb6c:	ldr	r1, [pc, #328]	; 1ccbc <__printf_chk@plt+0xbd68>
   1cb70:	mov	r0, #1
   1cb74:	bl	10f54 <__printf_chk@plt>
   1cb78:	ldr	r2, [r5]
   1cb7c:	ldr	r1, [pc, #316]	; 1ccc0 <__printf_chk@plt+0xbd6c>
   1cb80:	mov	r0, #1
   1cb84:	bl	10f54 <__printf_chk@plt>
   1cb88:	ldrd	r2, [r4, #8]
   1cb8c:	ldr	r1, [pc, #304]	; 1ccc4 <__printf_chk@plt+0xbd70>
   1cb90:	mov	r0, #1
   1cb94:	ldr	r3, [r3, #8]
   1cb98:	bl	10f54 <__printf_chk@plt>
   1cb9c:	ldr	r3, [r4, #12]
   1cba0:	ldr	r0, [r4, #8]
   1cba4:	ldr	r1, [pc, #284]	; 1ccc8 <__printf_chk@plt+0xbd74>
   1cba8:	ldr	r3, [r3, #8]
   1cbac:	mov	r2, r0
   1cbb0:	str	r0, [sp]
   1cbb4:	mov	r0, #1
   1cbb8:	bl	10f54 <__printf_chk@plt>
   1cbbc:	ldr	r3, [r4, #12]
   1cbc0:	ldr	r0, [r4, #8]
   1cbc4:	ldr	r1, [pc, #256]	; 1cccc <__printf_chk@plt+0xbd78>
   1cbc8:	ldr	r3, [r3, #8]
   1cbcc:	mov	r2, r0
   1cbd0:	str	r0, [sp]
   1cbd4:	mov	r0, #1
   1cbd8:	bl	10f54 <__printf_chk@plt>
   1cbdc:	ldr	r3, [r4, #12]
   1cbe0:	ldr	r1, [pc, #232]	; 1ccd0 <__printf_chk@plt+0xbd7c>
   1cbe4:	mov	r0, #1
   1cbe8:	ldr	r2, [r3, #8]
   1cbec:	bl	10f54 <__printf_chk@plt>
   1cbf0:	ldr	r2, [r4, #8]
   1cbf4:	ldr	r1, [pc, #216]	; 1ccd4 <__printf_chk@plt+0xbd80>
   1cbf8:	mov	r0, #1
   1cbfc:	bl	10f54 <__printf_chk@plt>
   1cc00:	ldr	r3, [r4, #8]
   1cc04:	ldr	r1, [pc, #204]	; 1ccd8 <__printf_chk@plt+0xbd84>
   1cc08:	mov	r2, r3
   1cc0c:	mov	r0, #1
   1cc10:	bl	10f54 <__printf_chk@plt>
   1cc14:	cmp	r6, #0
   1cc18:	bne	1cc6c <__printf_chk@plt+0xbd18>
   1cc1c:	ldr	r3, [r4, #12]
   1cc20:	ldr	r0, [r4, #8]
   1cc24:	ldr	r1, [pc, #156]	; 1ccc8 <__printf_chk@plt+0xbd74>
   1cc28:	ldr	r3, [r3, #8]
   1cc2c:	mov	r2, r0
   1cc30:	str	r0, [sp]
   1cc34:	mov	r0, #1
   1cc38:	bl	10f54 <__printf_chk@plt>
   1cc3c:	ldr	r3, [r5]
   1cc40:	ldr	r2, [r4, #8]
   1cc44:	ldr	r1, [pc, #144]	; 1ccdc <__printf_chk@plt+0xbd88>
   1cc48:	mov	r0, #1
   1cc4c:	bl	10f54 <__printf_chk@plt>
   1cc50:	ldr	r2, [r4, #8]
   1cc54:	ldr	r1, [pc, #84]	; 1ccb0 <__printf_chk@plt+0xbd5c>
   1cc58:	mov	r0, #1
   1cc5c:	bl	10f54 <__printf_chk@plt>
   1cc60:	mov	r0, r6
   1cc64:	add	sp, sp, #8
   1cc68:	pop	{r4, r5, r6, r7, r8, pc}
   1cc6c:	ldr	r2, [r4, #8]
   1cc70:	ldr	r1, [pc, #104]	; 1cce0 <__printf_chk@plt+0xbd8c>
   1cc74:	mov	r0, #1
   1cc78:	bl	10f54 <__printf_chk@plt>
   1cc7c:	b	1cc1c <__printf_chk@plt+0xbcc8>
   1cc80:	muleq	r3, r8, r1
   1cc84:	andeq	ip, r3, r4, lsl #3
   1cc88:	andeq	r8, r2, r0, lsl pc
   1cc8c:	andeq	r6, r2, r0, rrx
   1cc90:	andeq	r8, r2, ip, lsr pc
   1cc94:	andeq	r8, r2, r0, asr pc
   1cc98:	andeq	r8, r2, r4, ror #30
   1cc9c:	andeq	r8, r2, r4, lsl #31
   1cca0:	andeq	r8, r2, ip, lsr #31
   1cca4:	strheq	r9, [r2], -ip
   1cca8:	andeq	r9, r2, ip, asr #1
   1ccac:	ldrdeq	r9, [r2], -r8
   1ccb0:	andeq	r6, r2, r4, lsr #1
   1ccb4:	andeq	r9, r2, ip, ror #1
   1ccb8:			; <UNDEFINED> instruction: 0x000287b4
   1ccbc:	andeq	r6, r2, r4, ror r0
   1ccc0:	andeq	r9, r2, r4, lsl #3
   1ccc4:			; <UNDEFINED> instruction: 0x000291b0
   1ccc8:	andeq	r9, r2, r8, ror #3
   1cccc:	andeq	r9, r2, r0, lsl r2
   1ccd0:	andeq	r9, r2, r8, lsr r2
   1ccd4:	andeq	r9, r2, r0, ror #4
   1ccd8:	andeq	r9, r2, r8, lsl #5
   1ccdc:	andeq	r9, r2, r0, asr #5
   1cce0:	andeq	r9, r2, r8, lsr #5
   1cce4:	push	{r4, r5, r6, lr}
   1cce8:	mov	r5, r0
   1ccec:	ldr	r4, [pc, #44]	; 1cd20 <__printf_chk@plt+0xbdcc>
   1ccf0:	ldr	r1, [pc, #44]	; 1cd24 <__printf_chk@plt+0xbdd0>
   1ccf4:	ldr	r0, [r4]
   1ccf8:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1ccfc:	ldr	r3, [r5, #12]
   1cd00:	mov	r0, r3
   1cd04:	ldr	r3, [r3]
   1cd08:	ldr	r3, [r3]
   1cd0c:	blx	r3
   1cd10:	ldr	r0, [r4]
   1cd14:	ldr	r1, [pc, #12]	; 1cd28 <__printf_chk@plt+0xbdd4>
   1cd18:	pop	{r4, r5, r6, lr}
   1cd1c:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1cd20:	andeq	ip, r3, r8, asr #29
   1cd24:	ldrdeq	r9, [r2], -r0
   1cd28:	andeq	r4, r2, r0, ror #18
   1cd2c:	ldr	r3, [pc, #276]	; 1ce48 <__printf_chk@plt+0xbef4>
   1cd30:	push	{r4, r5, lr}
   1cd34:	mov	r4, r0
   1cd38:	ldr	r5, [r3]
   1cd3c:	sub	sp, sp, #12
   1cd40:	cmp	r5, #0
   1cd44:	beq	1cd58 <__printf_chk@plt+0xbe04>
   1cd48:	cmp	r5, #1
   1cd4c:	beq	1ce14 <__printf_chk@plt+0xbec0>
   1cd50:	add	sp, sp, #12
   1cd54:	pop	{r4, r5, pc}
   1cd58:	ldr	r1, [pc, #236]	; 1ce4c <__printf_chk@plt+0xbef8>
   1cd5c:	mov	r0, #1
   1cd60:	bl	10f54 <__printf_chk@plt>
   1cd64:	ldr	r2, [r4, #8]
   1cd68:	ldr	r1, [pc, #224]	; 1ce50 <__printf_chk@plt+0xbefc>
   1cd6c:	mov	r0, #1
   1cd70:	bl	10f54 <__printf_chk@plt>
   1cd74:	ldr	r2, [r4, #8]
   1cd78:	ldr	r1, [pc, #212]	; 1ce54 <__printf_chk@plt+0xbf00>
   1cd7c:	mov	r0, #1
   1cd80:	bl	10f54 <__printf_chk@plt>
   1cd84:	ldr	r2, [r4, #8]
   1cd88:	ldr	r1, [pc, #200]	; 1ce58 <__printf_chk@plt+0xbf04>
   1cd8c:	mov	r0, #1
   1cd90:	bl	10f54 <__printf_chk@plt>
   1cd94:	ldr	r2, [r4, #8]
   1cd98:	ldr	r1, [pc, #188]	; 1ce5c <__printf_chk@plt+0xbf08>
   1cd9c:	mov	r0, #1
   1cda0:	bl	10f54 <__printf_chk@plt>
   1cda4:	ldr	r1, [pc, #180]	; 1ce60 <__printf_chk@plt+0xbf0c>
   1cda8:	mov	r0, #1
   1cdac:	bl	10f54 <__printf_chk@plt>
   1cdb0:	ldr	r1, [pc, #148]	; 1ce4c <__printf_chk@plt+0xbef8>
   1cdb4:	mov	r0, #1
   1cdb8:	bl	10f54 <__printf_chk@plt>
   1cdbc:	ldr	r3, [r4, #12]
   1cdc0:	ldr	r0, [r4, #8]
   1cdc4:	ldr	r1, [pc, #152]	; 1ce64 <__printf_chk@plt+0xbf10>
   1cdc8:	mov	r2, r0
   1cdcc:	ldr	r3, [r3, #8]
   1cdd0:	str	r0, [sp]
   1cdd4:	mov	r0, #1
   1cdd8:	bl	10f54 <__printf_chk@plt>
   1cddc:	ldr	r3, [r4, #12]
   1cde0:	mov	r0, r3
   1cde4:	ldr	r3, [r3]
   1cde8:	ldr	r3, [r3, #24]
   1cdec:	blx	r3
   1cdf0:	ldr	r1, [pc, #104]	; 1ce60 <__printf_chk@plt+0xbf0c>
   1cdf4:	mov	r0, #1
   1cdf8:	bl	10f54 <__printf_chk@plt>
   1cdfc:	ldr	r2, [r4, #8]
   1ce00:	ldr	r1, [pc, #96]	; 1ce68 <__printf_chk@plt+0xbf14>
   1ce04:	mov	r0, #1
   1ce08:	add	sp, sp, #12
   1ce0c:	pop	{r4, r5, lr}
   1ce10:	b	10f54 <__printf_chk@plt>
   1ce14:	ldr	r1, [pc, #80]	; 1ce6c <__printf_chk@plt+0xbf18>
   1ce18:	mov	r0, r5
   1ce1c:	bl	10f54 <__printf_chk@plt>
   1ce20:	ldr	r3, [r4, #12]
   1ce24:	mov	r0, r3
   1ce28:	ldr	r3, [r3]
   1ce2c:	ldr	r3, [r3, #24]
   1ce30:	blx	r3
   1ce34:	mov	r0, r5
   1ce38:	ldr	r1, [pc, #48]	; 1ce70 <__printf_chk@plt+0xbf1c>
   1ce3c:	add	sp, sp, #12
   1ce40:	pop	{r4, r5, lr}
   1ce44:	b	10f54 <__printf_chk@plt>
   1ce48:	ldrdeq	ip, [r3], -r4
   1ce4c:	andeq	r5, r2, r4, asr pc
   1ce50:	andeq	r5, r2, r4, asr #30
   1ce54:	andeq	r5, r2, ip, asr pc
   1ce58:	ldrdeq	r9, [r2], -r8
   1ce5c:	ldrdeq	r5, [r2], -r4
   1ce60:			; <UNDEFINED> instruction: 0x000263b8
   1ce64:	andeq	r9, r2, r4, ror #5
   1ce68:	andeq	r6, r2, r4
   1ce6c:	andeq	r9, r2, ip, lsl #6
   1ce70:	andeq	r9, r2, r4, lsl r3
   1ce74:	push	{r4, r5, r6, lr}
   1ce78:	mov	r5, r0
   1ce7c:	mov	r0, #16
   1ce80:	bl	20a60 <_Znwj@@Base>
   1ce84:	mov	r1, r5
   1ce88:	mov	r4, r0
   1ce8c:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1ce90:	ldr	r3, [pc, #20]	; 1ceac <__printf_chk@plt+0xbf58>
   1ce94:	mov	r0, r4
   1ce98:	str	r3, [r4]
   1ce9c:	pop	{r4, r5, r6, pc}
   1cea0:	mov	r0, r4
   1cea4:	bl	20ab0 <_ZdlPv@@Base>
   1cea8:	bl	10dec <__cxa_end_cleanup@plt>
   1ceac:			; <UNDEFINED> instruction: 0x00028ebc
   1ceb0:	push	{r4, lr}
   1ceb4:	mov	r4, r0
   1ceb8:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1cebc:	ldr	r3, [pc, #8]	; 1cecc <__printf_chk@plt+0xbf78>
   1cec0:	mov	r0, r4
   1cec4:	str	r3, [r4]
   1cec8:	pop	{r4, pc}
   1cecc:			; <UNDEFINED> instruction: 0x00028ebc
   1ced0:	ldr	r3, [pc, #20]	; 1ceec <__printf_chk@plt+0xbf98>
   1ced4:	push	{r4, lr}
   1ced8:	mov	r4, r0
   1cedc:	str	r3, [r0]
   1cee0:	bl	15f70 <__printf_chk@plt+0x501c>
   1cee4:	mov	r0, r4
   1cee8:	pop	{r4, pc}
   1ceec:			; <UNDEFINED> instruction: 0x00028ebc
   1cef0:	ldr	r3, [pc, #40]	; 1cf20 <__printf_chk@plt+0xbfcc>
   1cef4:	push	{r4, lr}
   1cef8:	mov	r4, r0
   1cefc:	str	r3, [r0]
   1cf00:	bl	15f70 <__printf_chk@plt+0x501c>
   1cf04:	mov	r0, r4
   1cf08:	bl	20ab0 <_ZdlPv@@Base>
   1cf0c:	mov	r0, r4
   1cf10:	pop	{r4, pc}
   1cf14:	mov	r0, r4
   1cf18:	bl	20ab0 <_ZdlPv@@Base>
   1cf1c:	bl	10dec <__cxa_end_cleanup@plt>
   1cf20:			; <UNDEFINED> instruction: 0x00028ebc
   1cf24:	ldr	r3, [r0, #20]
   1cf28:	push	{r4, r5, r6, r7, r8, lr}
   1cf2c:	cmp	r3, #0
   1cf30:	sub	sp, sp, #16
   1cf34:	mov	r4, r0
   1cf38:	ble	1cf70 <__printf_chk@plt+0xc01c>
   1cf3c:	mov	r6, r1
   1cf40:	mov	r5, #0
   1cf44:	ldr	r3, [r4, #16]
   1cf48:	mov	r1, r6
   1cf4c:	ldr	r3, [r3, r5, lsl #2]
   1cf50:	add	r5, r5, #1
   1cf54:	mov	r0, r3
   1cf58:	ldr	r3, [r3]
   1cf5c:	ldr	r3, [r3, #12]
   1cf60:	blx	r3
   1cf64:	ldr	r3, [r4, #20]
   1cf68:	cmp	r3, r5
   1cf6c:	bgt	1cf44 <__printf_chk@plt+0xbff0>
   1cf70:	ldr	r2, [r4, #8]
   1cf74:	ldr	r1, [pc, #360]	; 1d0e4 <__printf_chk@plt+0xc190>
   1cf78:	mov	r0, #1
   1cf7c:	bl	10f54 <__printf_chk@plt>
   1cf80:	ldr	r3, [r4, #20]
   1cf84:	cmp	r3, #0
   1cf88:	ble	1cfbc <__printf_chk@plt+0xc068>
   1cf8c:	ldr	r6, [pc, #340]	; 1d0e8 <__printf_chk@plt+0xc194>
   1cf90:	mov	r5, #0
   1cf94:	ldr	r3, [r4, #16]
   1cf98:	mov	r0, #1
   1cf9c:	mov	r1, r6
   1cfa0:	ldr	r3, [r3, r5, lsl #2]
   1cfa4:	add	r5, r5, r0
   1cfa8:	ldr	r2, [r3, #8]
   1cfac:	bl	10f54 <__printf_chk@plt>
   1cfb0:	ldr	r3, [r4, #20]
   1cfb4:	cmp	r3, r5
   1cfb8:	bgt	1cf94 <__printf_chk@plt+0xc040>
   1cfbc:	mov	r0, #10
   1cfc0:	bl	10d8c <putchar@plt>
   1cfc4:	ldr	r3, [pc, #288]	; 1d0ec <__printf_chk@plt+0xc198>
   1cfc8:	ldr	r0, [r4, #28]
   1cfcc:	ldr	r2, [r4, #8]
   1cfd0:	ldr	r3, [r3]
   1cfd4:	ldr	r1, [pc, #276]	; 1d0f0 <__printf_chk@plt+0xc19c>
   1cfd8:	add	r3, r0, r3
   1cfdc:	mov	r0, #1
   1cfe0:	bl	10f54 <__printf_chk@plt>
   1cfe4:	ldr	r3, [r4, #20]
   1cfe8:	cmp	r3, #1
   1cfec:	ble	1d040 <__printf_chk@plt+0xc0ec>
   1cff0:	ldr	r8, [pc, #252]	; 1d0f4 <__printf_chk@plt+0xc1a0>
   1cff4:	ldr	r7, [pc, #252]	; 1d0f8 <__printf_chk@plt+0xc1a4>
   1cff8:	mov	r6, #0
   1cffc:	mov	r5, #1
   1d000:	ldr	r2, [r4, #16]
   1d004:	ldr	r3, [r8]
   1d008:	mov	r1, r7
   1d00c:	ldr	ip, [r2, r5, lsl #2]
   1d010:	ldr	r2, [r2, r6]
   1d014:	add	r0, r3, r3, lsl #2
   1d018:	ldr	r3, [ip, #8]
   1d01c:	ldr	r2, [r2, #8]
   1d020:	str	r0, [sp]
   1d024:	mov	r0, #1
   1d028:	bl	10f54 <__printf_chk@plt>
   1d02c:	ldr	r3, [r4, #20]
   1d030:	add	r5, r5, #1
   1d034:	cmp	r3, r5
   1d038:	add	r6, r6, #4
   1d03c:	bgt	1d000 <__printf_chk@plt+0xc0ac>
   1d040:	ldr	r0, [pc, #180]	; 1d0fc <__printf_chk@plt+0xc1a8>
   1d044:	bl	10d80 <puts@plt>
   1d048:	ldr	r3, [pc, #176]	; 1d100 <__printf_chk@plt+0xc1ac>
   1d04c:	ldr	r1, [pc, #176]	; 1d104 <__printf_chk@plt+0xc1b0>
   1d050:	ldr	r2, [r4, #20]
   1d054:	ldr	r0, [r3]
   1d058:	ldr	r1, [r1]
   1d05c:	ldr	r3, [r4, #8]
   1d060:	sub	r1, r1, r0
   1d064:	sub	r2, r2, #1
   1d068:	str	r1, [sp, #4]
   1d06c:	str	r2, [sp]
   1d070:	ldr	r1, [pc, #144]	; 1d108 <__printf_chk@plt+0xc1b4>
   1d074:	mov	r2, r3
   1d078:	mov	r0, #1
   1d07c:	bl	10f54 <__printf_chk@plt>
   1d080:	ldr	r2, [r4, #16]
   1d084:	ldr	r3, [r4, #8]
   1d088:	ldr	r1, [pc, #124]	; 1d10c <__printf_chk@plt+0xc1b8>
   1d08c:	ldr	r0, [r2]
   1d090:	mov	r2, r3
   1d094:	ldr	ip, [r0, #8]
   1d098:	mov	r0, #1
   1d09c:	str	ip, [sp]
   1d0a0:	bl	10f54 <__printf_chk@plt>
   1d0a4:	ldr	r2, [r4, #20]
   1d0a8:	ldr	r1, [r4, #16]
   1d0ac:	ldr	r3, [r4, #8]
   1d0b0:	sub	ip, r2, #-1073741823	; 0xc0000001
   1d0b4:	str	r3, [sp, #8]
   1d0b8:	ldr	r1, [r1, ip, lsl #2]
   1d0bc:	sub	r0, r2, #1
   1d0c0:	mov	r2, r3
   1d0c4:	ldr	ip, [r1, #8]
   1d0c8:	ldr	r1, [pc, #64]	; 1d110 <__printf_chk@plt+0xc1bc>
   1d0cc:	stm	sp, {r0, ip}
   1d0d0:	mov	r0, #1
   1d0d4:	bl	10f54 <__printf_chk@plt>
   1d0d8:	mov	r0, #0
   1d0dc:	add	sp, sp, #16
   1d0e0:	pop	{r4, r5, r6, r7, r8, pc}
   1d0e4:	andeq	r9, r2, ip, ror #7
   1d0e8:	andeq	r6, r2, r0, lsr #2
   1d0ec:	andeq	ip, r3, ip, ror #2
   1d0f0:	strdeq	r9, [r2], -r8
   1d0f4:	muleq	r3, r8, r1
   1d0f8:	andeq	r9, r2, r8, lsl #8
   1d0fc:	andeq	r9, r2, r4, lsr #8
   1d100:	andeq	ip, r3, r8, ror #2
   1d104:	andeq	ip, r3, r8, lsr #3
   1d108:	andeq	r9, r2, ip, lsr r4
   1d10c:	andeq	r6, r2, r0, asr r4
   1d110:	andeq	r9, r2, ip, asr r4
   1d114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d118:	mov	r5, r0
   1d11c:	ldr	r0, [r0, #12]
   1d120:	sub	sp, sp, #20
   1d124:	cmp	r0, #0
   1d128:	ble	1d48c <__printf_chk@plt+0xc538>
   1d12c:	mov	r8, #0
   1d130:	ldr	r3, [r5, #20]
   1d134:	mov	r6, r1
   1d138:	mov	sl, r8
   1d13c:	mov	r7, r8
   1d140:	ldr	r2, [r3, r7, lsl #2]
   1d144:	lsl	r4, r7, #2
   1d148:	ldr	r1, [r2, #8]
   1d14c:	cmp	r1, #0
   1d150:	ble	1d190 <__printf_chk@plt+0xc23c>
   1d154:	mov	r9, #0
   1d158:	ldr	r3, [r2, #4]
   1d15c:	mov	r1, r6
   1d160:	ldr	r3, [r3, r9, lsl #2]
   1d164:	add	r9, r9, #1
   1d168:	mov	r0, r3
   1d16c:	ldr	r3, [r3]
   1d170:	ldr	r3, [r3, #12]
   1d174:	blx	r3
   1d178:	ldr	r3, [r5, #20]
   1d17c:	ldr	r2, [r3, r4]
   1d180:	ldr	r1, [r2, #8]
   1d184:	cmp	r1, r9
   1d188:	bgt	1d158 <__printf_chk@plt+0xc204>
   1d18c:	ldr	r0, [r5, #12]
   1d190:	ldr	r2, [r2, #16]
   1d194:	cmp	sl, r1
   1d198:	movlt	sl, r1
   1d19c:	add	r7, r7, #1
   1d1a0:	cmp	r8, r2
   1d1a4:	movlt	r8, r2
   1d1a8:	cmp	r0, r7
   1d1ac:	mov	r2, r0
   1d1b0:	bgt	1d140 <__printf_chk@plt+0xc1ec>
   1d1b4:	sub	r3, sl, #1
   1d1b8:	cmp	r0, #0
   1d1bc:	str	r3, [sp, #12]
   1d1c0:	ble	1d248 <__printf_chk@plt+0xc2f4>
   1d1c4:	ldr	r9, [pc, #728]	; 1d4a4 <__printf_chk@plt+0xc550>
   1d1c8:	ldr	r6, [pc, #728]	; 1d4a8 <__printf_chk@plt+0xc554>
   1d1cc:	mov	r7, #0
   1d1d0:	mov	r3, r7
   1d1d4:	ldr	r2, [r5, #8]
   1d1d8:	mov	r1, r9
   1d1dc:	mov	r0, #1
   1d1e0:	bl	10f54 <__printf_chk@plt>
   1d1e4:	ldr	r3, [r5, #20]
   1d1e8:	lsl	r4, r7, #2
   1d1ec:	ldr	r2, [r3, r7, lsl #2]
   1d1f0:	ldr	r3, [r2, #8]
   1d1f4:	cmp	r3, #0
   1d1f8:	movgt	fp, #0
   1d1fc:	ble	1d230 <__printf_chk@plt+0xc2dc>
   1d200:	ldr	r2, [r2, #4]
   1d204:	mov	r1, r6
   1d208:	mov	r0, #1
   1d20c:	ldr	r2, [r2, fp, lsl #2]
   1d210:	add	fp, fp, r0
   1d214:	ldr	r2, [r2, #8]
   1d218:	bl	10f54 <__printf_chk@plt>
   1d21c:	ldr	r2, [r5, #20]
   1d220:	ldr	r2, [r2, r4]
   1d224:	ldr	r1, [r2, #8]
   1d228:	cmp	r1, fp
   1d22c:	bgt	1d200 <__printf_chk@plt+0xc2ac>
   1d230:	mov	r0, #10
   1d234:	bl	10d8c <putchar@plt>
   1d238:	ldr	r2, [r5, #12]
   1d23c:	add	r7, r7, #1
   1d240:	cmp	r2, r7
   1d244:	bgt	1d1d0 <__printf_chk@plt+0xc27c>
   1d248:	ldr	r3, [pc, #604]	; 1d4ac <__printf_chk@plt+0xc558>
   1d24c:	ldr	r0, [pc, #604]	; 1d4b0 <__printf_chk@plt+0xc55c>
   1d250:	sub	r1, r2, #1
   1d254:	ldr	r3, [r3]
   1d258:	ldr	r0, [r0]
   1d25c:	ldr	r2, [r5, #8]
   1d260:	lsl	r3, r3, #1
   1d264:	mla	r3, r0, r1, r3
   1d268:	ldr	r1, [pc, #580]	; 1d4b4 <__printf_chk@plt+0xc560>
   1d26c:	mov	r0, #1
   1d270:	bl	10f54 <__printf_chk@plt>
   1d274:	ldr	r3, [r5, #12]
   1d278:	cmp	r3, #0
   1d27c:	movgt	r4, #0
   1d280:	ldrgt	r6, [pc, #560]	; 1d4b8 <__printf_chk@plt+0xc564>
   1d284:	ble	1d2ac <__printf_chk@plt+0xc358>
   1d288:	mov	r3, r4
   1d28c:	ldr	r2, [r5, #8]
   1d290:	mov	r1, r6
   1d294:	mov	r0, #1
   1d298:	bl	10f54 <__printf_chk@plt>
   1d29c:	ldr	r3, [r5, #12]
   1d2a0:	add	r4, r4, #1
   1d2a4:	cmp	r3, r4
   1d2a8:	bgt	1d288 <__printf_chk@plt+0xc334>
   1d2ac:	mov	r0, #10
   1d2b0:	bl	10d8c <putchar@plt>
   1d2b4:	ldr	r3, [pc, #512]	; 1d4bc <__printf_chk@plt+0xc568>
   1d2b8:	ldr	r2, [r5, #8]
   1d2bc:	ldr	r1, [pc, #508]	; 1d4c0 <__printf_chk@plt+0xc56c>
   1d2c0:	ldr	r3, [r3]
   1d2c4:	mov	r0, #1
   1d2c8:	add	r3, r8, r3
   1d2cc:	bl	10f54 <__printf_chk@plt>
   1d2d0:	ldr	r0, [r5, #12]
   1d2d4:	cmp	r0, #0
   1d2d8:	ble	1d35c <__printf_chk@plt+0xc408>
   1d2dc:	ldr	r3, [r5, #20]
   1d2e0:	ldr	r8, [pc, #476]	; 1d4c4 <__printf_chk@plt+0xc570>
   1d2e4:	ldr	r7, [pc, #476]	; 1d4c8 <__printf_chk@plt+0xc574>
   1d2e8:	mov	r9, #0
   1d2ec:	ldr	r2, [r3, r9, lsl #2]
   1d2f0:	lsl	r6, r9, #2
   1d2f4:	ldr	r1, [r2, #8]
   1d2f8:	cmp	r1, #1
   1d2fc:	movgt	r4, #1
   1d300:	ble	1d350 <__printf_chk@plt+0xc3fc>
   1d304:	ldr	r2, [r2, #4]
   1d308:	ldr	r3, [r8]
   1d30c:	add	r1, r2, r4, lsl #2
   1d310:	ldr	r0, [r2, r4, lsl #2]
   1d314:	ldr	r2, [r1, #-4]
   1d318:	add	r1, r3, r3, lsl #2
   1d31c:	ldr	r3, [r0, #8]
   1d320:	ldr	r2, [r2, #8]
   1d324:	mov	r0, #1
   1d328:	str	r1, [sp]
   1d32c:	mov	r1, r7
   1d330:	bl	10f54 <__printf_chk@plt>
   1d334:	ldr	r3, [r5, #20]
   1d338:	add	r4, r4, #1
   1d33c:	ldr	r2, [r3, r6]
   1d340:	ldr	r1, [r2, #8]
   1d344:	cmp	r1, r4
   1d348:	bgt	1d304 <__printf_chk@plt+0xc3b0>
   1d34c:	ldr	r0, [r5, #12]
   1d350:	add	r9, r9, #1
   1d354:	cmp	r0, r9
   1d358:	bgt	1d2ec <__printf_chk@plt+0xc398>
   1d35c:	ldr	r0, [pc, #360]	; 1d4cc <__printf_chk@plt+0xc578>
   1d360:	bl	10d80 <puts@plt>
   1d364:	ldr	r2, [pc, #356]	; 1d4d0 <__printf_chk@plt+0xc57c>
   1d368:	ldr	r1, [pc, #356]	; 1d4d4 <__printf_chk@plt+0xc580>
   1d36c:	ldr	r3, [r5, #8]
   1d370:	ldr	r2, [r2]
   1d374:	ldr	r1, [r1]
   1d378:	ldr	r0, [sp, #12]
   1d37c:	sub	r2, r2, r1
   1d380:	str	r0, [sp]
   1d384:	str	r2, [sp, #4]
   1d388:	ldr	r1, [pc, #328]	; 1d4d8 <__printf_chk@plt+0xc584>
   1d38c:	mov	r2, r3
   1d390:	mov	r0, #1
   1d394:	bl	10f54 <__printf_chk@plt>
   1d398:	ldr	r3, [r5, #8]
   1d39c:	ldr	r1, [pc, #312]	; 1d4dc <__printf_chk@plt+0xc588>
   1d3a0:	mov	r2, r3
   1d3a4:	mov	r0, #1
   1d3a8:	bl	10f54 <__printf_chk@plt>
   1d3ac:	ldr	r3, [r5, #12]
   1d3b0:	cmp	r3, #0
   1d3b4:	ble	1d3f0 <__printf_chk@plt+0xc49c>
   1d3b8:	ldr	r6, [pc, #288]	; 1d4e0 <__printf_chk@plt+0xc58c>
   1d3bc:	mov	r4, #0
   1d3c0:	ldr	r3, [r5, #20]
   1d3c4:	mov	r0, #1
   1d3c8:	mov	r1, r6
   1d3cc:	ldr	r3, [r3, r4, lsl #2]
   1d3d0:	add	r4, r4, r0
   1d3d4:	ldr	r3, [r3, #4]
   1d3d8:	ldr	r3, [r3]
   1d3dc:	ldr	r2, [r3, #8]
   1d3e0:	bl	10f54 <__printf_chk@plt>
   1d3e4:	ldr	r3, [r5, #12]
   1d3e8:	cmp	r3, r4
   1d3ec:	bgt	1d3c0 <__printf_chk@plt+0xc46c>
   1d3f0:	ldr	r0, [pc, #236]	; 1d4e4 <__printf_chk@plt+0xc590>
   1d3f4:	bl	10d80 <puts@plt>
   1d3f8:	ldr	r3, [r5, #8]
   1d3fc:	ldr	r2, [sp, #12]
   1d400:	ldr	r1, [pc, #224]	; 1d4e8 <__printf_chk@plt+0xc594>
   1d404:	mov	r0, #1
   1d408:	strd	r2, [sp]
   1d40c:	mov	r2, r3
   1d410:	bl	10f54 <__printf_chk@plt>
   1d414:	ldr	r0, [r5, #12]
   1d418:	cmp	r0, #0
   1d41c:	ble	1d478 <__printf_chk@plt+0xc524>
   1d420:	sub	r6, sl, #-1073741823	; 0xc0000001
   1d424:	ldr	r7, [pc, #192]	; 1d4ec <__printf_chk@plt+0xc598>
   1d428:	lsl	r6, r6, #2
   1d42c:	mov	r4, #0
   1d430:	b	1d43c <__printf_chk@plt+0xc4e8>
   1d434:	cmp	r0, r4
   1d438:	ble	1d478 <__printf_chk@plt+0xc524>
   1d43c:	ldr	r3, [r5, #20]
   1d440:	ldr	r3, [r3, r4, lsl #2]
   1d444:	add	r4, r4, #1
   1d448:	ldr	r2, [r3, #8]
   1d44c:	cmp	r2, sl
   1d450:	bne	1d434 <__printf_chk@plt+0xc4e0>
   1d454:	ldr	r3, [r3, #4]
   1d458:	mov	r1, r7
   1d45c:	mov	r0, #1
   1d460:	ldr	r3, [r3, r6]
   1d464:	ldr	r2, [r3, #8]
   1d468:	bl	10f54 <__printf_chk@plt>
   1d46c:	ldr	r0, [r5, #12]
   1d470:	cmp	r0, r4
   1d474:	bgt	1d43c <__printf_chk@plt+0xc4e8>
   1d478:	ldr	r0, [pc, #100]	; 1d4e4 <__printf_chk@plt+0xc590>
   1d47c:	bl	10d80 <puts@plt>
   1d480:	mov	r0, #0
   1d484:	add	sp, sp, #20
   1d488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d48c:	mov	r8, #0
   1d490:	mvn	r3, #0
   1d494:	mov	r2, r0
   1d498:	mov	sl, r8
   1d49c:	str	r3, [sp, #12]
   1d4a0:	b	1d248 <__printf_chk@plt+0xc2f4>
   1d4a4:	andeq	r9, r2, r8, lsl #9
   1d4a8:	andeq	r6, r2, r0, lsr #2
   1d4ac:	andeq	ip, r3, r0, ror #2
   1d4b0:	andeq	ip, r3, r4, ror #2
   1d4b4:	andeq	r6, r2, r0, lsr #5
   1d4b8:	muleq	r2, r8, r4
   1d4bc:	andeq	ip, r3, ip, ror #2
   1d4c0:	strdeq	r9, [r2], -r8
   1d4c4:	muleq	r3, r8, r1
   1d4c8:	andeq	r9, r2, r8, lsl #8
   1d4cc:	andeq	r9, r2, r4, lsr #8
   1d4d0:	andeq	ip, r3, r8, lsr #3
   1d4d4:	andeq	ip, r3, r8, ror #2
   1d4d8:	andeq	r9, r2, ip, lsr r4
   1d4dc:	andeq	r9, r2, r8, lsr #9
   1d4e0:	andeq	r6, r2, r8, asr #5
   1d4e4:	andeq	r9, r2, r0, asr #9
   1d4e8:	andeq	r9, r2, r8, asr #9
   1d4ec:	ldrdeq	r6, [r2], -r4
   1d4f0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4f4:	mov	r4, r0
   1d4f8:	ldr	r3, [pc, #584]	; 1d748 <__printf_chk@plt+0xc7f4>
   1d4fc:	ldr	r5, [r3]
   1d500:	cmp	r5, #0
   1d504:	beq	1d59c <__printf_chk@plt+0xc648>
   1d508:	cmp	r5, #1
   1d50c:	popne	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d510:	ldr	r3, [r0, #24]
   1d514:	cmp	r3, #2
   1d518:	bhi	1d738 <__printf_chk@plt+0xc7e4>
   1d51c:	ldr	r2, [pc, #552]	; 1d74c <__printf_chk@plt+0xc7f8>
   1d520:	ldr	r6, [r2, r3, lsl #2]
   1d524:	mov	r2, r6
   1d528:	ldr	r1, [pc, #544]	; 1d750 <__printf_chk@plt+0xc7fc>
   1d52c:	mov	r0, #1
   1d530:	bl	10f54 <__printf_chk@plt>
   1d534:	ldr	r3, [r4, #20]
   1d538:	cmp	r3, #0
   1d53c:	ble	1d58c <__printf_chk@plt+0xc638>
   1d540:	ldr	r7, [pc, #524]	; 1d754 <__printf_chk@plt+0xc800>
   1d544:	ldr	r6, [pc, #524]	; 1d758 <__printf_chk@plt+0xc804>
   1d548:	mov	r5, #0
   1d54c:	mov	r1, r7
   1d550:	mov	r0, #1
   1d554:	bl	10f54 <__printf_chk@plt>
   1d558:	ldr	r3, [r4, #16]
   1d55c:	ldr	r3, [r3, r5, lsl #2]
   1d560:	add	r5, r5, #1
   1d564:	mov	r0, r3
   1d568:	ldr	r3, [r3]
   1d56c:	ldr	r3, [r3, #24]
   1d570:	blx	r3
   1d574:	mov	r1, r6
   1d578:	mov	r0, #1
   1d57c:	bl	10f54 <__printf_chk@plt>
   1d580:	ldr	r3, [r4, #20]
   1d584:	cmp	r3, r5
   1d588:	bgt	1d54c <__printf_chk@plt+0xc5f8>
   1d58c:	ldr	r1, [pc, #456]	; 1d75c <__printf_chk@plt+0xc808>
   1d590:	mov	r0, #1
   1d594:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d598:	b	10f54 <__printf_chk@plt>
   1d59c:	ldr	r2, [r0, #8]
   1d5a0:	ldr	r1, [pc, #440]	; 1d760 <__printf_chk@plt+0xc80c>
   1d5a4:	mov	r0, #1
   1d5a8:	bl	10f54 <__printf_chk@plt>
   1d5ac:	ldr	r3, [r4, #20]
   1d5b0:	cmp	r3, #0
   1d5b4:	ble	1d6fc <__printf_chk@plt+0xc7a8>
   1d5b8:	ldr	r9, [pc, #420]	; 1d764 <__printf_chk@plt+0xc810>
   1d5bc:	ldr	r8, [pc, #420]	; 1d768 <__printf_chk@plt+0xc814>
   1d5c0:	ldr	r7, [pc, #420]	; 1d76c <__printf_chk@plt+0xc818>
   1d5c4:	ldr	r6, [pc, #420]	; 1d770 <__printf_chk@plt+0xc81c>
   1d5c8:	ldr	sl, [pc, #420]	; 1d774 <__printf_chk@plt+0xc820>
   1d5cc:	b	1d684 <__printf_chk@plt+0xc730>
   1d5d0:	ldr	r3, [r4, #16]
   1d5d4:	ldr	r2, [r4, #8]
   1d5d8:	mov	r1, r7
   1d5dc:	ldr	r3, [r3, fp]
   1d5e0:	mov	r0, #1
   1d5e4:	ldr	r3, [r3, #8]
   1d5e8:	bl	10f54 <__printf_chk@plt>
   1d5ec:	ldr	r3, [r4, #16]
   1d5f0:	ldr	r3, [r3, fp]
   1d5f4:	mov	r0, r3
   1d5f8:	ldr	r3, [r3]
   1d5fc:	ldr	r3, [r3, #24]
   1d600:	blx	r3
   1d604:	ldr	r3, [r4, #16]
   1d608:	mov	r1, r6
   1d60c:	mov	r0, #1
   1d610:	ldr	r3, [r3, fp]
   1d614:	ldr	r2, [r3, #8]
   1d618:	bl	10f54 <__printf_chk@plt>
   1d61c:	ldr	r0, [r4, #24]
   1d620:	cmp	r0, #1
   1d624:	beq	1d6b4 <__printf_chk@plt+0xc760>
   1d628:	cmp	r0, #0
   1d62c:	beq	1d654 <__printf_chk@plt+0xc700>
   1d630:	cmp	r0, #2
   1d634:	bne	1d6ec <__printf_chk@plt+0xc798>
   1d638:	ldr	r2, [r4, #16]
   1d63c:	ldr	r3, [r4, #8]
   1d640:	mov	r1, r7
   1d644:	ldr	r2, [r2, fp]
   1d648:	mov	r0, #1
   1d64c:	ldr	r2, [r2, #8]
   1d650:	bl	10f54 <__printf_chk@plt>
   1d654:	ldr	r3, [r4, #20]
   1d658:	sub	r2, r3, #1
   1d65c:	cmp	r2, r5
   1d660:	beq	1d678 <__printf_chk@plt+0xc724>
   1d664:	ldr	r2, [r4, #8]
   1d668:	mov	r1, sl
   1d66c:	mov	r0, #1
   1d670:	bl	10f54 <__printf_chk@plt>
   1d674:	ldr	r3, [r4, #20]
   1d678:	add	r5, r5, #1
   1d67c:	cmp	r5, r3
   1d680:	bge	1d6fc <__printf_chk@plt+0xc7a8>
   1d684:	ldr	r0, [r4, #24]
   1d688:	lsl	fp, r5, #2
   1d68c:	cmp	r0, #1
   1d690:	beq	1d6d0 <__printf_chk@plt+0xc77c>
   1d694:	cmp	r0, #0
   1d698:	beq	1d5ec <__printf_chk@plt+0xc698>
   1d69c:	cmp	r0, #2
   1d6a0:	beq	1d5d0 <__printf_chk@plt+0xc67c>
   1d6a4:	mov	r1, r8
   1d6a8:	mov	r0, #74	; 0x4a
   1d6ac:	bl	1ef88 <__printf_chk@plt+0xe034>
   1d6b0:	b	1d5ec <__printf_chk@plt+0xc698>
   1d6b4:	ldr	r2, [r4, #16]
   1d6b8:	ldr	r3, [r4, #8]
   1d6bc:	mov	r1, r9
   1d6c0:	ldr	r2, [r2, fp]
   1d6c4:	ldr	r2, [r2, #8]
   1d6c8:	bl	10f54 <__printf_chk@plt>
   1d6cc:	b	1d654 <__printf_chk@plt+0xc700>
   1d6d0:	ldr	r3, [r4, #16]
   1d6d4:	ldr	r2, [r4, #8]
   1d6d8:	mov	r1, r9
   1d6dc:	ldr	r3, [r3, r5, lsl #2]
   1d6e0:	ldr	r3, [r3, #8]
   1d6e4:	bl	10f54 <__printf_chk@plt>
   1d6e8:	b	1d5ec <__printf_chk@plt+0xc698>
   1d6ec:	mov	r1, r8
   1d6f0:	mov	r0, #90	; 0x5a
   1d6f4:	bl	1ef88 <__printf_chk@plt+0xe034>
   1d6f8:	b	1d654 <__printf_chk@plt+0xc700>
   1d6fc:	ldr	r2, [r4, #8]
   1d700:	ldr	r1, [pc, #112]	; 1d778 <__printf_chk@plt+0xc824>
   1d704:	mov	r0, #1
   1d708:	bl	10f54 <__printf_chk@plt>
   1d70c:	ldr	r2, [r4, #20]
   1d710:	ldr	r3, [r4, #8]
   1d714:	sub	r2, r2, #1
   1d718:	ldr	r1, [pc, #92]	; 1d77c <__printf_chk@plt+0xc828>
   1d71c:	mov	r0, #1
   1d720:	bl	10f54 <__printf_chk@plt>
   1d724:	ldr	r2, [r4, #8]
   1d728:	ldr	r1, [pc, #80]	; 1d780 <__printf_chk@plt+0xc82c>
   1d72c:	mov	r0, #1
   1d730:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d734:	b	10f54 <__printf_chk@plt>
   1d738:	ldr	r1, [pc, #40]	; 1d768 <__printf_chk@plt+0xc814>
   1d73c:	mov	r0, #112	; 0x70
   1d740:	bl	1ef88 <__printf_chk@plt+0xe034>
   1d744:	b	1d524 <__printf_chk@plt+0xc5d0>
   1d748:	ldrdeq	ip, [r3], -r4
   1d74c:	andeq	r9, r2, r0, lsr #6
   1d750:	andeq	r9, r2, r4, lsr r5
   1d754:	andeq	r9, r2, ip, asr r5
   1d758:	andeq	r9, r2, r8, ror #10
   1d75c:	andeq	r9, r2, r0, asr r5
   1d760:	andeq	r5, r2, ip, asr pc
   1d764:			; <UNDEFINED> instruction: 0x000276bc
   1d768:	andeq	r9, r2, r4, lsl #10
   1d76c:	ldrdeq	r6, [r2], -r8
   1d770:	ldrdeq	r8, [r2], -r0
   1d774:	andeq	r9, r2, r4, lsr #10
   1d778:	muleq	r2, r0, r4
   1d77c:	andeq	r9, r2, ip, ror #9
   1d780:	andeq	r6, r2, r4
   1d784:	ldr	r3, [pc, #924]	; 1db28 <__printf_chk@plt+0xcbd4>
   1d788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d78c:	mov	r4, r0
   1d790:	ldr	r8, [r3]
   1d794:	sub	sp, sp, #20
   1d798:	cmp	r8, #0
   1d79c:	beq	1d7b0 <__printf_chk@plt+0xc85c>
   1d7a0:	cmp	r8, #1
   1d7a4:	beq	1da10 <__printf_chk@plt+0xcabc>
   1d7a8:	add	sp, sp, #20
   1d7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7b0:	ldr	r3, [pc, #884]	; 1db2c <__printf_chk@plt+0xcbd8>
   1d7b4:	ldr	r1, [pc, #884]	; 1db30 <__printf_chk@plt+0xcbdc>
   1d7b8:	mov	r0, #1
   1d7bc:	ldr	r2, [r3]
   1d7c0:	bl	10f54 <__printf_chk@plt>
   1d7c4:	ldr	r3, [r4, #12]
   1d7c8:	cmp	r3, #0
   1d7cc:	ble	1d9f4 <__printf_chk@plt+0xcaa0>
   1d7d0:	ldr	sl, [pc, #860]	; 1db34 <__printf_chk@plt+0xcbe0>
   1d7d4:	ldr	r9, [pc, #860]	; 1db38 <__printf_chk@plt+0xcbe4>
   1d7d8:	ldr	r2, [r4, #8]
   1d7dc:	ldr	r1, [pc, #856]	; 1db3c <__printf_chk@plt+0xcbe8>
   1d7e0:	mov	r0, #1
   1d7e4:	bl	10f54 <__printf_chk@plt>
   1d7e8:	ldr	r2, [r4, #20]
   1d7ec:	lsl	r6, r8, #2
   1d7f0:	ldr	r3, [r2, r8, lsl #2]
   1d7f4:	ldr	r1, [r3, #8]
   1d7f8:	cmp	r1, #0
   1d7fc:	movgt	r5, #0
   1d800:	ldrgt	fp, [pc, #824]	; 1db40 <__printf_chk@plt+0xcbec>
   1d804:	bgt	1d8f4 <__printf_chk@plt+0xc9a0>
   1d808:	b	1d97c <__printf_chk@plt+0xca28>
   1d80c:	ldr	r1, [r3, #4]
   1d810:	ldr	r2, [r4, #8]
   1d814:	mov	r3, r8
   1d818:	ldr	ip, [r1, r7]
   1d81c:	mov	r0, #1
   1d820:	ldr	r1, [pc, #796]	; 1db44 <__printf_chk@plt+0xcbf0>
   1d824:	ldr	ip, [ip, #8]
   1d828:	str	ip, [sp]
   1d82c:	bl	10f54 <__printf_chk@plt>
   1d830:	ldr	r2, [r4, #20]
   1d834:	ldr	r3, [r2, r6]
   1d838:	ldr	r3, [r3, #4]
   1d83c:	ldr	r3, [r3, r7]
   1d840:	mov	r0, r3
   1d844:	ldr	r3, [r3]
   1d848:	ldr	r3, [r3, #24]
   1d84c:	blx	r3
   1d850:	ldr	r3, [r4, #20]
   1d854:	mov	r1, r9
   1d858:	mov	r0, #1
   1d85c:	ldr	r3, [r3, r6]
   1d860:	ldr	r3, [r3, #4]
   1d864:	ldr	r3, [r3, r7]
   1d868:	ldr	r2, [r3, #8]
   1d86c:	bl	10f54 <__printf_chk@plt>
   1d870:	ldr	r2, [r4, #20]
   1d874:	ldr	r3, [r2, r6]
   1d878:	ldr	r0, [r3, #12]
   1d87c:	cmp	r0, #1
   1d880:	beq	1d968 <__printf_chk@plt+0xca14>
   1d884:	cmp	r0, #0
   1d888:	beq	1d8bc <__printf_chk@plt+0xc968>
   1d88c:	cmp	r0, #2
   1d890:	bne	1d950 <__printf_chk@plt+0xc9fc>
   1d894:	ldr	r2, [r3, #4]
   1d898:	ldr	r1, [pc, #680]	; 1db48 <__printf_chk@plt+0xcbf4>
   1d89c:	ldr	r3, [r4, #8]
   1d8a0:	ldr	r2, [r2, r7]
   1d8a4:	mov	r0, #1
   1d8a8:	ldr	r2, [r2, #8]
   1d8ac:	str	r8, [sp]
   1d8b0:	bl	10f54 <__printf_chk@plt>
   1d8b4:	ldr	r2, [r4, #20]
   1d8b8:	ldr	r3, [r2, r6]
   1d8bc:	ldr	r1, [r3, #8]
   1d8c0:	sub	r0, r1, #1
   1d8c4:	cmp	r0, r5
   1d8c8:	beq	1d8e8 <__printf_chk@plt+0xc994>
   1d8cc:	ldr	r2, [r4, #8]
   1d8d0:	ldr	r1, [pc, #628]	; 1db4c <__printf_chk@plt+0xcbf8>
   1d8d4:	mov	r0, #1
   1d8d8:	bl	10f54 <__printf_chk@plt>
   1d8dc:	ldr	r2, [r4, #20]
   1d8e0:	ldr	r3, [r2, r6]
   1d8e4:	ldr	r1, [r3, #8]
   1d8e8:	add	r5, r5, #1
   1d8ec:	cmp	r5, r1
   1d8f0:	bge	1d97c <__printf_chk@plt+0xca28>
   1d8f4:	ldr	r0, [r3, #12]
   1d8f8:	lsl	r7, r5, #2
   1d8fc:	cmp	r0, #1
   1d900:	beq	1d928 <__printf_chk@plt+0xc9d4>
   1d904:	cmp	r0, #0
   1d908:	beq	1d834 <__printf_chk@plt+0xc8e0>
   1d90c:	cmp	r0, #2
   1d910:	beq	1d80c <__printf_chk@plt+0xc8b8>
   1d914:	mov	r1, sl
   1d918:	mov	r0, #208	; 0xd0
   1d91c:	bl	1ef88 <__printf_chk@plt+0xe034>
   1d920:	ldr	r2, [r4, #20]
   1d924:	b	1d834 <__printf_chk@plt+0xc8e0>
   1d928:	ldr	r2, [r3, #4]
   1d92c:	ldr	r1, [pc, #540]	; 1db50 <__printf_chk@plt+0xcbfc>
   1d930:	mov	r3, r8
   1d934:	ldr	ip, [r2, r5, lsl #2]
   1d938:	ldr	r2, [r4, #8]
   1d93c:	ldr	ip, [ip, #8]
   1d940:	str	ip, [sp]
   1d944:	bl	10f54 <__printf_chk@plt>
   1d948:	ldr	r2, [r4, #20]
   1d94c:	b	1d834 <__printf_chk@plt+0xc8e0>
   1d950:	mov	r1, sl
   1d954:	mov	r0, #224	; 0xe0
   1d958:	bl	1ef88 <__printf_chk@plt+0xe034>
   1d95c:	ldr	r2, [r4, #20]
   1d960:	ldr	r3, [r2, r6]
   1d964:	b	1d8bc <__printf_chk@plt+0xc968>
   1d968:	ldr	r2, [r3, #4]
   1d96c:	mov	r1, fp
   1d970:	ldr	r3, [r4, #8]
   1d974:	ldr	r2, [r2, r7]
   1d978:	b	1d8a8 <__printf_chk@plt+0xc954>
   1d97c:	ldr	r2, [r4, #8]
   1d980:	ldr	r1, [pc, #460]	; 1db54 <__printf_chk@plt+0xcc00>
   1d984:	mov	r0, #1
   1d988:	bl	10f54 <__printf_chk@plt>
   1d98c:	ldr	r2, [r4, #20]
   1d990:	ldr	r3, [r4, #8]
   1d994:	ldr	r1, [pc, #444]	; 1db58 <__printf_chk@plt+0xcc04>
   1d998:	ldr	r2, [r2, r6]
   1d99c:	mov	r0, #1
   1d9a0:	ldr	r2, [r2, #8]
   1d9a4:	sub	r2, r2, #1
   1d9a8:	bl	10f54 <__printf_chk@plt>
   1d9ac:	mov	r3, r8
   1d9b0:	ldr	r2, [r4, #8]
   1d9b4:	ldr	r1, [pc, #416]	; 1db5c <__printf_chk@plt+0xcc08>
   1d9b8:	mov	r0, #1
   1d9bc:	bl	10f54 <__printf_chk@plt>
   1d9c0:	ldr	r3, [r4, #12]
   1d9c4:	sub	r2, r3, #1
   1d9c8:	cmp	r2, r8
   1d9cc:	beq	1d9e8 <__printf_chk@plt+0xca94>
   1d9d0:	ldr	r3, [pc, #392]	; 1db60 <__printf_chk@plt+0xcc0c>
   1d9d4:	ldr	r1, [pc, #340]	; 1db30 <__printf_chk@plt+0xcbdc>
   1d9d8:	mov	r0, #1
   1d9dc:	ldr	r2, [r3]
   1d9e0:	bl	10f54 <__printf_chk@plt>
   1d9e4:	ldr	r3, [r4, #12]
   1d9e8:	add	r8, r8, #1
   1d9ec:	cmp	r8, r3
   1d9f0:	blt	1d7d8 <__printf_chk@plt+0xc884>
   1d9f4:	ldr	r3, [pc, #304]	; 1db2c <__printf_chk@plt+0xcbd8>
   1d9f8:	ldr	r1, [pc, #304]	; 1db30 <__printf_chk@plt+0xcbdc>
   1d9fc:	mov	r0, #1
   1da00:	ldr	r2, [r3]
   1da04:	add	sp, sp, #20
   1da08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da0c:	b	10f54 <__printf_chk@plt>
   1da10:	ldr	r3, [r0, #20]
   1da14:	ldr	r1, [pc, #328]	; 1db64 <__printf_chk@plt+0xcc10>
   1da18:	mov	r0, r8
   1da1c:	ldr	r3, [r3]
   1da20:	ldr	r3, [r3, #8]
   1da24:	mov	r5, r3
   1da28:	str	r3, [sp, #12]
   1da2c:	bl	10f54 <__printf_chk@plt>
   1da30:	cmp	r5, #0
   1da34:	ble	1db14 <__printf_chk@plt+0xcbc0>
   1da38:	ldr	sl, [pc, #296]	; 1db68 <__printf_chk@plt+0xcc14>
   1da3c:	ldr	r9, [pc, #296]	; 1db6c <__printf_chk@plt+0xcc18>
   1da40:	ldr	r8, [pc, #296]	; 1db70 <__printf_chk@plt+0xcc1c>
   1da44:	mov	r3, #0
   1da48:	str	r3, [sp, #8]
   1da4c:	ldr	r1, [pc, #288]	; 1db74 <__printf_chk@plt+0xcc20>
   1da50:	mov	r0, #1
   1da54:	bl	10f54 <__printf_chk@plt>
   1da58:	ldr	r2, [r4, #12]
   1da5c:	cmp	r2, #0
   1da60:	ble	1daec <__printf_chk@plt+0xcb98>
   1da64:	ldr	r3, [sp, #8]
   1da68:	mov	r5, #0
   1da6c:	lsl	fp, r3, #2
   1da70:	b	1dac4 <__printf_chk@plt+0xcb70>
   1da74:	ldr	r6, [sl, r3, lsl #2]
   1da78:	mov	r2, r6
   1da7c:	mov	r1, r9
   1da80:	mov	r0, #1
   1da84:	bl	10f54 <__printf_chk@plt>
   1da88:	ldr	r3, [r4, #20]
   1da8c:	add	r5, r5, #1
   1da90:	ldr	r3, [r3, r7]
   1da94:	ldr	r3, [r3, #4]
   1da98:	ldr	r3, [r3, fp]
   1da9c:	mov	r0, r3
   1daa0:	ldr	r3, [r3]
   1daa4:	ldr	r3, [r3, #24]
   1daa8:	blx	r3
   1daac:	mov	r1, r8
   1dab0:	mov	r0, #1
   1dab4:	bl	10f54 <__printf_chk@plt>
   1dab8:	ldr	r3, [r4, #12]
   1dabc:	cmp	r3, r5
   1dac0:	ble	1daec <__printf_chk@plt+0xcb98>
   1dac4:	ldr	r3, [r4, #20]
   1dac8:	lsl	r7, r5, #2
   1dacc:	ldr	r3, [r3, r5, lsl #2]
   1dad0:	ldr	r3, [r3, #12]
   1dad4:	cmp	r3, #2
   1dad8:	bls	1da74 <__printf_chk@plt+0xcb20>
   1dadc:	ldr	r1, [pc, #80]	; 1db34 <__printf_chk@plt+0xcbe0>
   1dae0:	mov	r0, #255	; 0xff
   1dae4:	bl	1ef88 <__printf_chk@plt+0xe034>
   1dae8:	b	1da78 <__printf_chk@plt+0xcb24>
   1daec:	ldr	r3, [sp, #8]
   1daf0:	ldr	r1, [pc, #128]	; 1db78 <__printf_chk@plt+0xcc24>
   1daf4:	add	r3, r3, #1
   1daf8:	mov	r0, #1
   1dafc:	mov	r5, r3
   1db00:	str	r3, [sp, #8]
   1db04:	bl	10f54 <__printf_chk@plt>
   1db08:	ldr	r2, [sp, #12]
   1db0c:	cmp	r2, r5
   1db10:	bne	1da4c <__printf_chk@plt+0xcaf8>
   1db14:	ldr	r1, [pc, #96]	; 1db7c <__printf_chk@plt+0xcc28>
   1db18:	mov	r0, #1
   1db1c:	add	sp, sp, #20
   1db20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db24:	b	10f54 <__printf_chk@plt>
   1db28:	ldrdeq	ip, [r3], -r4
   1db2c:	andeq	ip, r3, r0, ror #2
   1db30:	muleq	r2, r0, r8
   1db34:	andeq	r9, r2, r4, lsl #10
   1db38:	ldrdeq	r8, [r2], -r0
   1db3c:	andeq	r5, r2, ip, asr pc
   1db40:	andeq	r9, r2, r8, ror #11
   1db44:	andeq	r9, r2, ip, lsl #11
   1db48:	andeq	r9, r2, r8, asr #11
   1db4c:	andeq	r9, r2, r4, lsr #10
   1db50:	andeq	r9, r2, ip, lsr #11
   1db54:	muleq	r2, r0, r4
   1db58:	andeq	r9, r2, ip, ror #9
   1db5c:	andeq	r9, r2, r8, ror r5
   1db60:	andeq	ip, r3, r4, ror #2
   1db64:	andeq	r9, r2, r4, lsl #12
   1db68:	andeq	r9, r2, r0, lsr #6
   1db6c:	andeq	r9, r2, r8, lsl r6
   1db70:	andeq	r9, r2, r0, lsr r6
   1db74:	andeq	r9, r2, r0, lsl r6
   1db78:	andeq	r9, r2, r8, lsr r6
   1db7c:	andeq	r9, r2, r0, asr r5
   1db80:	add	r0, r0, #12
   1db84:	b	15ee8 <__printf_chk@plt+0x4f94>
   1db88:	ldr	r3, [r0, #12]
   1db8c:	cmp	r3, #0
   1db90:	bxle	lr
   1db94:	push	{r4, r5, r6, lr}
   1db98:	mov	r6, r1
   1db9c:	mov	r5, r0
   1dba0:	mov	r4, #0
   1dba4:	ldr	r3, [r5, #20]
   1dba8:	mov	r1, r6
   1dbac:	ldr	r0, [r3, r4, lsl #2]
   1dbb0:	bl	15ee8 <__printf_chk@plt+0x4f94>
   1dbb4:	ldr	r3, [r5, #12]
   1dbb8:	add	r4, r4, #1
   1dbbc:	cmp	r3, r4
   1dbc0:	bgt	1dba4 <__printf_chk@plt+0xcc50>
   1dbc4:	pop	{r4, r5, r6, pc}
   1dbc8:	ldr	r3, [r0, #12]
   1dbcc:	ldr	r2, [pc, #120]	; 1dc4c <__printf_chk@plt+0xccf8>
   1dbd0:	cmp	r3, #0
   1dbd4:	push	{r4, r5, r6, lr}
   1dbd8:	mov	r6, r0
   1dbdc:	str	r2, [r0]
   1dbe0:	ldr	r0, [r0, #20]
   1dbe4:	ble	1dc1c <__printf_chk@plt+0xccc8>
   1dbe8:	mov	r4, #0
   1dbec:	ldr	r5, [r0, r4, lsl #2]
   1dbf0:	cmp	r5, #0
   1dbf4:	beq	1dc10 <__printf_chk@plt+0xccbc>
   1dbf8:	mov	r0, r5
   1dbfc:	bl	15e88 <__printf_chk@plt+0x4f34>
   1dc00:	mov	r0, r5
   1dc04:	bl	20ab0 <_ZdlPv@@Base>
   1dc08:	ldr	r0, [r6, #20]
   1dc0c:	ldr	r3, [r6, #12]
   1dc10:	add	r4, r4, #1
   1dc14:	cmp	r3, r4
   1dc18:	bgt	1dbec <__printf_chk@plt+0xcc98>
   1dc1c:	cmp	r0, #0
   1dc20:	beq	1dc28 <__printf_chk@plt+0xccd4>
   1dc24:	bl	10e10 <_ZdaPv@plt>
   1dc28:	mov	r0, r6
   1dc2c:	bl	159b8 <__printf_chk@plt+0x4a64>
   1dc30:	mov	r0, r6
   1dc34:	pop	{r4, r5, r6, pc}
   1dc38:	mov	r0, r5
   1dc3c:	bl	20ab0 <_ZdlPv@@Base>
   1dc40:	mov	r0, r6
   1dc44:	bl	159b8 <__printf_chk@plt+0x4a64>
   1dc48:	bl	10dec <__cxa_end_cleanup@plt>
   1dc4c:	andeq	r9, r2, r4, lsr r3
   1dc50:	push	{r4, lr}
   1dc54:	mov	r4, r0
   1dc58:	bl	1dbc8 <__printf_chk@plt+0xcc74>
   1dc5c:	mov	r0, r4
   1dc60:	bl	20ab0 <_ZdlPv@@Base>
   1dc64:	mov	r0, r4
   1dc68:	pop	{r4, pc}
   1dc6c:	mov	r0, r4
   1dc70:	bl	20ab0 <_ZdlPv@@Base>
   1dc74:	bl	10dec <__cxa_end_cleanup@plt>
   1dc78:	push	{r4, r5, r6, lr}
   1dc7c:	mov	r4, r0
   1dc80:	mov	r5, r1
   1dc84:	bl	15984 <__printf_chk@plt+0x4a30>
   1dc88:	mov	r0, r4
   1dc8c:	ldr	r3, [pc, #40]	; 1dcbc <__printf_chk@plt+0xcd68>
   1dc90:	mov	r1, r5
   1dc94:	str	r3, [r0], #12
   1dc98:	bl	15dd0 <__printf_chk@plt+0x4e7c>
   1dc9c:	mov	r2, #2
   1dca0:	mov	r3, #0
   1dca4:	mov	r0, r4
   1dca8:	strd	r2, [r4, #24]
   1dcac:	pop	{r4, r5, r6, pc}
   1dcb0:	mov	r0, r4
   1dcb4:	bl	159b8 <__printf_chk@plt+0x4a64>
   1dcb8:	bl	10dec <__cxa_end_cleanup@plt>
   1dcbc:	andeq	r9, r2, r8, ror r3
   1dcc0:	push	{r4, r5, r6, lr}
   1dcc4:	mov	r4, r0
   1dcc8:	mov	r5, r1
   1dccc:	bl	15984 <__printf_chk@plt+0x4a30>
   1dcd0:	ldr	r3, [pc, #76]	; 1dd24 <__printf_chk@plt+0xcdd0>
   1dcd4:	mov	r0, #40	; 0x28
   1dcd8:	str	r3, [r4]
   1dcdc:	bl	10d98 <_Znaj@plt>
   1dce0:	sub	r3, r0, #4
   1dce4:	add	r1, r0, #36	; 0x24
   1dce8:	mov	r2, #0
   1dcec:	str	r0, [r4, #20]
   1dcf0:	str	r2, [r3, #4]!
   1dcf4:	cmp	r3, r1
   1dcf8:	bne	1dcf0 <__printf_chk@plt+0xcd9c>
   1dcfc:	mov	r2, #10
   1dd00:	mov	r3, #1
   1dd04:	str	r5, [r0]
   1dd08:	str	r2, [r4, #16]
   1dd0c:	str	r3, [r4, #12]
   1dd10:	mov	r0, r4
   1dd14:	pop	{r4, r5, r6, pc}
   1dd18:	mov	r0, r4
   1dd1c:	bl	159b8 <__printf_chk@plt+0x4a64>
   1dd20:	bl	10dec <__cxa_end_cleanup@plt>
   1dd24:	andeq	r9, r2, r4, lsr r3
   1dd28:	push	{r4, r5, r6, lr}
   1dd2c:	mov	r4, r0
   1dd30:	ldr	r3, [r0, #12]
   1dd34:	ldr	r0, [r0, #16]
   1dd38:	mov	r6, r1
   1dd3c:	cmp	r3, r0
   1dd40:	ldr	r5, [r4, #20]
   1dd44:	blt	1dd84 <__printf_chk@plt+0xce30>
   1dd48:	lsl	r3, r0, #1
   1dd4c:	cmn	r3, #-536870910	; 0xe0000002
   1dd50:	str	r3, [r4, #16]
   1dd54:	lslls	r0, r0, #3
   1dd58:	mvnhi	r0, #0
   1dd5c:	bl	10d98 <_Znaj@plt>
   1dd60:	ldr	r2, [r4, #12]
   1dd64:	mov	r1, r5
   1dd68:	lsl	r2, r2, #2
   1dd6c:	str	r0, [r4, #20]
   1dd70:	bl	10e4c <memcpy@plt>
   1dd74:	mov	r0, r5
   1dd78:	bl	10e10 <_ZdaPv@plt>
   1dd7c:	ldr	r5, [r4, #20]
   1dd80:	ldr	r3, [r4, #12]
   1dd84:	add	r2, r3, #1
   1dd88:	str	r2, [r4, #12]
   1dd8c:	str	r6, [r5, r3, lsl #2]
   1dd90:	pop	{r4, r5, r6, pc}
   1dd94:	push	{r4, lr}
   1dd98:	mov	r4, r0
   1dd9c:	bl	15dd0 <__printf_chk@plt+0x4e7c>
   1dda0:	mov	r2, #2
   1dda4:	mov	r3, #0
   1dda8:	mov	r0, r4
   1ddac:	strd	r2, [r4, #12]
   1ddb0:	pop	{r4, pc}
   1ddb4:	str	r1, [r0, #12]
   1ddb8:	bx	lr
   1ddbc:	str	r1, [r0, #16]
   1ddc0:	bx	lr
   1ddc4:	push	{r4, r5, r6, lr}
   1ddc8:	mov	r6, r1
   1ddcc:	ldr	r1, [r0, #12]
   1ddd0:	sub	sp, sp, #8
   1ddd4:	cmp	r1, #2
   1ddd8:	mov	r4, r0
   1dddc:	bhi	1de28 <__printf_chk@plt+0xced4>
   1dde0:	ldr	r2, [pc, #84]	; 1de3c <__printf_chk@plt+0xcee8>
   1dde4:	add	r2, r2, r1
   1dde8:	ldrb	r2, [r2, #148]	; 0x94
   1ddec:	ldr	r5, [pc, #76]	; 1de40 <__printf_chk@plt+0xceec>
   1ddf0:	ldr	r1, [r4, #16]
   1ddf4:	mov	r3, r6
   1ddf8:	str	r1, [sp]
   1ddfc:	ldr	r0, [r5]
   1de00:	ldr	r1, [pc, #60]	; 1de44 <__printf_chk@plt+0xcef0>
   1de04:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1de08:	mov	r0, r4
   1de0c:	ldr	r1, [pc, #52]	; 1de48 <__printf_chk@plt+0xcef4>
   1de10:	bl	160c4 <__printf_chk@plt+0x5170>
   1de14:	ldr	r0, [r5]
   1de18:	ldr	r1, [pc, #44]	; 1de4c <__printf_chk@plt+0xcef8>
   1de1c:	add	sp, sp, #8
   1de20:	pop	{r4, r5, r6, lr}
   1de24:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1de28:	ldr	r1, [pc, #32]	; 1de50 <__printf_chk@plt+0xcefc>
   1de2c:	ldr	r0, [pc, #32]	; 1de54 <__printf_chk@plt+0xcf00>
   1de30:	bl	1ef88 <__printf_chk@plt+0xe034>
   1de34:	mov	r2, #0
   1de38:	b	1ddec <__printf_chk@plt+0xce98>
   1de3c:	andeq	r9, r2, r0, lsr #6
   1de40:	andeq	ip, r3, r8, asr #29
   1de44:	andeq	r9, r2, r0, asr #12
   1de48:	andeq	r9, r2, ip, asr #12
   1de4c:	andeq	r4, r2, r0, ror #18
   1de50:	andeq	r9, r2, r4, lsl #10
   1de54:	andeq	r0, r0, r5, asr r1
   1de58:	add	r0, r0, #12
   1de5c:	ldr	r1, [pc]	; 1de64 <__printf_chk@plt+0xcf10>
   1de60:	b	1ddc4 <__printf_chk@plt+0xce70>
   1de64:	andeq	r5, r2, ip, lsl #7
   1de68:	push	{r4, r5, r6, r7, r8, lr}
   1de6c:	mov	r5, r0
   1de70:	ldr	r6, [pc, #108]	; 1dee4 <__printf_chk@plt+0xcf90>
   1de74:	ldr	r1, [pc, #108]	; 1dee8 <__printf_chk@plt+0xcf94>
   1de78:	ldr	r0, [r6]
   1de7c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1de80:	ldr	r3, [r5, #20]
   1de84:	ldr	r1, [pc, #96]	; 1deec <__printf_chk@plt+0xcf98>
   1de88:	ldr	r0, [r3]
   1de8c:	bl	1ddc4 <__printf_chk@plt+0xce70>
   1de90:	ldr	r3, [r5, #12]
   1de94:	cmp	r3, #1
   1de98:	ble	1ded4 <__printf_chk@plt+0xcf80>
   1de9c:	ldr	r8, [pc, #76]	; 1def0 <__printf_chk@plt+0xcf9c>
   1dea0:	ldr	r7, [pc, #68]	; 1deec <__printf_chk@plt+0xcf98>
   1dea4:	mov	r4, #1
   1dea8:	mov	r1, r8
   1deac:	ldr	r0, [r6]
   1deb0:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1deb4:	ldr	r3, [r5, #20]
   1deb8:	mov	r1, r7
   1debc:	ldr	r0, [r3, r4, lsl #2]
   1dec0:	bl	1ddc4 <__printf_chk@plt+0xce70>
   1dec4:	ldr	r3, [r5, #12]
   1dec8:	add	r4, r4, #1
   1decc:	cmp	r3, r4
   1ded0:	bgt	1dea8 <__printf_chk@plt+0xcf54>
   1ded4:	ldr	r0, [r6]
   1ded8:	ldr	r1, [pc, #20]	; 1def4 <__printf_chk@plt+0xcfa0>
   1dedc:	pop	{r4, r5, r6, r7, r8, lr}
   1dee0:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1dee4:	andeq	ip, r3, r8, asr #29
   1dee8:	andeq	r9, r2, r4, asr r6
   1deec:	andeq	r5, r2, r4, lsl r4
   1def0:	andeq	r8, r2, r0, asr #3
   1def4:	andeq	r4, r2, r0, ror #18
   1def8:	ldr	r3, [pc, #40]	; 1df28 <__printf_chk@plt+0xcfd4>
   1defc:	push	{r4, lr}
   1df00:	mov	r4, r0
   1df04:	str	r3, [r0], #12
   1df08:	bl	15e88 <__printf_chk@plt+0x4f34>
   1df0c:	mov	r0, r4
   1df10:	bl	159b8 <__printf_chk@plt+0x4a64>
   1df14:	mov	r0, r4
   1df18:	pop	{r4, pc}
   1df1c:	mov	r0, r4
   1df20:	bl	159b8 <__printf_chk@plt+0x4a64>
   1df24:	bl	10dec <__cxa_end_cleanup@plt>
   1df28:	andeq	r9, r2, r8, ror r3
   1df2c:	ldr	r3, [pc, #60]	; 1df70 <__printf_chk@plt+0xd01c>
   1df30:	push	{r4, lr}
   1df34:	mov	r4, r0
   1df38:	str	r3, [r0], #12
   1df3c:	bl	15e88 <__printf_chk@plt+0x4f34>
   1df40:	mov	r0, r4
   1df44:	bl	159b8 <__printf_chk@plt+0x4a64>
   1df48:	mov	r0, r4
   1df4c:	bl	20ab0 <_ZdlPv@@Base>
   1df50:	mov	r0, r4
   1df54:	pop	{r4, pc}
   1df58:	mov	r0, r4
   1df5c:	bl	159b8 <__printf_chk@plt+0x4a64>
   1df60:	mov	r0, r4
   1df64:	bl	20ab0 <_ZdlPv@@Base>
   1df68:	bl	10dec <__cxa_end_cleanup@plt>
   1df6c:	b	1df60 <__printf_chk@plt+0xd00c>
   1df70:	andeq	r9, r2, r8, ror r3
   1df74:	bx	lr
   1df78:	push	{r4, lr}
   1df7c:	mov	r4, r0
   1df80:	ldr	r0, [r0, #16]
   1df84:	ldr	r3, [pc, #28]	; 1dfa8 <__printf_chk@plt+0xd054>
   1df88:	cmp	r0, #0
   1df8c:	str	r3, [r4]
   1df90:	beq	1df98 <__printf_chk@plt+0xd044>
   1df94:	bl	10e10 <_ZdaPv@plt>
   1df98:	mov	r0, r4
   1df9c:	bl	15f70 <__printf_chk@plt+0x501c>
   1dfa0:	mov	r0, r4
   1dfa4:	pop	{r4, pc}
   1dfa8:	andeq	r9, r2, r0, ror r6
   1dfac:	push	{r4, lr}
   1dfb0:	mov	r4, r0
   1dfb4:	bl	1df78 <__printf_chk@plt+0xd024>
   1dfb8:	mov	r0, r4
   1dfbc:	bl	20ab0 <_ZdlPv@@Base>
   1dfc0:	mov	r0, r4
   1dfc4:	pop	{r4, pc}
   1dfc8:	mov	r0, r4
   1dfcc:	bl	20ab0 <_ZdlPv@@Base>
   1dfd0:	bl	10dec <__cxa_end_cleanup@plt>
   1dfd4:	ldr	r3, [r0, #12]
   1dfd8:	push	{r4, r5, r6, lr}
   1dfdc:	mov	r4, r0
   1dfe0:	mov	r0, r3
   1dfe4:	ldr	r3, [r3]
   1dfe8:	ldr	r3, [r3, #12]
   1dfec:	blx	r3
   1dff0:	ldr	r3, [r4, #12]
   1dff4:	mov	r5, r0
   1dff8:	mov	r0, r3
   1dffc:	ldr	r3, [r3]
   1e000:	ldr	r3, [r3, #16]
   1e004:	blx	r3
   1e008:	ldr	r3, [r4, #12]
   1e00c:	mov	r0, r3
   1e010:	ldr	r3, [r3]
   1e014:	ldr	r3, [r3, #20]
   1e018:	blx	r3
   1e01c:	ldr	r1, [pc, #252]	; 1e120 <__printf_chk@plt+0xd1cc>
   1e020:	mov	r0, #1
   1e024:	bl	10f54 <__printf_chk@plt>
   1e028:	ldr	r3, [r4, #12]
   1e02c:	mov	r0, r3
   1e030:	ldr	r3, [r3]
   1e034:	ldr	r3, [r3, #24]
   1e038:	blx	r3
   1e03c:	mov	r0, #10
   1e040:	bl	10d8c <putchar@plt>
   1e044:	ldr	r3, [r4, #12]
   1e048:	ldr	r1, [pc, #212]	; 1e124 <__printf_chk@plt+0xd1d0>
   1e04c:	mov	r0, #1
   1e050:	ldr	r2, [r3, #8]
   1e054:	bl	10f54 <__printf_chk@plt>
   1e058:	ldr	r3, [r4, #12]
   1e05c:	ldr	r1, [pc, #196]	; 1e128 <__printf_chk@plt+0xd1d4>
   1e060:	mov	r0, #1
   1e064:	ldr	r2, [r3, #8]
   1e068:	bl	10f54 <__printf_chk@plt>
   1e06c:	ldr	r3, [r4, #12]
   1e070:	ldr	r1, [pc, #180]	; 1e12c <__printf_chk@plt+0xd1d8>
   1e074:	mov	r0, #1
   1e078:	ldr	r2, [r3, #8]
   1e07c:	bl	10f54 <__printf_chk@plt>
   1e080:	ldr	r3, [r4, #12]
   1e084:	ldr	r1, [pc, #164]	; 1e130 <__printf_chk@plt+0xd1dc>
   1e088:	mov	r0, #1
   1e08c:	ldr	r2, [r3, #8]
   1e090:	bl	10f54 <__printf_chk@plt>
   1e094:	ldr	r3, [r4, #12]
   1e098:	ldr	r1, [pc, #148]	; 1e134 <__printf_chk@plt+0xd1e0>
   1e09c:	mov	r0, #1
   1e0a0:	ldr	r2, [r3, #8]
   1e0a4:	bl	10f54 <__printf_chk@plt>
   1e0a8:	ldr	r2, [r4, #16]
   1e0ac:	ldr	r1, [pc, #132]	; 1e138 <__printf_chk@plt+0xd1e4>
   1e0b0:	mov	r0, #1
   1e0b4:	bl	10f54 <__printf_chk@plt>
   1e0b8:	ldr	r2, [r4, #8]
   1e0bc:	ldr	r1, [pc, #120]	; 1e13c <__printf_chk@plt+0xd1e8>
   1e0c0:	mov	r0, #1
   1e0c4:	bl	10f54 <__printf_chk@plt>
   1e0c8:	ldr	r2, [r4, #8]
   1e0cc:	ldr	r1, [pc, #108]	; 1e140 <__printf_chk@plt+0xd1ec>
   1e0d0:	mov	r0, #1
   1e0d4:	bl	10f54 <__printf_chk@plt>
   1e0d8:	ldr	r2, [r4, #8]
   1e0dc:	ldr	r1, [pc, #96]	; 1e144 <__printf_chk@plt+0xd1f0>
   1e0e0:	mov	r0, #1
   1e0e4:	bl	10f54 <__printf_chk@plt>
   1e0e8:	ldr	r2, [r4, #8]
   1e0ec:	ldr	r1, [pc, #84]	; 1e148 <__printf_chk@plt+0xd1f4>
   1e0f0:	mov	r0, #1
   1e0f4:	bl	10f54 <__printf_chk@plt>
   1e0f8:	ldr	r2, [r4, #8]
   1e0fc:	ldr	r1, [pc, #72]	; 1e14c <__printf_chk@plt+0xd1f8>
   1e100:	mov	r0, #1
   1e104:	bl	10f54 <__printf_chk@plt>
   1e108:	ldr	r2, [r4, #8]
   1e10c:	ldr	r1, [pc, #60]	; 1e150 <__printf_chk@plt+0xd1fc>
   1e110:	mov	r0, #1
   1e114:	bl	10f54 <__printf_chk@plt>
   1e118:	mov	r0, r5
   1e11c:	pop	{r4, r5, r6, pc}
   1e120:	andeq	r9, r2, r8, asr #13
   1e124:	ldrdeq	r9, [r2], -r4
   1e128:	andeq	r9, r2, r8, ror #13
   1e12c:	strdeq	r9, [r2], -ip
   1e130:	andeq	r9, r2, r0, lsl r7
   1e134:	andeq	r9, r2, r8, lsr #14
   1e138:	andeq	r9, r2, r0, asr #14
   1e13c:	andeq	r9, r2, r8, asr #14
   1e140:	andeq	r9, r2, r8, asr r7
   1e144:	andeq	r9, r2, ip, ror #14
   1e148:	andeq	r9, r2, r0, lsl #15
   1e14c:	muleq	r2, r4, r7
   1e150:	andeq	r9, r2, ip, lsr #15
   1e154:	push	{r4, r5, r6, lr}
   1e158:	mov	r5, r0
   1e15c:	ldr	r4, [pc, #48]	; 1e194 <__printf_chk@plt+0xd240>
   1e160:	ldr	r1, [pc, #48]	; 1e198 <__printf_chk@plt+0xd244>
   1e164:	ldr	r2, [r0, #16]
   1e168:	ldr	r0, [r4]
   1e16c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1e170:	ldr	r3, [r5, #12]
   1e174:	mov	r0, r3
   1e178:	ldr	r3, [r3]
   1e17c:	ldr	r3, [r3]
   1e180:	blx	r3
   1e184:	ldr	r0, [r4]
   1e188:	ldr	r1, [pc, #12]	; 1e19c <__printf_chk@plt+0xd248>
   1e18c:	pop	{r4, r5, r6, lr}
   1e190:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1e194:	andeq	ip, r3, r8, asr #29
   1e198:	andeq	r9, r2, r4, asr #15
   1e19c:	andeq	r4, r2, r0, ror #18
   1e1a0:	ldr	r3, [pc, #44]	; 1e1d4 <__printf_chk@plt+0xd280>
   1e1a4:	ldr	r3, [r3]
   1e1a8:	cmp	r3, #0
   1e1ac:	beq	1e1c4 <__printf_chk@plt+0xd270>
   1e1b0:	cmp	r3, #1
   1e1b4:	bxne	lr
   1e1b8:	mov	r0, r3
   1e1bc:	ldr	r1, [pc, #20]	; 1e1d8 <__printf_chk@plt+0xd284>
   1e1c0:	b	10f54 <__printf_chk@plt>
   1e1c4:	ldr	r2, [r0, #8]
   1e1c8:	ldr	r1, [pc, #12]	; 1e1dc <__printf_chk@plt+0xd288>
   1e1cc:	mov	r0, #1
   1e1d0:	b	10f54 <__printf_chk@plt>
   1e1d4:	ldrdeq	ip, [r3], -r4
   1e1d8:	andeq	r9, r2, r0, ror #15
   1e1dc:	ldrdeq	r9, [r2], -r4
   1e1e0:	push	{r4, r5, r6, lr}
   1e1e4:	mov	r5, r0
   1e1e8:	mov	r0, #20
   1e1ec:	mov	r6, r1
   1e1f0:	bl	20a60 <_Znwj@@Base>
   1e1f4:	mov	r1, r6
   1e1f8:	mov	r4, r0
   1e1fc:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1e200:	ldr	r3, [pc, #24]	; 1e220 <__printf_chk@plt+0xd2cc>
   1e204:	str	r5, [r4, #16]
   1e208:	str	r3, [r4]
   1e20c:	mov	r0, r4
   1e210:	pop	{r4, r5, r6, pc}
   1e214:	mov	r0, r4
   1e218:	bl	20ab0 <_ZdlPv@@Base>
   1e21c:	bl	10dec <__cxa_end_cleanup@plt>
   1e220:	andeq	r9, r2, r0, ror r6
   1e224:	push	{r4, r5, r6, lr}
   1e228:	mov	r5, r1
   1e22c:	mov	r1, r2
   1e230:	mov	r4, r0
   1e234:	bl	15f34 <__printf_chk@plt+0x4fe0>
   1e238:	ldr	r3, [pc, #12]	; 1e24c <__printf_chk@plt+0xd2f8>
   1e23c:	str	r5, [r4, #16]
   1e240:	str	r3, [r4]
   1e244:	mov	r0, r4
   1e248:	pop	{r4, r5, r6, pc}
   1e24c:	andeq	r9, r2, r0, ror r6
   1e250:	ldr	r3, [pc, #3328]	; 1ef58 <__printf_chk@plt+0xe004>
   1e254:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e258:	sub	sp, sp, #1216	; 0x4c0
   1e25c:	sub	sp, sp, #12
   1e260:	ldr	sl, [pc, #3316]	; 1ef5c <__printf_chk@plt+0xe008>
   1e264:	ldr	r6, [pc, #3316]	; 1ef60 <__printf_chk@plt+0xe00c>
   1e268:	ldr	r1, [r3]
   1e26c:	add	r4, sp, #20
   1e270:	mov	r3, #0
   1e274:	add	r0, r6, #2048	; 0x800
   1e278:	mov	r8, r4
   1e27c:	mov	r7, r3
   1e280:	mvn	r2, #1
   1e284:	add	r5, sp, #420	; 0x1a4
   1e288:	str	r1, [sp, #1220]	; 0x4c4
   1e28c:	str	r3, [sp, #8]
   1e290:	add	r1, r0, #8
   1e294:	strh	r3, [sp, #20]
   1e298:	str	r3, [sl]
   1e29c:	mov	r3, #200	; 0xc8
   1e2a0:	str	r1, [sp, #12]
   1e2a4:	str	r2, [sl, #4]
   1e2a8:	str	r5, [sp, #4]
   1e2ac:	str	r3, [sp]
   1e2b0:	lsl	r3, r7, #1
   1e2b4:	ldrsh	r9, [r6, r3]
   1e2b8:	cmn	r9, #76	; 0x4c
   1e2bc:	mov	fp, r9
   1e2c0:	beq	1e440 <__printf_chk@plt+0xd4ec>
   1e2c4:	ldr	r0, [sl, #4]
   1e2c8:	cmn	r0, #2
   1e2cc:	beq	1e6c0 <__printf_chk@plt+0xd76c>
   1e2d0:	cmp	r0, #0
   1e2d4:	movle	r3, #0
   1e2d8:	strle	r3, [sl, #4]
   1e2dc:	ble	1e2f8 <__printf_chk@plt+0xd3a4>
   1e2e0:	cmp	r0, #316	; 0x13c
   1e2e4:	addlt	r0, r6, r0
   1e2e8:	addge	fp, r9, #2
   1e2ec:	ldrblt	r3, [r0, #284]	; 0x11c
   1e2f0:	movge	r3, #2
   1e2f4:	addlt	fp, r9, r3
   1e2f8:	cmp	fp, #380	; 0x17c
   1e2fc:	bcs	1e440 <__printf_chk@plt+0xd4ec>
   1e300:	ldr	r1, [pc, #3164]	; 1ef64 <__printf_chk@plt+0xe010>
   1e304:	lsl	r2, fp, #1
   1e308:	ldrsh	r2, [r1, r2]
   1e30c:	cmp	r2, r3
   1e310:	bne	1e440 <__printf_chk@plt+0xd4ec>
   1e314:	add	fp, r6, fp
   1e318:	ldrb	r7, [fp, #1360]	; 0x550
   1e31c:	cmp	r7, #0
   1e320:	beq	1e678 <__printf_chk@plt+0xd724>
   1e324:	ldr	r3, [sp, #8]
   1e328:	ldr	r2, [sl, #8]
   1e32c:	cmp	r3, #0
   1e330:	subne	r3, r3, #1
   1e334:	str	r2, [r5, #4]
   1e338:	add	r5, r5, #4
   1e33c:	sxth	r2, r7
   1e340:	strne	r3, [sp, #8]
   1e344:	mvn	r3, #1
   1e348:	str	r3, [sl, #4]
   1e34c:	ldr	r1, [sp]
   1e350:	strh	r2, [r4, #2]
   1e354:	sub	r3, r1, #-2147483647	; 0x80000001
   1e358:	add	r4, r4, #2
   1e35c:	lsl	r3, r3, #1
   1e360:	add	r2, r8, r3
   1e364:	cmp	r4, r2
   1e368:	bcc	1e42c <__printf_chk@plt+0xd4d8>
   1e36c:	sub	r5, r4, r8
   1e370:	ldr	r2, [pc, #3056]	; 1ef68 <__printf_chk@plt+0xe014>
   1e374:	asr	r5, r5, #1
   1e378:	cmp	r1, r2
   1e37c:	add	r5, r5, #1
   1e380:	bhi	1e6f4 <__printf_chk@plt+0xd7a0>
   1e384:	add	r3, r3, #2
   1e388:	add	r2, r2, #1
   1e38c:	cmp	r3, r2
   1e390:	movcs	r3, r2
   1e394:	str	r3, [sp]
   1e398:	lsl	r9, r3, #1
   1e39c:	add	r0, r9, r3
   1e3a0:	lsl	r0, r0, #1
   1e3a4:	add	r0, r0, #3
   1e3a8:	bl	10e58 <malloc@plt>
   1e3ac:	subs	fp, r0, #0
   1e3b0:	beq	1e6f4 <__printf_chk@plt+0xd7a0>
   1e3b4:	lsl	r4, r5, #1
   1e3b8:	mov	r2, r4
   1e3bc:	mov	r1, r8
   1e3c0:	bl	10e4c <memcpy@plt>
   1e3c4:	add	r3, r9, #3
   1e3c8:	bic	r3, r3, #3
   1e3cc:	add	r3, fp, r3
   1e3d0:	lsl	r5, r5, #2
   1e3d4:	mov	r0, r3
   1e3d8:	mov	r2, r5
   1e3dc:	ldr	r1, [sp, #4]
   1e3e0:	bl	10e4c <memcpy@plt>
   1e3e4:	add	r2, sp, #20
   1e3e8:	cmp	r8, r2
   1e3ec:	mov	r3, r0
   1e3f0:	beq	1e404 <__printf_chk@plt+0xd4b0>
   1e3f4:	str	r0, [sp, #4]
   1e3f8:	mov	r0, r8
   1e3fc:	bl	10d38 <free@plt>
   1e400:	ldr	r3, [sp, #4]
   1e404:	sub	r4, r4, #2
   1e408:	sub	r9, r9, #2
   1e40c:	add	r4, fp, r4
   1e410:	add	r9, fp, r9
   1e414:	sub	r5, r5, #4
   1e418:	cmp	r4, r9
   1e41c:	add	r5, r3, r5
   1e420:	bcs	1eeb0 <__printf_chk@plt+0xdf5c>
   1e424:	mov	r8, fp
   1e428:	str	r3, [sp, #4]
   1e42c:	cmp	r7, #72	; 0x48
   1e430:	bne	1e2b0 <__printf_chk@plt+0xd35c>
   1e434:	mov	r4, r8
   1e438:	mov	r5, #0
   1e43c:	b	1e634 <__printf_chk@plt+0xd6e0>
   1e440:	add	r7, r6, r7
   1e444:	ldrb	r3, [r7, #1740]	; 0x6cc
   1e448:	cmp	r3, #0
   1e44c:	bne	1e4ec <__printf_chk@plt+0xd598>
   1e450:	ldr	r3, [sp, #8]
   1e454:	cmp	r3, #0
   1e458:	beq	1e6cc <__printf_chk@plt+0xd778>
   1e45c:	ldr	r3, [sp, #8]
   1e460:	cmp	r3, #3
   1e464:	bne	1e478 <__printf_chk@plt+0xd524>
   1e468:	ldr	r3, [sl, #4]
   1e46c:	cmp	r3, #0
   1e470:	bgt	1e66c <__printf_chk@plt+0xd718>
   1e474:	beq	1eea4 <__printf_chk@plt+0xdf50>
   1e478:	ldr	r2, [pc, #2796]	; 1ef6c <__printf_chk@plt+0xe018>
   1e47c:	b	1e498 <__printf_chk@plt+0xd544>
   1e480:	cmp	r4, r8
   1e484:	beq	1e630 <__printf_chk@plt+0xd6dc>
   1e488:	ldrsh	r3, [r4, #-2]!
   1e48c:	sub	r5, r5, #4
   1e490:	lsl	r3, r3, #1
   1e494:	ldrsh	r9, [r6, r3]
   1e498:	cmn	r9, #76	; 0x4c
   1e49c:	beq	1e480 <__printf_chk@plt+0xd52c>
   1e4a0:	add	r9, r9, #1
   1e4a4:	cmp	r9, r2
   1e4a8:	bhi	1e480 <__printf_chk@plt+0xd52c>
   1e4ac:	ldr	r1, [pc, #2736]	; 1ef64 <__printf_chk@plt+0xe010>
   1e4b0:	lsl	r3, r9, #1
   1e4b4:	ldrsh	r3, [r1, r3]
   1e4b8:	cmp	r3, #1
   1e4bc:	bne	1e480 <__printf_chk@plt+0xd52c>
   1e4c0:	add	r9, r6, r9
   1e4c4:	ldrb	r7, [r9, #1360]	; 0x550
   1e4c8:	cmp	r7, #0
   1e4cc:	beq	1e480 <__printf_chk@plt+0xd52c>
   1e4d0:	ldr	r3, [sl, #8]
   1e4d4:	sxth	r2, r7
   1e4d8:	str	r3, [r5, #4]
   1e4dc:	mov	r3, #3
   1e4e0:	add	r5, r5, #4
   1e4e4:	str	r3, [sp, #8]
   1e4e8:	b	1e34c <__printf_chk@plt+0xd3f8>
   1e4ec:	add	r1, r6, r3
   1e4f0:	sub	r2, r3, #3
   1e4f4:	ldrb	r1, [r1, #1884]	; 0x75c
   1e4f8:	rsb	r0, r1, #1
   1e4fc:	ldr	r9, [r5, r0, lsl #2]
   1e500:	cmp	r2, #72	; 0x48
   1e504:	ldrls	pc, [pc, r2, lsl #2]
   1e508:	b	1ef24 <__printf_chk@plt+0xdfd0>
   1e50c:	andeq	lr, r1, r8, asr ip
   1e510:	andeq	lr, r1, r8, ror #22
   1e514:	andeq	lr, r1, r8, lsr #25
   1e518:	muleq	r1, r4, ip
   1e51c:	andeq	lr, r1, r8, ror ip
   1e520:	andeq	lr, r1, ip, asr #22
   1e524:	andeq	lr, r1, r4, asr #24
   1e528:	andeq	lr, r1, r8, lsr ip
   1e52c:	andeq	lr, r1, r0, lsl ip
   1e530:	andeq	lr, r1, r8, ror #23
   1e534:	andeq	lr, r1, ip, lsr #23
   1e538:	muleq	r1, r8, fp
   1e53c:	andeq	lr, r1, ip, ror fp
   1e540:	andeq	lr, r1, r0, lsl #15
   1e544:	andeq	lr, r1, ip, asr r7
   1e548:	strdeq	lr, [r1], -r4
   1e54c:	andeq	lr, r1, ip, asr #15
   1e550:			; <UNDEFINED> instruction: 0x0001e7b8
   1e554:	muleq	r1, r0, r7
   1e558:	andeq	lr, r1, r4, ror #26
   1e55c:			; <UNDEFINED> instruction: 0x0001edb0
   1e560:	strdeq	lr, [r1], -r8
   1e564:	andeq	lr, r1, r4, ror lr
   1e568:	andeq	lr, r1, r4, lsr lr
   1e56c:	andeq	lr, r1, r0, ror #28
   1e570:	andeq	lr, r1, r0, lsr #26
   1e574:	muleq	r1, r0, lr
   1e578:	andeq	lr, r1, ip, asr #26
   1e57c:	andeq	lr, r1, r8, lsl #14
   1e580:	andeq	lr, r1, ip, lsr #21
   1e584:	andeq	lr, r1, r4, lsr #21
   1e588:	andeq	lr, r1, r8, lsl #14
   1e58c:	andeq	lr, r1, ip, lsl #21
   1e590:	andeq	lr, r1, ip, lsl #27
   1e594:	andeq	lr, r1, r4, lsr r9
   1e598:	andeq	lr, r1, ip, asr #18
   1e59c:	ldrdeq	lr, [r1], -r0
   1e5a0:	andeq	lr, r1, r0, lsr #19
   1e5a4:	muleq	r1, r0, r9
   1e5a8:	andeq	lr, r1, r0, lsl #19
   1e5ac:	andeq	lr, r1, r8, asr r9
   1e5b0:	strdeq	lr, [r1], -r4
   1e5b4:	andeq	lr, r1, ip, asr #27
   1e5b8:	andeq	lr, r1, ip, lsl lr
   1e5bc:	andeq	lr, r1, r4, lsr sp
   1e5c0:	andeq	lr, r1, r0, ror #25
   1e5c4:	andeq	lr, r1, r4, lsr fp
   1e5c8:	andeq	lr, r1, r8, lsl fp
   1e5cc:	andeq	lr, r1, r0, lsl #22
   1e5d0:			; <UNDEFINED> instruction: 0x0001e8b4
   1e5d4:	muleq	r1, r0, r8
   1e5d8:	andeq	lr, r1, r8, ror #16
   1e5dc:	andeq	lr, r1, r8, asr #16
   1e5e0:	andeq	lr, r1, r8, lsl #16
   1e5e4:	andeq	lr, r1, ip, lsr #20
   1e5e8:	andeq	lr, r1, ip, lsl #20
   1e5ec:	strdeq	lr, [r1], -r4
   1e5f0:	ldrdeq	lr, [r1], -ip
   1e5f4:			; <UNDEFINED> instruction: 0x0001eab4
   1e5f8:	ldrdeq	lr, [r1], -r4
   1e5fc:	andeq	lr, r1, ip, lsr #19
   1e600:	andeq	lr, r1, ip, ror #20
   1e604:	andeq	lr, r1, r4, asr sl
   1e608:	andeq	lr, r1, r8, lsl #18
   1e60c:	andeq	lr, r1, r8, lsr #14
   1e610:	andeq	lr, r1, r0, ror #17
   1e614:	andeq	lr, r1, r4, asr #18
   1e618:	andeq	lr, r1, r8, lsr #14
   1e61c:	andeq	lr, r1, r8, asr #14
   1e620:	andeq	lr, r1, r8, asr #14
   1e624:	andeq	lr, r1, ip, asr #28
   1e628:	andeq	lr, r1, ip, lsr #18
   1e62c:	andeq	lr, r1, r8, ror #17
   1e630:	mov	r5, #1
   1e634:	add	r3, sp, #20
   1e638:	cmp	r4, r3
   1e63c:	beq	1e648 <__printf_chk@plt+0xd6f4>
   1e640:	mov	r0, r4
   1e644:	bl	10d38 <free@plt>
   1e648:	ldr	r3, [pc, #2312]	; 1ef58 <__printf_chk@plt+0xe004>
   1e64c:	ldr	r2, [sp, #1220]	; 0x4c4
   1e650:	mov	r0, r5
   1e654:	ldr	r3, [r3]
   1e658:	cmp	r2, r3
   1e65c:	bne	1eed4 <__printf_chk@plt+0xdf80>
   1e660:	add	sp, sp, #1216	; 0x4c0
   1e664:	add	sp, sp, #12
   1e668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e66c:	mvn	r3, #1
   1e670:	str	r3, [sl, #4]
   1e674:	b	1e478 <__printf_chk@plt+0xd524>
   1e678:	ldr	r9, [r5, #4]
   1e67c:	mvn	r3, #65	; 0x41
   1e680:	ldrsh	r2, [r4]
   1e684:	add	r5, r5, #4
   1e688:	str	r9, [r5]
   1e68c:	add	r7, r2, r7
   1e690:	cmp	r7, #380	; 0x17c
   1e694:	bcs	1e6ac <__printf_chk@plt+0xd758>
   1e698:	ldr	r0, [pc, #2244]	; 1ef64 <__printf_chk@plt+0xe010>
   1e69c:	lsl	r1, r7, #1
   1e6a0:	ldrsh	r1, [r0, r1]
   1e6a4:	cmp	r1, r2
   1e6a8:	beq	1e6e4 <__printf_chk@plt+0xd790>
   1e6ac:	ldr	r2, [sp, #12]
   1e6b0:	lsl	r3, r3, #1
   1e6b4:	ldrsh	r2, [r2, r3]
   1e6b8:	mov	r7, r2
   1e6bc:	b	1e34c <__printf_chk@plt+0xd3f8>
   1e6c0:	bl	14e9c <__printf_chk@plt+0x3f48>
   1e6c4:	str	r0, [sl, #4]
   1e6c8:	b	1e2d0 <__printf_chk@plt+0xd37c>
   1e6cc:	ldr	r3, [sl]
   1e6d0:	ldr	r0, [pc, #2200]	; 1ef70 <__printf_chk@plt+0xe01c>
   1e6d4:	add	r3, r3, #1
   1e6d8:	str	r3, [sl]
   1e6dc:	bl	1503c <__printf_chk@plt+0x40e8>
   1e6e0:	b	1e478 <__printf_chk@plt+0xd524>
   1e6e4:	add	r7, r6, r7
   1e6e8:	ldrb	r7, [r7, #1360]	; 0x550
   1e6ec:	sxth	r2, r7
   1e6f0:	b	1e34c <__printf_chk@plt+0xd3f8>
   1e6f4:	ldr	r0, [pc, #2168]	; 1ef74 <__printf_chk@plt+0xe020>
   1e6f8:	mov	r4, r8
   1e6fc:	bl	1503c <__printf_chk@plt+0x40e8>
   1e700:	mov	r5, #2
   1e704:	b	1e634 <__printf_chk@plt+0xd6e0>
   1e708:	mov	r1, #2
   1e70c:	ldr	r9, [r5], #-8
   1e710:	mov	r7, #46	; 0x2e
   1e714:	add	r0, r9, #12
   1e718:	bl	1ddb4 <__printf_chk@plt+0xce60>
   1e71c:	sub	r4, r4, #4
   1e720:	mov	r3, #8
   1e724:	b	1e680 <__printf_chk@plt+0xd72c>
   1e728:	mov	r1, #2
   1e72c:	ldr	r0, [r5], #-8
   1e730:	mvn	r7, #3
   1e734:	mov	r9, r0
   1e738:	add	r4, r4, r7
   1e73c:	bl	1ddb4 <__printf_chk@plt+0xce60>
   1e740:	mov	r3, #15
   1e744:	b	1e680 <__printf_chk@plt+0xd72c>
   1e748:	sub	r4, r4, #2
   1e74c:	ldr	r9, [r5], #-4
   1e750:	mov	r3, #16
   1e754:	mvn	r7, #0
   1e758:	b	1e680 <__printf_chk@plt+0xd72c>
   1e75c:	ldr	r1, [r5]
   1e760:	ldr	r0, [r5, #-8]
   1e764:	bl	17de4 <__printf_chk@plt+0x6e90>
   1e768:	mov	r9, r0
   1e76c:	sub	r5, r5, #12
   1e770:	sub	r4, r4, #6
   1e774:	mov	r3, #5
   1e778:	mov	r7, #1
   1e77c:	b	1e680 <__printf_chk@plt+0xd72c>
   1e780:	ldr	r1, [r5]
   1e784:	ldr	r0, [r5, #-8]
   1e788:	bl	17d90 <__printf_chk@plt+0x6e3c>
   1e78c:	b	1e768 <__printf_chk@plt+0xd814>
   1e790:	ldr	r1, [r5]
   1e794:	ldr	r0, [r5, #-8]
   1e798:	mov	r2, #0
   1e79c:	bl	19f98 <__printf_chk@plt+0x9044>
   1e7a0:	sub	r5, r5, #12
   1e7a4:	sub	r4, r4, #6
   1e7a8:	mov	r3, #7
   1e7ac:	mvn	r7, #12
   1e7b0:	mov	r9, r0
   1e7b4:	b	1e680 <__printf_chk@plt+0xd72c>
   1e7b8:	sub	r4, r4, #2
   1e7bc:	ldr	r9, [r5], #-4
   1e7c0:	mov	r3, #7
   1e7c4:	mvn	r7, #12
   1e7c8:	b	1e680 <__printf_chk@plt+0xd72c>
   1e7cc:	ldr	r2, [r5]
   1e7d0:	ldr	r0, [r5, #-8]
   1e7d4:	mov	r1, #0
   1e7d8:	bl	19f98 <__printf_chk@plt+0x9044>
   1e7dc:	sub	r5, r5, #12
   1e7e0:	sub	r4, r4, #6
   1e7e4:	mov	r3, #6
   1e7e8:	mvn	r7, #66	; 0x42
   1e7ec:	mov	r9, r0
   1e7f0:	b	1e680 <__printf_chk@plt+0xd72c>
   1e7f4:	sub	r4, r4, #2
   1e7f8:	ldr	r9, [r5], #-4
   1e7fc:	mov	r3, #6
   1e800:	mvn	r7, #66	; 0x42
   1e804:	b	1e680 <__printf_chk@plt+0xd72c>
   1e808:	ldr	r7, [r5]
   1e80c:	add	r2, sp, #16
   1e810:	mov	r0, r7
   1e814:	ldr	r1, [pc, #1884]	; 1ef78 <__printf_chk@plt+0xe024>
   1e818:	bl	10ed0 <sscanf@plt>
   1e81c:	cmp	r0, #1
   1e820:	ldreq	r9, [sp, #16]
   1e824:	cmp	r7, #0
   1e828:	beq	1e834 <__printf_chk@plt+0xd8e0>
   1e82c:	mov	r0, r7
   1e830:	bl	10e10 <_ZdaPv@plt>
   1e834:	sub	r5, r5, #4
   1e838:	sub	r4, r4, #2
   1e83c:	mov	r3, #9
   1e840:	mvn	r7, #6
   1e844:	b	1e680 <__printf_chk@plt+0xd72c>
   1e848:	ldrd	r0, [r5, #-4]
   1e84c:	bl	1e1e0 <__printf_chk@plt+0xd28c>
   1e850:	mov	r9, r0
   1e854:	sub	r5, r5, #12
   1e858:	sub	r4, r4, #6
   1e85c:	mov	r3, #8
   1e860:	mov	r7, #46	; 0x2e
   1e864:	b	1e680 <__printf_chk@plt+0xd72c>
   1e868:	mov	r0, #16
   1e86c:	bl	20a60 <_Znwj@@Base>
   1e870:	ldr	r1, [r5]
   1e874:	mov	r9, r0
   1e878:	bl	1bee4 <__printf_chk@plt+0xaf90>
   1e87c:	sub	r5, r5, #8
   1e880:	sub	r4, r4, #4
   1e884:	mov	r3, #8
   1e888:	mov	r7, #46	; 0x2e
   1e88c:	b	1e680 <__printf_chk@plt+0xd72c>
   1e890:	ldr	r0, [r5]
   1e894:	ldr	r1, [r5, #-4]
   1e898:	mov	r9, r0
   1e89c:	sub	r5, r5, #12
   1e8a0:	bl	18ae8 <__printf_chk@plt+0x7b94>
   1e8a4:	sub	r4, r4, #6
   1e8a8:	mov	r3, #8
   1e8ac:	mov	r7, #46	; 0x2e
   1e8b0:	b	1e680 <__printf_chk@plt+0xd72c>
   1e8b4:	mov	r0, #20
   1e8b8:	bl	20a60 <_Znwj@@Base>
   1e8bc:	ldmda	r5, {r1, r2}
   1e8c0:	rsb	r1, r1, #0
   1e8c4:	mov	r9, r0
   1e8c8:	bl	1be8c <__printf_chk@plt+0xaf38>
   1e8cc:	b	1e854 <__printf_chk@plt+0xd900>
   1e8d0:	ldr	r0, [r5, #-4]
   1e8d4:	bl	1bd4c <__printf_chk@plt+0xadf8>
   1e8d8:	mov	r9, r0
   1e8dc:	b	1e87c <__printf_chk@plt+0xd928>
   1e8e0:	mov	r1, #0
   1e8e4:	b	1e72c <__printf_chk@plt+0xd7d8>
   1e8e8:	ldr	r0, [pc, #1676]	; 1ef7c <__printf_chk@plt+0xe028>
   1e8ec:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   1e8f0:	sub	r5, r5, #4
   1e8f4:	sub	r4, r4, #2
   1e8f8:	mov	r3, #17
   1e8fc:	mvn	r7, #28
   1e900:	mov	r9, r0
   1e904:	b	1e680 <__printf_chk@plt+0xd72c>
   1e908:	ldr	r0, [r5, #-4]
   1e90c:	ldr	r1, [r5, #-12]
   1e910:	mov	r9, r0
   1e914:	sub	r5, r5, #16
   1e918:	bl	1ddbc <__printf_chk@plt+0xce68>
   1e91c:	sub	r4, r4, #8
   1e920:	mov	r3, #14
   1e924:	mov	r7, #22
   1e928:	b	1e680 <__printf_chk@plt+0xd72c>
   1e92c:	ldr	r0, [pc, #1612]	; 1ef80 <__printf_chk@plt+0xe02c>
   1e930:	b	1e8ec <__printf_chk@plt+0xd998>
   1e934:	mov	r2, #0
   1e938:	ldrd	r0, [r5, #-4]
   1e93c:	bl	1c96c <__printf_chk@plt+0xba18>
   1e940:	b	1e850 <__printf_chk@plt+0xd8fc>
   1e944:	mov	r1, #1
   1e948:	b	1e72c <__printf_chk@plt+0xd7d8>
   1e94c:	ldr	r0, [r5, #-4]
   1e950:	bl	1bbf8 <__printf_chk@plt+0xaca4>
   1e954:	b	1e8d8 <__printf_chk@plt+0xd984>
   1e958:	bl	15718 <__printf_chk@plt+0x47c4>
   1e95c:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   1e960:	mov	r7, r0
   1e964:	mov	r0, #20
   1e968:	bl	20a60 <_Znwj@@Base>
   1e96c:	mov	r1, r7
   1e970:	ldr	r2, [r5]
   1e974:	mov	r9, r0
   1e978:	bl	1be40 <__printf_chk@plt+0xaeec>
   1e97c:	b	1e87c <__printf_chk@plt+0xd928>
   1e980:	ldr	r1, [r5]
   1e984:	ldr	r0, [r5, #-8]
   1e988:	bl	1bcc0 <__printf_chk@plt+0xad6c>
   1e98c:	b	1e850 <__printf_chk@plt+0xd8fc>
   1e990:	ldr	r1, [r5]
   1e994:	ldr	r0, [r5, #-8]
   1e998:	bl	1bb6c <__printf_chk@plt+0xac18>
   1e99c:	b	1e850 <__printf_chk@plt+0xd8fc>
   1e9a0:	ldr	r0, [r5, #-4]
   1e9a4:	bl	18c98 <__printf_chk@plt+0x7d44>
   1e9a8:	b	1e8d8 <__printf_chk@plt+0xd984>
   1e9ac:	mov	r0, #20
   1e9b0:	bl	20a60 <_Znwj@@Base>
   1e9b4:	ldr	r1, [r5]
   1e9b8:	mov	r9, r0
   1e9bc:	bl	1dd94 <__printf_chk@plt+0xce40>
   1e9c0:	sub	r5, r5, #4
   1e9c4:	sub	r4, r4, #2
   1e9c8:	mov	r3, #13
   1e9cc:	mvn	r7, #46	; 0x2e
   1e9d0:	b	1e680 <__printf_chk@plt+0xd72c>
   1e9d4:	ldr	r9, [r5, #-4]
   1e9d8:	ldr	r1, [r5], #-8
   1e9dc:	mov	r0, r9
   1e9e0:	bl	1dd28 <__printf_chk@plt+0xcdd4>
   1e9e4:	sub	r4, r4, #4
   1e9e8:	mov	r3, #12
   1e9ec:	mvn	r7, #75	; 0x4b
   1e9f0:	b	1e680 <__printf_chk@plt+0xd72c>
   1e9f4:	ldr	r9, [r5, #-4]
   1e9f8:	sub	r4, r4, #6
   1e9fc:	sub	r5, r5, #12
   1ea00:	mov	r3, #11
   1ea04:	mov	r7, #13
   1ea08:	b	1e680 <__printf_chk@plt+0xd72c>
   1ea0c:	ldr	r9, [r5, #-8]
   1ea10:	ldr	r1, [r5], #-12
   1ea14:	add	r0, r9, #12
   1ea18:	bl	15e1c <__printf_chk@plt+0x4ec8>
   1ea1c:	sub	r4, r4, #6
   1ea20:	mov	r3, #10
   1ea24:	mov	r7, #9
   1ea28:	b	1e680 <__printf_chk@plt+0xd72c>
   1ea2c:	mov	r0, #32
   1ea30:	bl	20a60 <_Znwj@@Base>
   1ea34:	ldr	r1, [r5]
   1ea38:	mov	r9, r0
   1ea3c:	bl	1dc78 <__printf_chk@plt+0xcd24>
   1ea40:	sub	r5, r5, #4
   1ea44:	sub	r4, r4, #2
   1ea48:	mov	r3, #10
   1ea4c:	mov	r7, #9
   1ea50:	b	1e680 <__printf_chk@plt+0xd72c>
   1ea54:	ldr	r9, [r5, #-4]
   1ea58:	sub	r4, r4, #6
   1ea5c:	sub	r5, r5, #12
   1ea60:	mov	r3, #14
   1ea64:	mov	r7, #22
   1ea68:	b	1e680 <__printf_chk@plt+0xd72c>
   1ea6c:	ldr	r9, [r5, #-8]
   1ea70:	ldr	r1, [r5], #-12
   1ea74:	mov	r0, r9
   1ea78:	bl	15e1c <__printf_chk@plt+0x4ec8>
   1ea7c:	sub	r4, r4, #6
   1ea80:	mov	r3, #13
   1ea84:	mvn	r7, #46	; 0x2e
   1ea88:	b	1e680 <__printf_chk@plt+0xd72c>
   1ea8c:	ldr	r9, [r5, #-4]
   1ea90:	sub	r4, r4, #8
   1ea94:	sub	r5, r5, #16
   1ea98:	mov	r3, #8
   1ea9c:	mov	r7, #46	; 0x2e
   1eaa0:	b	1e680 <__printf_chk@plt+0xd72c>
   1eaa4:	mov	r1, #1
   1eaa8:	b	1e70c <__printf_chk@plt+0xd7b8>
   1eaac:	mov	r1, #0
   1eab0:	b	1e70c <__printf_chk@plt+0xd7b8>
   1eab4:	mov	r0, #24
   1eab8:	bl	20a60 <_Znwj@@Base>
   1eabc:	ldr	r1, [r5]
   1eac0:	mov	r9, r0
   1eac4:	bl	1dcc0 <__printf_chk@plt+0xcd6c>
   1eac8:	sub	r5, r5, #4
   1eacc:	sub	r4, r4, #2
   1ead0:	mov	r3, #12
   1ead4:	mvn	r7, #75	; 0x4b
   1ead8:	b	1e680 <__printf_chk@plt+0xd72c>
   1eadc:	ldr	r9, [r5, #-4]
   1eae0:	ldr	r1, [r5, #-12]
   1eae4:	add	r0, r9, #12
   1eae8:	bl	1ddbc <__printf_chk@plt+0xce68>
   1eaec:	sub	r5, r5, #16
   1eaf0:	sub	r4, r4, #8
   1eaf4:	mov	r3, #11
   1eaf8:	mov	r7, #13
   1eafc:	b	1e680 <__printf_chk@plt+0xd72c>
   1eb00:	mov	r0, #20
   1eb04:	bl	20a60 <_Znwj@@Base>
   1eb08:	ldmda	r5, {r1, r2}
   1eb0c:	mov	r9, r0
   1eb10:	bl	1be8c <__printf_chk@plt+0xaf38>
   1eb14:	b	1e854 <__printf_chk@plt+0xd900>
   1eb18:	mov	r0, #20
   1eb1c:	bl	20a60 <_Znwj@@Base>
   1eb20:	ldmda	r5, {r1, r2}
   1eb24:	rsb	r1, r1, #0
   1eb28:	mov	r9, r0
   1eb2c:	bl	1beb8 <__printf_chk@plt+0xaf64>
   1eb30:	b	1e854 <__printf_chk@plt+0xd900>
   1eb34:	mov	r0, #20
   1eb38:	bl	20a60 <_Znwj@@Base>
   1eb3c:	ldmda	r5, {r1, r2}
   1eb40:	mov	r9, r0
   1eb44:	bl	1beb8 <__printf_chk@plt+0xaf64>
   1eb48:	b	1e854 <__printf_chk@plt+0xd900>
   1eb4c:	ldr	r0, [r5], #-8
   1eb50:	bl	1a2d0 <__printf_chk@plt+0x937c>
   1eb54:	mvn	r7, #16
   1eb58:	sub	r4, r4, #4
   1eb5c:	mov	r3, #3
   1eb60:	mov	r9, r0
   1eb64:	b	1e680 <__printf_chk@plt+0xd72c>
   1eb68:	sub	r4, r4, #2
   1eb6c:	ldr	r9, [r5], #-4
   1eb70:	mov	r3, #2
   1eb74:	mov	r7, #0
   1eb78:	b	1e680 <__printf_chk@plt+0xd72c>
   1eb7c:	ldr	r0, [r5], #-8
   1eb80:	bl	1ce74 <__printf_chk@plt+0xbf20>
   1eb84:	mov	r7, #1
   1eb88:	sub	r4, r4, #4
   1eb8c:	mov	r3, #5
   1eb90:	mov	r9, r0
   1eb94:	b	1e680 <__printf_chk@plt+0xd72c>
   1eb98:	sub	r4, r4, #2
   1eb9c:	ldr	r9, [r5], #-4
   1eba0:	mov	r3, #5
   1eba4:	mov	r7, #1
   1eba8:	b	1e680 <__printf_chk@plt+0xd72c>
   1ebac:	ldr	r1, [r5]
   1ebb0:	mov	r2, #0
   1ebb4:	ldr	r0, [r5, #-8]
   1ebb8:	ldr	r9, [r5, #-16]
   1ebbc:	bl	16a8c <__printf_chk@plt+0x5b38>
   1ebc0:	mov	r2, #0
   1ebc4:	sub	r5, r5, #20
   1ebc8:	mvn	r7, #74	; 0x4a
   1ebcc:	sub	r4, r4, #10
   1ebd0:	mov	r1, r0
   1ebd4:	mov	r0, r9
   1ebd8:	bl	16a8c <__printf_chk@plt+0x5b38>
   1ebdc:	mov	r3, #4
   1ebe0:	mov	r9, r0
   1ebe4:	b	1e680 <__printf_chk@plt+0xd72c>
   1ebe8:	ldr	r2, [r5]
   1ebec:	ldr	r1, [r5, #-8]
   1ebf0:	ldr	r0, [r5, #-16]
   1ebf4:	bl	16a8c <__printf_chk@plt+0x5b38>
   1ebf8:	sub	r5, r5, #20
   1ebfc:	sub	r4, r4, #10
   1ec00:	mov	r3, #4
   1ec04:	mvn	r7, #74	; 0x4a
   1ec08:	mov	r9, r0
   1ec0c:	b	1e680 <__printf_chk@plt+0xd72c>
   1ec10:	ldr	r1, [r5]
   1ec14:	mov	r2, #0
   1ec18:	ldr	r0, [r5, #-8]
   1ec1c:	bl	16a8c <__printf_chk@plt+0x5b38>
   1ec20:	sub	r5, r5, #12
   1ec24:	sub	r4, r4, #6
   1ec28:	mov	r3, #4
   1ec2c:	mvn	r7, #74	; 0x4a
   1ec30:	mov	r9, r0
   1ec34:	b	1e680 <__printf_chk@plt+0xd72c>
   1ec38:	ldr	r2, [r5]
   1ec3c:	mov	r1, #0
   1ec40:	b	1ec18 <__printf_chk@plt+0xdcc4>
   1ec44:	sub	r4, r4, #2
   1ec48:	ldr	r9, [r5], #-4
   1ec4c:	mov	r3, #4
   1ec50:	mvn	r7, #74	; 0x4a
   1ec54:	b	1e680 <__printf_chk@plt+0xd72c>
   1ec58:	ldr	r0, [r5], #-4
   1ec5c:	bl	15a8c <__printf_chk@plt+0x4b38>
   1ec60:	ldr	r2, [pc, #796]	; 1ef84 <__printf_chk@plt+0xe030>
   1ec64:	mov	r3, #1
   1ec68:	mvn	r7, #75	; 0x4b
   1ec6c:	sub	r4, r4, #2
   1ec70:	str	r3, [r2]
   1ec74:	b	1e680 <__printf_chk@plt+0xd72c>
   1ec78:	ldr	r0, [r5], #-8
   1ec7c:	bl	1a248 <__printf_chk@plt+0x92f4>
   1ec80:	mvn	r7, #16
   1ec84:	sub	r4, r4, #4
   1ec88:	mov	r3, #3
   1ec8c:	mov	r9, r0
   1ec90:	b	1e680 <__printf_chk@plt+0xd72c>
   1ec94:	sub	r4, r4, #2
   1ec98:	ldr	r9, [r5], #-4
   1ec9c:	mov	r3, #3
   1eca0:	mvn	r7, #16
   1eca4:	b	1e680 <__printf_chk@plt+0xd72c>
   1eca8:	ldr	r7, [r5, #-4]
   1ecac:	mov	r0, r7
   1ecb0:	ldr	r3, [r7]
   1ecb4:	ldr	r3, [r3, #28]
   1ecb8:	blx	r3
   1ecbc:	subs	r9, r0, #0
   1ecc0:	beq	1eebc <__printf_chk@plt+0xdf68>
   1ecc4:	mov	r0, r9
   1ecc8:	ldr	r1, [r5], #-8
   1eccc:	bl	16dec <__printf_chk@plt+0x5e98>
   1ecd0:	sub	r4, r4, #4
   1ecd4:	mov	r3, #2
   1ecd8:	mov	r7, #0
   1ecdc:	b	1e680 <__printf_chk@plt+0xd72c>
   1ece0:	mov	r0, #20
   1ece4:	bl	20a60 <_Znwj@@Base>
   1ece8:	ldmda	r5, {r1, r2}
   1ecec:	mov	r9, r0
   1ecf0:	bl	1be14 <__printf_chk@plt+0xaec0>
   1ecf4:	b	1e854 <__printf_chk@plt+0xd900>
   1ecf8:	mov	r0, #16
   1ecfc:	bl	20a60 <_Znwj@@Base>
   1ed00:	ldr	r1, [r5]
   1ed04:	mov	r9, r0
   1ed08:	bl	15fec <__printf_chk@plt+0x5098>
   1ed0c:	sub	r5, r5, #4
   1ed10:	sub	r4, r4, #2
   1ed14:	mov	r3, #8
   1ed18:	mov	r7, #46	; 0x2e
   1ed1c:	b	1e680 <__printf_chk@plt+0xd72c>
   1ed20:	mov	r0, #12
   1ed24:	bl	20a60 <_Znwj@@Base>
   1ed28:	mov	r9, r0
   1ed2c:	bl	1605c <__printf_chk@plt+0x5108>
   1ed30:	b	1ed0c <__printf_chk@plt+0xddb8>
   1ed34:	mov	r0, #20
   1ed38:	bl	20a60 <_Znwj@@Base>
   1ed3c:	ldmda	r5, {r1, r2}
   1ed40:	mov	r9, r0
   1ed44:	bl	1be40 <__printf_chk@plt+0xaeec>
   1ed48:	b	1e854 <__printf_chk@plt+0xd900>
   1ed4c:	ldr	r9, [r5, #-4]
   1ed50:	sub	r4, r4, #6
   1ed54:	sub	r5, r5, #12
   1ed58:	mov	r3, #8
   1ed5c:	mov	r7, #46	; 0x2e
   1ed60:	b	1e680 <__printf_chk@plt+0xd72c>
   1ed64:	ldr	r2, [r5]
   1ed68:	ldr	r1, [r5, #-8]
   1ed6c:	ldr	r0, [r5, #-16]
   1ed70:	bl	19f98 <__printf_chk@plt+0x9044>
   1ed74:	sub	r5, r5, #20
   1ed78:	sub	r4, r4, #10
   1ed7c:	mov	r3, #7
   1ed80:	mvn	r7, #12
   1ed84:	mov	r9, r0
   1ed88:	b	1e680 <__printf_chk@plt+0xd72c>
   1ed8c:	ldr	r2, [r5]
   1ed90:	ldrd	r0, [r5, #-12]
   1ed94:	bl	1c96c <__printf_chk@plt+0xba18>
   1ed98:	sub	r5, r5, #20
   1ed9c:	sub	r4, r4, #10
   1eda0:	mov	r3, #8
   1eda4:	mov	r7, #46	; 0x2e
   1eda8:	mov	r9, r0
   1edac:	b	1e680 <__printf_chk@plt+0xd72c>
   1edb0:	ldr	r0, [r5], #-4
   1edb4:	bl	18cc8 <__printf_chk@plt+0x7d74>
   1edb8:	mov	r7, #46	; 0x2e
   1edbc:	sub	r4, r4, #2
   1edc0:	mov	r3, #8
   1edc4:	mov	r9, r0
   1edc8:	b	1e680 <__printf_chk@plt+0xd72c>
   1edcc:	bl	156f8 <__printf_chk@plt+0x47a4>
   1edd0:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   1edd4:	mov	r7, r0
   1edd8:	mov	r0, #20
   1eddc:	bl	20a60 <_Znwj@@Base>
   1ede0:	mov	r1, r7
   1ede4:	ldr	r2, [r5]
   1ede8:	mov	r9, r0
   1edec:	bl	1be40 <__printf_chk@plt+0xaeec>
   1edf0:	b	1e87c <__printf_chk@plt+0xd928>
   1edf4:	bl	15738 <__printf_chk@plt+0x47e4>
   1edf8:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   1edfc:	mov	r7, r0
   1ee00:	mov	r0, #20
   1ee04:	bl	20a60 <_Znwj@@Base>
   1ee08:	mov	r1, r7
   1ee0c:	ldr	r2, [r5]
   1ee10:	mov	r9, r0
   1ee14:	bl	1be40 <__printf_chk@plt+0xaeec>
   1ee18:	b	1e87c <__printf_chk@plt+0xd928>
   1ee1c:	mov	r0, #16
   1ee20:	bl	20a60 <_Znwj@@Base>
   1ee24:	ldr	r1, [r5]
   1ee28:	mov	r9, r0
   1ee2c:	bl	1be6c <__printf_chk@plt+0xaf18>
   1ee30:	b	1e87c <__printf_chk@plt+0xd928>
   1ee34:	mov	r0, #16
   1ee38:	bl	20a60 <_Znwj@@Base>
   1ee3c:	ldr	r1, [r5]
   1ee40:	mov	r9, r0
   1ee44:	bl	15fec <__printf_chk@plt+0x5098>
   1ee48:	b	1e87c <__printf_chk@plt+0xd928>
   1ee4c:	sub	r4, r4, #2
   1ee50:	ldr	r9, [r5], #-4
   1ee54:	mov	r3, #17
   1ee58:	mvn	r7, #28
   1ee5c:	b	1e680 <__printf_chk@plt+0xd72c>
   1ee60:	mov	r0, #12
   1ee64:	bl	20a60 <_Znwj@@Base>
   1ee68:	mov	r9, r0
   1ee6c:	bl	16090 <__printf_chk@plt+0x513c>
   1ee70:	b	1ed0c <__printf_chk@plt+0xddb8>
   1ee74:	ldr	r0, [r5], #-8
   1ee78:	bl	18cc8 <__printf_chk@plt+0x7d74>
   1ee7c:	mov	r7, #46	; 0x2e
   1ee80:	sub	r4, r4, #4
   1ee84:	mov	r3, #8
   1ee88:	mov	r9, r0
   1ee8c:	b	1e680 <__printf_chk@plt+0xd72c>
   1ee90:	mov	r0, #16
   1ee94:	bl	20a60 <_Znwj@@Base>
   1ee98:	mov	r9, r0
   1ee9c:	bl	16024 <__printf_chk@plt+0x50d0>
   1eea0:	b	1ed0c <__printf_chk@plt+0xddb8>
   1eea4:	mov	r4, r8
   1eea8:	mov	r5, #1
   1eeac:	b	1e634 <__printf_chk@plt+0xd6e0>
   1eeb0:	mov	r4, fp
   1eeb4:	mov	r5, #1
   1eeb8:	b	1e640 <__printf_chk@plt+0xd6ec>
   1eebc:	mov	r0, #32
   1eec0:	bl	20a60 <_Znwj@@Base>
   1eec4:	mov	r1, r7
   1eec8:	mov	r9, r0
   1eecc:	bl	16e7c <__printf_chk@plt+0x5f28>
   1eed0:	b	1ecc4 <__printf_chk@plt+0xdd70>
   1eed4:	bl	10de0 <__stack_chk_fail@plt>
   1eed8:	mov	r0, r9
   1eedc:	bl	20ab0 <_ZdlPv@@Base>
   1eee0:	bl	10dec <__cxa_end_cleanup@plt>
   1eee4:	b	1eed8 <__printf_chk@plt+0xdf84>
   1eee8:	b	1eed8 <__printf_chk@plt+0xdf84>
   1eeec:	b	1eed8 <__printf_chk@plt+0xdf84>
   1eef0:	b	1eed8 <__printf_chk@plt+0xdf84>
   1eef4:	b	1eed8 <__printf_chk@plt+0xdf84>
   1eef8:	b	1eed8 <__printf_chk@plt+0xdf84>
   1eefc:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef00:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef04:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef08:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef0c:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef10:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef14:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef18:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef1c:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef20:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef24:	add	r3, r6, r3
   1ef28:	sxth	r1, r1
   1ef2c:	ldrb	r3, [r3, #1960]	; 0x7a8
   1ef30:	sub	r5, r5, r1, lsl #2
   1ef34:	sub	r4, r4, r1, lsl #1
   1ef38:	sub	r3, r3, #66	; 0x42
   1ef3c:	add	r2, r6, r3
   1ef40:	add	r2, r2, #2032	; 0x7f0
   1ef44:	ldrsb	r7, [r2, #4]
   1ef48:	b	1e680 <__printf_chk@plt+0xd72c>
   1ef4c:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef50:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef54:	b	1eed8 <__printf_chk@plt+0xdf84>
   1ef58:			; <UNDEFINED> instruction: 0x0003bdb8
   1ef5c:			; <UNDEFINED> instruction: 0x0003f7b8
   1ef60:	andeq	r9, r2, ip, lsl r8
   1ef64:	andeq	r9, r2, r4, ror sl
   1ef68:	andeq	r2, r0, pc, lsl #14
   1ef6c:	andeq	r0, r0, fp, ror r1
   1ef70:	andeq	sl, r2, r8, asr #32
   1ef74:	andeq	sl, r2, r8, asr r0
   1ef78:	andeq	r3, r2, r4, lsr ip
   1ef7c:	andeq	r4, r2, r0, ror #21
   1ef80:	muleq	r2, r8, ip
   1ef84:	andeq	ip, r3, r0, ror #29
   1ef88:	ldr	r3, [pc, #68]	; 1efd4 <__printf_chk@plt+0xe080>
   1ef8c:	push	{r4, r5, r6, lr}
   1ef90:	mov	r5, r0
   1ef94:	ldr	r2, [r3]
   1ef98:	mov	r6, r1
   1ef9c:	cmp	r2, #0
   1efa0:	ldr	r4, [pc, #48]	; 1efd8 <__printf_chk@plt+0xe084>
   1efa4:	beq	1efb4 <__printf_chk@plt+0xe060>
   1efa8:	ldr	r1, [pc, #44]	; 1efdc <__printf_chk@plt+0xe088>
   1efac:	ldr	r0, [r4]
   1efb0:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1efb4:	mov	r3, r6
   1efb8:	mov	r2, r5
   1efbc:	ldr	r1, [pc, #28]	; 1efe0 <__printf_chk@plt+0xe08c>
   1efc0:	ldr	r0, [r4]
   1efc4:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1efc8:	ldr	r0, [r4]
   1efcc:	bl	10edc <fflush@plt>
   1efd0:	bl	10da4 <abort@plt>
   1efd4:	andeq	r0, r4, r0, ror #6
   1efd8:	andeq	ip, r3, r8, asr #29
   1efdc:	andeq	sl, r2, ip, rrx
   1efe0:	andeq	sl, r2, r4, ror r0
   1efe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efe8:	sub	sp, sp, #28
   1efec:	ldr	r6, [pc, #596]	; 1f248 <__printf_chk@plt+0xe2f4>
   1eff0:	mov	r4, #0
   1eff4:	add	r3, r6, #1792	; 0x700
   1eff8:	add	r2, r6, #2048	; 0x800
   1effc:	add	r3, r3, #4
   1f000:	add	r7, r6, #1024	; 0x400
   1f004:	add	r9, r6, #1280	; 0x500
   1f008:	add	r8, r6, #1536	; 0x600
   1f00c:	add	r0, r6, #2304	; 0x900
   1f010:	str	r3, [sp, #8]
   1f014:	add	r3, r2, #4
   1f018:	add	ip, r6, #2560	; 0xa00
   1f01c:	mov	r2, r6
   1f020:	str	r3, [sp, #12]
   1f024:	add	fp, r6, #260	; 0x104
   1f028:	add	r3, r0, #4
   1f02c:	add	sl, r6, #516	; 0x204
   1f030:	add	r7, r7, #4
   1f034:	add	r9, r9, #4
   1f038:	add	r8, r8, #4
   1f03c:	add	r6, r6, #772	; 0x304
   1f040:	mov	r5, r4
   1f044:	mov	r1, #1
   1f048:	str	r3, [sp, #16]
   1f04c:	add	r3, ip, #4
   1f050:	str	r3, [sp, #4]
   1f054:	str	r1, [r2], #3
   1f058:	bics	r1, r4, #127	; 0x7f
   1f05c:	bne	1f180 <__printf_chk@plt+0xe22c>
   1f060:	str	r2, [sp, #20]
   1f064:	bl	10e1c <__ctype_b_loc@plt>
   1f068:	lsl	r1, r4, #1
   1f06c:	mov	r3, #1
   1f070:	ldr	r2, [sp, #20]
   1f074:	ldr	ip, [r0]
   1f078:	ldrh	ip, [ip, r1]
   1f07c:	ands	ip, ip, #1024	; 0x400
   1f080:	strbne	r3, [fp]
   1f084:	strbeq	ip, [fp]
   1f088:	ldr	ip, [r0]
   1f08c:	ldrh	ip, [ip, r1]
   1f090:	ands	ip, ip, #256	; 0x100
   1f094:	strbne	r3, [sl]
   1f098:	strbeq	ip, [sl]
   1f09c:	ldr	ip, [r0]
   1f0a0:	ldrh	ip, [ip, r1]
   1f0a4:	ands	ip, ip, #512	; 0x200
   1f0a8:	strbeq	ip, [r6]
   1f0ac:	sub	ip, r4, #48	; 0x30
   1f0b0:	strbne	r3, [r6]
   1f0b4:	cmp	ip, #9
   1f0b8:	bls	1f240 <__printf_chk@plt+0xe2ec>
   1f0bc:	strb	r5, [r7]
   1f0c0:	ldr	ip, [r0]
   1f0c4:	ldrh	ip, [ip, r1]
   1f0c8:	ands	ip, ip, #4096	; 0x1000
   1f0cc:	bne	1f214 <__printf_chk@plt+0xe2c0>
   1f0d0:	ldr	lr, [sp, #8]
   1f0d4:	strb	ip, [lr, r4]
   1f0d8:	ldr	ip, [r0]
   1f0dc:	ldrh	ip, [ip, r1]
   1f0e0:	ands	ip, ip, #8192	; 0x2000
   1f0e4:	bne	1f22c <__printf_chk@plt+0xe2d8>
   1f0e8:	strb	ip, [r9]
   1f0ec:	ldr	ip, [r0]
   1f0f0:	ldrh	ip, [ip, r1]
   1f0f4:	ands	ip, ip, #4
   1f0f8:	bne	1f1f4 <__printf_chk@plt+0xe2a0>
   1f0fc:	ldr	lr, [sp, #12]
   1f100:	strb	ip, [lr, r4]
   1f104:	ldr	ip, [r0]
   1f108:	ldrh	ip, [ip, r1]
   1f10c:	ands	ip, ip, #8
   1f110:	bne	1f20c <__printf_chk@plt+0xe2b8>
   1f114:	strb	ip, [r8]
   1f118:	ldr	ip, [r0]
   1f11c:	ldrh	ip, [ip, r1]
   1f120:	ands	ip, ip, #16384	; 0x4000
   1f124:	bne	1f1d0 <__printf_chk@plt+0xe27c>
   1f128:	ldr	lr, [sp, #16]
   1f12c:	strb	ip, [lr, r4]
   1f130:	ldr	lr, [r0]
   1f134:	ldrsh	lr, [lr, r1]
   1f138:	cmp	lr, #0
   1f13c:	blt	1f234 <__printf_chk@plt+0xe2e0>
   1f140:	ldr	lr, [sp, #4]
   1f144:	strb	ip, [lr, r4]
   1f148:	ldr	r0, [r0]
   1f14c:	add	r4, r4, #1
   1f150:	add	fp, fp, #1
   1f154:	ldrh	r1, [r0, r1]
   1f158:	add	sl, sl, #1
   1f15c:	add	r6, r6, #1
   1f160:	add	r7, r7, #1
   1f164:	lsr	r1, r1, #1
   1f168:	and	r1, r1, #1
   1f16c:	strb	r1, [r2, #1]!
   1f170:	bics	r1, r4, #127	; 0x7f
   1f174:	add	r9, r9, #1
   1f178:	add	r8, r8, #1
   1f17c:	beq	1f060 <__printf_chk@plt+0xe10c>
   1f180:	ldr	r1, [sp, #8]
   1f184:	strb	r5, [fp], #1
   1f188:	strb	r5, [sl], #1
   1f18c:	strb	r5, [r4, r1]
   1f190:	ldr	r1, [sp, #12]
   1f194:	strb	r5, [r6], #1
   1f198:	strb	r5, [r7], #1
   1f19c:	strb	r5, [r4, r1]
   1f1a0:	ldr	r1, [sp, #16]
   1f1a4:	strb	r5, [r9], #1
   1f1a8:	strb	r5, [r8], #1
   1f1ac:	strb	r5, [r4, r1]
   1f1b0:	ldr	r1, [sp, #4]
   1f1b4:	strb	r5, [r2, #1]!
   1f1b8:	strb	r5, [r4, r1]
   1f1bc:	add	r4, r4, #1
   1f1c0:	cmp	r4, #256	; 0x100
   1f1c4:	bne	1f058 <__printf_chk@plt+0xe104>
   1f1c8:	add	sp, sp, #28
   1f1cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f1d0:	ldr	ip, [sp, #16]
   1f1d4:	strb	r3, [ip, r4]
   1f1d8:	ldr	ip, [r0]
   1f1dc:	ldrsh	ip, [ip, r1]
   1f1e0:	cmp	ip, #0
   1f1e4:	blt	1f234 <__printf_chk@plt+0xe2e0>
   1f1e8:	ldr	ip, [sp, #4]
   1f1ec:	strb	r5, [ip, r4]
   1f1f0:	b	1f148 <__printf_chk@plt+0xe1f4>
   1f1f4:	ldr	ip, [sp, #12]
   1f1f8:	strb	r3, [ip, r4]
   1f1fc:	ldr	ip, [r0]
   1f200:	ldrh	ip, [ip, r1]
   1f204:	ands	ip, ip, #8
   1f208:	beq	1f114 <__printf_chk@plt+0xe1c0>
   1f20c:	strb	r3, [r8]
   1f210:	b	1f118 <__printf_chk@plt+0xe1c4>
   1f214:	ldr	ip, [sp, #8]
   1f218:	strb	r3, [ip, r4]
   1f21c:	ldr	ip, [r0]
   1f220:	ldrh	ip, [ip, r1]
   1f224:	ands	ip, ip, #8192	; 0x2000
   1f228:	beq	1f0e8 <__printf_chk@plt+0xe194>
   1f22c:	strb	r3, [r9]
   1f230:	b	1f0ec <__printf_chk@plt+0xe198>
   1f234:	ldr	ip, [sp, #4]
   1f238:	strb	r3, [ip, r4]
   1f23c:	b	1f148 <__printf_chk@plt+0xe1f4>
   1f240:	strb	r3, [r7]
   1f244:	b	1f0c0 <__printf_chk@plt+0xe16c>
   1f248:	andeq	pc, r3, r4, asr #15
   1f24c:	sub	r3, r0, #1
   1f250:	add	r2, r0, #255	; 0xff
   1f254:	mov	r1, #0
   1f258:	strb	r1, [r3, #1]!
   1f25c:	cmp	r3, r2
   1f260:	bne	1f258 <__printf_chk@plt+0xe304>
   1f264:	bx	lr
   1f268:	sub	r3, r0, #1
   1f26c:	add	r1, r0, #255	; 0xff
   1f270:	mov	r2, #0
   1f274:	strb	r2, [r3, #1]!
   1f278:	cmp	r3, r1
   1f27c:	bne	1f274 <__printf_chk@plt+0xe320>
   1f280:	bx	lr
   1f284:	sub	r3, r0, #1
   1f288:	add	ip, r0, #255	; 0xff
   1f28c:	mov	r2, #0
   1f290:	strb	r2, [r3, #1]!
   1f294:	cmp	r3, ip
   1f298:	bne	1f290 <__printf_chk@plt+0xe33c>
   1f29c:	ldrb	r3, [r1]
   1f2a0:	cmp	r3, #0
   1f2a4:	bxeq	lr
   1f2a8:	mov	r2, #1
   1f2ac:	strb	r2, [r0, r3]
   1f2b0:	ldrb	r3, [r1, #1]!
   1f2b4:	cmp	r3, #0
   1f2b8:	bne	1f2ac <__printf_chk@plt+0xe358>
   1f2bc:	bx	lr
   1f2c0:	sub	r3, r0, #1
   1f2c4:	add	ip, r0, #255	; 0xff
   1f2c8:	mov	r2, #0
   1f2cc:	strb	r2, [r3, #1]!
   1f2d0:	cmp	r3, ip
   1f2d4:	bne	1f2cc <__printf_chk@plt+0xe378>
   1f2d8:	ldrb	r3, [r1]
   1f2dc:	cmp	r3, #0
   1f2e0:	bxeq	lr
   1f2e4:	mov	r2, #1
   1f2e8:	strb	r2, [r0, r3]
   1f2ec:	ldrb	r3, [r1, #1]!
   1f2f0:	cmp	r3, #0
   1f2f4:	bne	1f2e8 <__printf_chk@plt+0xe394>
   1f2f8:	bx	lr
   1f2fc:	bx	lr
   1f300:	push	{lr}		; (str lr, [sp, #-4]!)
   1f304:	sub	r1, r1, #1
   1f308:	mov	r3, r0
   1f30c:	add	ip, r0, #256	; 0x100
   1f310:	mov	lr, #1
   1f314:	ldrb	r2, [r1, #1]!
   1f318:	add	r3, r3, #1
   1f31c:	cmp	r2, #0
   1f320:	strbne	lr, [r3, #-1]
   1f324:	cmp	r3, ip
   1f328:	bne	1f314 <__printf_chk@plt+0xe3c0>
   1f32c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f330:	ldr	r3, [pc, #28]	; 1f354 <__printf_chk@plt+0xe400>
   1f334:	push	{r4, lr}
   1f338:	mov	r4, r0
   1f33c:	ldr	r3, [r3]
   1f340:	cmp	r3, #0
   1f344:	bne	1f34c <__printf_chk@plt+0xe3f8>
   1f348:	bl	1efe4 <__printf_chk@plt+0xe090>
   1f34c:	mov	r0, r4
   1f350:	pop	{r4, pc}
   1f354:	andeq	pc, r3, r4, asr #15
   1f358:	push	{r4, lr}
   1f35c:	mov	r4, r0
   1f360:	ldr	r0, [pc, #20]	; 1f37c <__printf_chk@plt+0xe428>
   1f364:	bl	10f18 <getenv@plt>
   1f368:	cmp	r0, #0
   1f36c:	ldrne	r3, [pc, #12]	; 1f380 <__printf_chk@plt+0xe42c>
   1f370:	strne	r0, [r3]
   1f374:	mov	r0, r4
   1f378:	pop	{r4, pc}
   1f37c:	andeq	sl, r2, r0, lsr #1
   1f380:	andeq	ip, r3, r4, lsr #27
   1f384:	ldr	r3, [pc, #20]	; 1f3a0 <__printf_chk@plt+0xe44c>
   1f388:	cmp	r1, #0
   1f38c:	moveq	r1, r3
   1f390:	mov	r3, #1
   1f394:	str	r1, [r0, #8]
   1f398:	str	r3, [r0]
   1f39c:	bx	lr
   1f3a0:	strheq	sl, [r2], -r4
   1f3a4:	mov	r2, #0
   1f3a8:	str	r2, [r0]
   1f3ac:	bx	lr
   1f3b0:	mov	r2, #3
   1f3b4:	str	r1, [r0, #8]
   1f3b8:	str	r2, [r0]
   1f3bc:	bx	lr
   1f3c0:	mov	r2, #4
   1f3c4:	str	r1, [r0, #8]
   1f3c8:	str	r2, [r0]
   1f3cc:	bx	lr
   1f3d0:	mov	r2, #2
   1f3d4:	strb	r1, [r0, #8]
   1f3d8:	str	r2, [r0]
   1f3dc:	bx	lr
   1f3e0:	mov	r2, #5
   1f3e4:	vstr	d0, [r0, #8]
   1f3e8:	str	r2, [r0]
   1f3ec:	bx	lr
   1f3f0:	ldr	r0, [r0]
   1f3f4:	clz	r0, r0
   1f3f8:	lsr	r0, r0, #5
   1f3fc:	bx	lr
   1f400:	ldr	r3, [r0]
   1f404:	push	{r4, lr}
   1f408:	sub	r3, r3, #1
   1f40c:	cmp	r3, #4
   1f410:	ldrls	pc, [pc, r3, lsl #2]
   1f414:	b	1f49c <__printf_chk@plt+0xe548>
   1f418:	andeq	pc, r1, ip, asr r4	; <UNPREDICTABLE>
   1f41c:	andeq	pc, r1, r0, ror r4	; <UNPREDICTABLE>
   1f420:	andeq	pc, r1, r4, lsl #9
   1f424:	andeq	pc, r1, ip, lsr #8
   1f428:	andeq	pc, r1, r4, asr #8
   1f42c:	ldr	r0, [r0, #8]
   1f430:	bl	20830 <__printf_chk@plt+0xf8dc>
   1f434:	ldr	r3, [pc, #100]	; 1f4a0 <__printf_chk@plt+0xe54c>
   1f438:	pop	{r4, lr}
   1f43c:	ldr	r1, [r3]
   1f440:	b	10f0c <fputs@plt>
   1f444:	ldr	ip, [pc, #84]	; 1f4a0 <__printf_chk@plt+0xe54c>
   1f448:	ldrd	r2, [r0, #8]
   1f44c:	ldr	r1, [pc, #80]	; 1f4a4 <__printf_chk@plt+0xe550>
   1f450:	ldr	r0, [ip]
   1f454:	pop	{r4, lr}
   1f458:	b	21cd8 <_ZdlPv@@Base+0x1228>
   1f45c:	ldr	r3, [pc, #60]	; 1f4a0 <__printf_chk@plt+0xe54c>
   1f460:	ldr	r0, [r0, #8]
   1f464:	pop	{r4, lr}
   1f468:	ldr	r1, [r3]
   1f46c:	b	10f0c <fputs@plt>
   1f470:	ldr	r3, [pc, #40]	; 1f4a0 <__printf_chk@plt+0xe54c>
   1f474:	ldrb	r0, [r0, #8]
   1f478:	pop	{r4, lr}
   1f47c:	ldr	r1, [r3]
   1f480:	b	10df8 <putc@plt>
   1f484:	ldr	r0, [r0, #8]
   1f488:	bl	207a4 <__printf_chk@plt+0xf850>
   1f48c:	ldr	r3, [pc, #12]	; 1f4a0 <__printf_chk@plt+0xe54c>
   1f490:	pop	{r4, lr}
   1f494:	ldr	r1, [r3]
   1f498:	b	10f0c <fputs@plt>
   1f49c:	pop	{r4, pc}
   1f4a0:	andeq	ip, r3, r8, asr #29
   1f4a4:	strheq	sl, [r2], -ip
   1f4a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f4ac:	subs	r4, r0, #0
   1f4b0:	mov	r6, r1
   1f4b4:	mov	r7, r2
   1f4b8:	mov	r8, r3
   1f4bc:	beq	1f5a8 <__printf_chk@plt+0xe654>
   1f4c0:	ldr	r5, [pc, #288]	; 1f5e8 <__printf_chk@plt+0xe694>
   1f4c4:	ldr	r9, [pc, #288]	; 1f5ec <__printf_chk@plt+0xe698>
   1f4c8:	ldrb	r0, [r4]
   1f4cc:	cmp	r0, #0
   1f4d0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f4d4:	cmp	r0, #37	; 0x25
   1f4d8:	bne	1f598 <__printf_chk@plt+0xe644>
   1f4dc:	ldrb	r3, [r4, #1]
   1f4e0:	add	r4, r4, #2
   1f4e4:	sub	r3, r3, #37	; 0x25
   1f4e8:	cmp	r3, #14
   1f4ec:	ldrls	pc, [pc, r3, lsl #2]
   1f4f0:	b	1f588 <__printf_chk@plt+0xe634>
   1f4f4:	andeq	pc, r1, r8, ror r5	; <UNPREDICTABLE>
   1f4f8:	andeq	pc, r1, r8, lsl #11
   1f4fc:	andeq	pc, r1, r8, lsl #11
   1f500:	andeq	pc, r1, r8, lsl #11
   1f504:	andeq	pc, r1, r8, lsl #11
   1f508:	andeq	pc, r1, r8, lsl #11
   1f50c:	andeq	pc, r1, r8, lsl #11
   1f510:	andeq	pc, r1, r8, lsl #11
   1f514:	andeq	pc, r1, r8, lsl #11
   1f518:	andeq	pc, r1, r8, lsl #11
   1f51c:	andeq	pc, r1, r8, lsl #11
   1f520:	andeq	pc, r1, r8, lsl #11
   1f524:	andeq	pc, r1, r0, ror #10
   1f528:	andeq	pc, r1, r8, asr #10
   1f52c:	andeq	pc, r1, r0, lsr r5	; <UNPREDICTABLE>
   1f530:	ldr	r3, [r8]
   1f534:	cmp	r3, #0
   1f538:	beq	1f5d8 <__printf_chk@plt+0xe684>
   1f53c:	mov	r0, r8
   1f540:	bl	1f400 <__printf_chk@plt+0xe4ac>
   1f544:	b	1f4c8 <__printf_chk@plt+0xe574>
   1f548:	ldr	r3, [r7]
   1f54c:	cmp	r3, #0
   1f550:	beq	1f5c8 <__printf_chk@plt+0xe674>
   1f554:	mov	r0, r7
   1f558:	bl	1f400 <__printf_chk@plt+0xe4ac>
   1f55c:	b	1f4c8 <__printf_chk@plt+0xe574>
   1f560:	ldr	r3, [r6]
   1f564:	cmp	r3, #0
   1f568:	beq	1f5b8 <__printf_chk@plt+0xe664>
   1f56c:	mov	r0, r6
   1f570:	bl	1f400 <__printf_chk@plt+0xe4ac>
   1f574:	b	1f4c8 <__printf_chk@plt+0xe574>
   1f578:	ldr	r1, [r5]
   1f57c:	mov	r0, #37	; 0x25
   1f580:	bl	10e34 <fputc@plt>
   1f584:	b	1f4c8 <__printf_chk@plt+0xe574>
   1f588:	mov	r1, r9
   1f58c:	mov	r0, #120	; 0x78
   1f590:	bl	1ef88 <__printf_chk@plt+0xe034>
   1f594:	b	1f4c8 <__printf_chk@plt+0xe574>
   1f598:	ldr	r1, [r5]
   1f59c:	add	r4, r4, #1
   1f5a0:	bl	10df8 <putc@plt>
   1f5a4:	b	1f4c8 <__printf_chk@plt+0xe574>
   1f5a8:	ldr	r1, [pc, #60]	; 1f5ec <__printf_chk@plt+0xe698>
   1f5ac:	mov	r0, #98	; 0x62
   1f5b0:	bl	1ef88 <__printf_chk@plt+0xe034>
   1f5b4:	b	1f4c0 <__printf_chk@plt+0xe56c>
   1f5b8:	mov	r1, r9
   1f5bc:	mov	r0, #108	; 0x6c
   1f5c0:	bl	1ef88 <__printf_chk@plt+0xe034>
   1f5c4:	b	1f56c <__printf_chk@plt+0xe618>
   1f5c8:	mov	r1, r9
   1f5cc:	mov	r0, #112	; 0x70
   1f5d0:	bl	1ef88 <__printf_chk@plt+0xe034>
   1f5d4:	b	1f554 <__printf_chk@plt+0xe600>
   1f5d8:	mov	r1, r9
   1f5dc:	mov	r0, #116	; 0x74
   1f5e0:	bl	1ef88 <__printf_chk@plt+0xe034>
   1f5e4:	b	1f53c <__printf_chk@plt+0xe5e8>
   1f5e8:	andeq	ip, r3, r8, asr #29
   1f5ec:	andeq	sl, r2, r0, asr #1
   1f5f0:	ldr	ip, [pc, #340]	; 1f74c <__printf_chk@plt+0xe7f8>
   1f5f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f5f8:	sub	sp, sp, #20
   1f5fc:	mvn	r5, r2
   1f600:	mov	r8, r2
   1f604:	ldr	r2, [ip]
   1f608:	cmp	r0, #0
   1f60c:	mov	r6, r3
   1f610:	add	r9, sp, #60	; 0x3c
   1f614:	ldr	r3, [sp, #56]	; 0x38
   1f618:	lsr	r5, r5, #31
   1f61c:	moveq	r5, #0
   1f620:	cmp	r2, #0
   1f624:	ldr	r4, [pc, #292]	; 1f750 <__printf_chk@plt+0xe7fc>
   1f628:	str	r1, [sp, #12]
   1f62c:	mov	r7, r0
   1f630:	str	r3, [sp, #8]
   1f634:	ldm	r9, {r9, sl, fp}
   1f638:	beq	1f6c4 <__printf_chk@plt+0xe770>
   1f63c:	ldr	r1, [pc, #272]	; 1f754 <__printf_chk@plt+0xe800>
   1f640:	ldr	r0, [r4]
   1f644:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1f648:	cmp	r5, #0
   1f64c:	bne	1f6cc <__printf_chk@plt+0xe778>
   1f650:	ldr	r1, [r4]
   1f654:	mov	r0, #32
   1f658:	bl	10e34 <fputc@plt>
   1f65c:	cmp	r6, #0
   1f660:	beq	1f710 <__printf_chk@plt+0xe7bc>
   1f664:	cmp	r6, #2
   1f668:	bne	1f68c <__printf_chk@plt+0xe738>
   1f66c:	ldr	r3, [r4]
   1f670:	mov	r2, #12
   1f674:	mov	r1, #1
   1f678:	ldr	r0, [pc, #216]	; 1f758 <__printf_chk@plt+0xe804>
   1f67c:	bl	10e40 <fwrite@plt>
   1f680:	ldr	r1, [r4]
   1f684:	mov	r0, #32
   1f688:	bl	10e34 <fputc@plt>
   1f68c:	mov	r3, fp
   1f690:	mov	r2, sl
   1f694:	mov	r1, r9
   1f698:	ldr	r0, [sp, #8]
   1f69c:	bl	1f4a8 <__printf_chk@plt+0xe554>
   1f6a0:	ldr	r1, [r4]
   1f6a4:	mov	r0, #10
   1f6a8:	bl	10e34 <fputc@plt>
   1f6ac:	ldr	r0, [r4]
   1f6b0:	bl	10edc <fflush@plt>
   1f6b4:	cmp	r6, #2
   1f6b8:	beq	1f728 <__printf_chk@plt+0xe7d4>
   1f6bc:	add	sp, sp, #20
   1f6c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f6c4:	cmp	r5, #0
   1f6c8:	beq	1f65c <__printf_chk@plt+0xe708>
   1f6cc:	ldr	r1, [pc, #136]	; 1f75c <__printf_chk@plt+0xe808>
   1f6d0:	mov	r0, r7
   1f6d4:	bl	10eac <strcmp@plt>
   1f6d8:	ldr	r3, [pc, #128]	; 1f760 <__printf_chk@plt+0xe80c>
   1f6dc:	ldr	r1, [r4]
   1f6e0:	cmp	r0, #0
   1f6e4:	moveq	r7, r3
   1f6e8:	ldr	r3, [sp, #12]
   1f6ec:	cmp	r3, #0
   1f6f0:	beq	1f734 <__printf_chk@plt+0xe7e0>
   1f6f4:	str	r8, [sp]
   1f6f8:	ldr	r3, [sp, #12]
   1f6fc:	mov	r2, r7
   1f700:	mov	r0, r1
   1f704:	ldr	r1, [pc, #88]	; 1f764 <__printf_chk@plt+0xe810>
   1f708:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1f70c:	b	1f650 <__printf_chk@plt+0xe6fc>
   1f710:	ldr	r3, [r4]
   1f714:	mov	r2, #8
   1f718:	mov	r1, #1
   1f71c:	ldr	r0, [pc, #68]	; 1f768 <__printf_chk@plt+0xe814>
   1f720:	bl	10e40 <fwrite@plt>
   1f724:	b	1f680 <__printf_chk@plt+0xe72c>
   1f728:	add	sp, sp, #20
   1f72c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f730:	b	1f8dc <__printf_chk@plt+0xe988>
   1f734:	mov	r3, r8
   1f738:	mov	r2, r7
   1f73c:	mov	r0, r1
   1f740:	ldr	r1, [pc, #36]	; 1f76c <__printf_chk@plt+0xe818>
   1f744:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   1f748:	b	1f650 <__printf_chk@plt+0xe6fc>
   1f74c:	andeq	r0, r4, r0, ror #6
   1f750:	andeq	ip, r3, r8, asr #29
   1f754:	strdeq	sl, [r2], -r8
   1f758:	andeq	sl, r2, r0, lsl r1
   1f75c:	andeq	r3, r2, r4, ror #27
   1f760:	andeq	sl, r2, r4, ror #1
   1f764:	strdeq	sl, [r2], -ip
   1f768:	andeq	sl, r2, r0, lsr #2
   1f76c:	andeq	sl, r2, r8, lsl #2
   1f770:	push	{r4, lr}
   1f774:	sub	sp, sp, #16
   1f778:	ldr	lr, [pc, #40]	; 1f7a8 <__printf_chk@plt+0xe854>
   1f77c:	ldr	ip, [pc, #40]	; 1f7ac <__printf_chk@plt+0xe858>
   1f780:	ldr	r4, [pc, #40]	; 1f7b0 <__printf_chk@plt+0xe85c>
   1f784:	strd	r2, [sp, #8]
   1f788:	strd	r0, [sp]
   1f78c:	ldr	r2, [r4]
   1f790:	ldr	r1, [lr]
   1f794:	ldr	r0, [ip]
   1f798:	mov	r3, #1
   1f79c:	bl	1f5f0 <__printf_chk@plt+0xe69c>
   1f7a0:	add	sp, sp, #16
   1f7a4:	pop	{r4, pc}
   1f7a8:	andeq	r0, r4, r0, ror #5
   1f7ac:	andeq	r0, r4, r4, ror #5
   1f7b0:	andeq	r0, r4, r4, asr #6
   1f7b4:	push	{r4, lr}
   1f7b8:	sub	sp, sp, #16
   1f7bc:	ldr	lr, [pc, #40]	; 1f7ec <__printf_chk@plt+0xe898>
   1f7c0:	ldr	ip, [pc, #40]	; 1f7f0 <__printf_chk@plt+0xe89c>
   1f7c4:	ldr	r4, [pc, #40]	; 1f7f4 <__printf_chk@plt+0xe8a0>
   1f7c8:	strd	r2, [sp, #8]
   1f7cc:	strd	r0, [sp]
   1f7d0:	ldr	r2, [r4]
   1f7d4:	ldr	r1, [lr]
   1f7d8:	ldr	r0, [ip]
   1f7dc:	mov	r3, #0
   1f7e0:	bl	1f5f0 <__printf_chk@plt+0xe69c>
   1f7e4:	add	sp, sp, #16
   1f7e8:	pop	{r4, pc}
   1f7ec:	andeq	r0, r4, r0, ror #5
   1f7f0:	andeq	r0, r4, r4, ror #5
   1f7f4:	andeq	r0, r4, r4, asr #6
   1f7f8:	push	{r4, lr}
   1f7fc:	sub	sp, sp, #16
   1f800:	ldr	lr, [pc, #40]	; 1f830 <__printf_chk@plt+0xe8dc>
   1f804:	ldr	ip, [pc, #40]	; 1f834 <__printf_chk@plt+0xe8e0>
   1f808:	ldr	r4, [pc, #40]	; 1f838 <__printf_chk@plt+0xe8e4>
   1f80c:	strd	r2, [sp, #8]
   1f810:	strd	r0, [sp]
   1f814:	ldr	r2, [r4]
   1f818:	ldr	r1, [lr]
   1f81c:	ldr	r0, [ip]
   1f820:	mov	r3, #2
   1f824:	bl	1f5f0 <__printf_chk@plt+0xe69c>
   1f828:	add	sp, sp, #16
   1f82c:	pop	{r4, pc}
   1f830:	andeq	r0, r4, r0, ror #5
   1f834:	andeq	r0, r4, r4, ror #5
   1f838:	andeq	r0, r4, r4, asr #6
   1f83c:	push	{lr}		; (str lr, [sp, #-4]!)
   1f840:	sub	sp, sp, #20
   1f844:	ldr	lr, [sp, #24]
   1f848:	ldr	ip, [sp, #28]
   1f84c:	strd	r2, [sp]
   1f850:	str	lr, [sp, #8]
   1f854:	mov	r2, r1
   1f858:	str	ip, [sp, #12]
   1f85c:	mov	r3, #1
   1f860:	mov	r1, #0
   1f864:	bl	1f5f0 <__printf_chk@plt+0xe69c>
   1f868:	add	sp, sp, #20
   1f86c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f870:	push	{lr}		; (str lr, [sp, #-4]!)
   1f874:	sub	sp, sp, #20
   1f878:	ldr	lr, [sp, #24]
   1f87c:	ldr	ip, [sp, #28]
   1f880:	str	r3, [sp, #4]
   1f884:	mov	r3, #0
   1f888:	str	r2, [sp]
   1f88c:	str	lr, [sp, #8]
   1f890:	mov	r2, r1
   1f894:	str	ip, [sp, #12]
   1f898:	mov	r1, r3
   1f89c:	bl	1f5f0 <__printf_chk@plt+0xe69c>
   1f8a0:	add	sp, sp, #20
   1f8a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8a8:	push	{lr}		; (str lr, [sp, #-4]!)
   1f8ac:	sub	sp, sp, #20
   1f8b0:	ldr	lr, [sp, #24]
   1f8b4:	ldr	ip, [sp, #28]
   1f8b8:	strd	r2, [sp]
   1f8bc:	str	lr, [sp, #8]
   1f8c0:	mov	r2, r1
   1f8c4:	str	ip, [sp, #12]
   1f8c8:	mov	r3, #2
   1f8cc:	mov	r1, #0
   1f8d0:	bl	1f5f0 <__printf_chk@plt+0xe69c>
   1f8d4:	add	sp, sp, #20
   1f8d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8dc:	push	{r4, lr}
   1f8e0:	mov	r0, #3
   1f8e4:	bl	10d5c <exit@plt>
   1f8e8:	ldr	ip, [r1, #36]	; 0x24
   1f8ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f8f0:	ldr	r7, [r1, #32]
   1f8f4:	ldr	r6, [r1]
   1f8f8:	add	r5, r0, ip, lsl #2
   1f8fc:	mov	r4, r7
   1f900:	mov	lr, r6
   1f904:	cmp	lr, ip
   1f908:	movle	r3, #0
   1f90c:	movgt	r3, #1
   1f910:	cmp	r4, ip
   1f914:	movge	r3, #0
   1f918:	cmp	r3, #0
   1f91c:	beq	1f998 <__printf_chk@plt+0xea44>
   1f920:	sub	fp, lr, ip
   1f924:	sub	r8, ip, r4
   1f928:	cmp	fp, r8
   1f92c:	ble	1f964 <__printf_chk@plt+0xea10>
   1f930:	sub	lr, lr, r8
   1f934:	add	r8, r8, lr
   1f938:	sub	r2, r4, #-1073741823	; 0xc0000001
   1f93c:	add	r8, r0, r8, lsl #2
   1f940:	add	r3, r0, lr, lsl #2
   1f944:	add	r2, r0, r2, lsl #2
   1f948:	ldr	r9, [r2, #4]!
   1f94c:	ldr	sl, [r3]
   1f950:	str	sl, [r2]
   1f954:	str	r9, [r3], #4
   1f958:	cmp	r8, r3
   1f95c:	bne	1f948 <__printf_chk@plt+0xe9f4>
   1f960:	b	1f904 <__printf_chk@plt+0xe9b0>
   1f964:	sub	r2, r4, #-1073741823	; 0xc0000001
   1f968:	add	sl, fp, ip
   1f96c:	add	r2, r0, r2, lsl #2
   1f970:	add	sl, r0, sl, lsl #2
   1f974:	mov	r3, r5
   1f978:	ldr	r8, [r2, #4]!
   1f97c:	ldr	r9, [r3]
   1f980:	str	r9, [r2]
   1f984:	str	r8, [r3], #4
   1f988:	cmp	r3, sl
   1f98c:	bne	1f978 <__printf_chk@plt+0xea24>
   1f990:	add	r4, r4, fp
   1f994:	b	1f904 <__printf_chk@plt+0xe9b0>
   1f998:	sub	ip, r6, ip
   1f99c:	add	r7, ip, r7
   1f9a0:	str	r7, [r1, #32]
   1f9a4:	str	r6, [r1, #36]	; 0x24
   1f9a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f9ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f9b0:	sub	sp, sp, #60	; 0x3c
   1f9b4:	mov	r9, r2
   1f9b8:	ldr	r4, [sp, #108]	; 0x6c
   1f9bc:	ldrb	r2, [r2]
   1f9c0:	str	r1, [sp, #8]
   1f9c4:	ldr	r1, [r4, #4]
   1f9c8:	cmp	r2, #58	; 0x3a
   1f9cc:	movne	r2, r1
   1f9d0:	moveq	r2, #0
   1f9d4:	subs	r7, r0, #0
   1f9d8:	str	r2, [sp, #16]
   1f9dc:	str	r3, [sp, #12]
   1f9e0:	ble	1fc44 <__printf_chk@plt+0xecf0>
   1f9e4:	ldr	r3, [r4]
   1f9e8:	mov	r2, #0
   1f9ec:	cmp	r3, r2
   1f9f0:	str	r2, [r4, #12]
   1f9f4:	beq	1fae0 <__printf_chk@plt+0xeb8c>
   1f9f8:	ldr	r2, [r4, #16]
   1f9fc:	cmp	r2, #0
   1fa00:	beq	1faec <__printf_chk@plt+0xeb98>
   1fa04:	ldr	r5, [r4, #20]
   1fa08:	cmp	r5, #0
   1fa0c:	beq	1fb34 <__printf_chk@plt+0xebe0>
   1fa10:	ldrb	r3, [r5]
   1fa14:	cmp	r3, #0
   1fa18:	beq	1fb34 <__printf_chk@plt+0xebe0>
   1fa1c:	ldr	r3, [sp, #12]
   1fa20:	cmp	r3, #0
   1fa24:	beq	1fa80 <__printf_chk@plt+0xeb2c>
   1fa28:	ldr	r3, [r4]
   1fa2c:	ldr	r2, [sp, #8]
   1fa30:	str	r3, [sp, #20]
   1fa34:	ldr	r2, [r2, r3, lsl #2]
   1fa38:	lsl	r3, r3, #2
   1fa3c:	str	r3, [sp, #48]	; 0x30
   1fa40:	ldrb	r1, [r2, #1]
   1fa44:	str	r2, [sp, #32]
   1fa48:	mov	r3, r2
   1fa4c:	cmp	r1, #45	; 0x2d
   1fa50:	str	r1, [sp, #28]
   1fa54:	beq	1fec4 <__printf_chk@plt+0xef70>
   1fa58:	ldr	r2, [sp, #100]	; 0x64
   1fa5c:	cmp	r2, #0
   1fa60:	beq	1fa80 <__printf_chk@plt+0xeb2c>
   1fa64:	ldrb	r3, [r3, #2]
   1fa68:	cmp	r3, #0
   1fa6c:	bne	1fec4 <__printf_chk@plt+0xef70>
   1fa70:	mov	r0, r9
   1fa74:	bl	10f48 <strchr@plt>
   1fa78:	cmp	r0, #0
   1fa7c:	beq	1fec4 <__printf_chk@plt+0xef70>
   1fa80:	add	r6, r5, #1
   1fa84:	str	r6, [r4, #20]
   1fa88:	ldrb	r8, [r5]
   1fa8c:	mov	r0, r9
   1fa90:	mov	r1, r8
   1fa94:	bl	10f48 <strchr@plt>
   1fa98:	ldrb	r2, [r5, #1]
   1fa9c:	mov	r3, r8
   1faa0:	cmp	r2, #0
   1faa4:	ldreq	r2, [r4]
   1faa8:	addeq	r2, r2, #1
   1faac:	streq	r2, [r4]
   1fab0:	cmp	r8, #58	; 0x3a
   1fab4:	cmpne	r0, #0
   1fab8:	beq	2001c <__printf_chk@plt+0xf0c8>
   1fabc:	ldrb	r1, [r0]
   1fac0:	ldrb	r2, [r0, #1]
   1fac4:	cmp	r1, #87	; 0x57
   1fac8:	beq	1fcf4 <__printf_chk@plt+0xeda0>
   1facc:	cmp	r2, #58	; 0x3a
   1fad0:	beq	1fe80 <__printf_chk@plt+0xef2c>
   1fad4:	mov	r0, r3
   1fad8:	add	sp, sp, #60	; 0x3c
   1fadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fae0:	mov	r2, #1
   1fae4:	mov	r3, r2
   1fae8:	str	r2, [r4]
   1faec:	ldr	r2, [sp, #104]	; 0x68
   1faf0:	str	r3, [r4, #36]	; 0x24
   1faf4:	cmp	r2, #0
   1faf8:	mov	r2, #0
   1fafc:	str	r3, [r4, #32]
   1fb00:	str	r2, [r4, #20]
   1fb04:	beq	1fbf0 <__printf_chk@plt+0xec9c>
   1fb08:	mov	r3, #1
   1fb0c:	str	r3, [r4, #28]
   1fb10:	ldrb	r1, [r9]
   1fb14:	cmp	r1, #45	; 0x2d
   1fb18:	beq	1ffdc <__printf_chk@plt+0xf088>
   1fb1c:	cmp	r1, #43	; 0x2b
   1fb20:	strne	r2, [r4, #24]
   1fb24:	strne	r3, [r4, #16]
   1fb28:	addeq	r9, r9, #1
   1fb2c:	streq	r2, [r4, #24]
   1fb30:	streq	r3, [r4, #16]
   1fb34:	ldr	r6, [r4]
   1fb38:	ldr	r3, [r4, #36]	; 0x24
   1fb3c:	cmp	r3, r6
   1fb40:	ldr	r3, [r4, #32]
   1fb44:	strgt	r6, [r4, #36]	; 0x24
   1fb48:	cmp	r6, r3
   1fb4c:	ldr	r3, [r4, #24]
   1fb50:	strlt	r6, [r4, #32]
   1fb54:	cmp	r3, #1
   1fb58:	beq	1fc4c <__printf_chk@plt+0xecf8>
   1fb5c:	cmp	r7, r6
   1fb60:	beq	1fc34 <__printf_chk@plt+0xece0>
   1fb64:	ldr	r8, [sp, #8]
   1fb68:	ldr	r1, [pc, #2528]	; 20550 <__printf_chk@plt+0xf5fc>
   1fb6c:	ldr	r5, [r8, r6, lsl #2]
   1fb70:	mov	r0, r5
   1fb74:	bl	10eac <strcmp@plt>
   1fb78:	cmp	r0, #0
   1fb7c:	bne	1fbbc <__printf_chk@plt+0xec68>
   1fb80:	ldr	r3, [r4, #32]
   1fb84:	ldr	r2, [r4, #36]	; 0x24
   1fb88:	add	r6, r6, #1
   1fb8c:	cmp	r3, r2
   1fb90:	str	r6, [r4]
   1fb94:	beq	200a0 <__printf_chk@plt+0xf14c>
   1fb98:	cmp	r6, r2
   1fb9c:	beq	1fbb0 <__printf_chk@plt+0xec5c>
   1fba0:	mov	r0, r8
   1fba4:	mov	r1, r4
   1fba8:	bl	1f8e8 <__printf_chk@plt+0xe994>
   1fbac:	ldr	r3, [r4, #32]
   1fbb0:	str	r7, [r4, #36]	; 0x24
   1fbb4:	str	r7, [r4]
   1fbb8:	b	1fc3c <__printf_chk@plt+0xece8>
   1fbbc:	ldrb	r3, [r5]
   1fbc0:	cmp	r3, #45	; 0x2d
   1fbc4:	beq	1fcc0 <__printf_chk@plt+0xed6c>
   1fbc8:	ldr	r3, [r4, #24]
   1fbcc:	cmp	r3, #0
   1fbd0:	beq	1fc44 <__printf_chk@plt+0xecf0>
   1fbd4:	add	r6, r6, #1
   1fbd8:	mov	r3, #1
   1fbdc:	mov	r0, r3
   1fbe0:	str	r6, [r4]
   1fbe4:	str	r5, [r4, #12]
   1fbe8:	add	sp, sp, #60	; 0x3c
   1fbec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fbf0:	ldr	r0, [pc, #2396]	; 20554 <__printf_chk@plt+0xf600>
   1fbf4:	bl	10f18 <getenv@plt>
   1fbf8:	cmp	r0, #0
   1fbfc:	beq	1fe48 <__printf_chk@plt+0xeef4>
   1fc00:	mov	r3, #1
   1fc04:	str	r3, [r4, #28]
   1fc08:	ldrb	r3, [r9]
   1fc0c:	ldr	r5, [r4, #20]
   1fc10:	cmp	r3, #45	; 0x2d
   1fc14:	beq	1feb4 <__printf_chk@plt+0xef60>
   1fc18:	cmp	r3, #43	; 0x2b
   1fc1c:	ldrne	r3, [sp, #104]	; 0x68
   1fc20:	strne	r3, [r4, #24]
   1fc24:	beq	1fe70 <__printf_chk@plt+0xef1c>
   1fc28:	mov	r3, #1
   1fc2c:	str	r3, [r4, #16]
   1fc30:	b	1fa08 <__printf_chk@plt+0xeab4>
   1fc34:	ldr	r7, [r4, #36]	; 0x24
   1fc38:	ldr	r3, [r4, #32]
   1fc3c:	cmp	r7, r3
   1fc40:	strne	r3, [r4]
   1fc44:	mvn	r3, #0
   1fc48:	b	1fad4 <__printf_chk@plt+0xeb80>
   1fc4c:	ldrd	r2, [r4, #32]
   1fc50:	cmp	r2, r3
   1fc54:	beq	1fe38 <__printf_chk@plt+0xeee4>
   1fc58:	cmp	r6, r3
   1fc5c:	beq	1fc70 <__printf_chk@plt+0xed1c>
   1fc60:	mov	r1, r4
   1fc64:	ldr	r0, [sp, #8]
   1fc68:	bl	1f8e8 <__printf_chk@plt+0xe994>
   1fc6c:	ldr	r3, [r4]
   1fc70:	cmp	r7, r3
   1fc74:	ble	1fff0 <__printf_chk@plt+0xf09c>
   1fc78:	sub	r1, r3, #-1073741823	; 0xc0000001
   1fc7c:	ldr	r2, [sp, #8]
   1fc80:	add	r1, r2, r1, lsl #2
   1fc84:	b	1fc98 <__printf_chk@plt+0xed44>
   1fc88:	add	r3, r3, #1
   1fc8c:	cmp	r3, r7
   1fc90:	str	r3, [r4]
   1fc94:	beq	1fff0 <__printf_chk@plt+0xf09c>
   1fc98:	ldr	r2, [r1, #4]!
   1fc9c:	ldrb	r0, [r2]
   1fca0:	cmp	r0, #45	; 0x2d
   1fca4:	bne	1fc88 <__printf_chk@plt+0xed34>
   1fca8:	ldrb	r2, [r2, #1]
   1fcac:	cmp	r2, #0
   1fcb0:	beq	1fc88 <__printf_chk@plt+0xed34>
   1fcb4:	ldr	r6, [r4]
   1fcb8:	str	r3, [r4, #36]	; 0x24
   1fcbc:	b	1fb5c <__printf_chk@plt+0xec08>
   1fcc0:	ldrb	r3, [r5, #1]
   1fcc4:	cmp	r3, #0
   1fcc8:	beq	1fbc8 <__printf_chk@plt+0xec74>
   1fccc:	sub	r0, r3, #45	; 0x2d
   1fcd0:	ldr	r3, [sp, #12]
   1fcd4:	clz	r0, r0
   1fcd8:	cmp	r3, #0
   1fcdc:	lsr	r0, r0, #5
   1fce0:	moveq	r0, #0
   1fce4:	add	r0, r0, #1
   1fce8:	add	r5, r5, r0
   1fcec:	str	r5, [r4, #20]
   1fcf0:	b	1fa1c <__printf_chk@plt+0xeac8>
   1fcf4:	cmp	r2, #59	; 0x3b
   1fcf8:	bne	1facc <__printf_chk@plt+0xeb78>
   1fcfc:	ldrb	r2, [r5, #1]
   1fd00:	ldr	r3, [r4]
   1fd04:	cmp	r2, #0
   1fd08:	beq	20214 <__printf_chk@plt+0xf2c0>
   1fd0c:	add	r3, r3, #1
   1fd10:	str	r3, [r4]
   1fd14:	str	r6, [r4, #12]
   1fd18:	str	r6, [r4, #20]
   1fd1c:	ldrb	r5, [r6]
   1fd20:	cmp	r5, #0
   1fd24:	cmpne	r5, #61	; 0x3d
   1fd28:	beq	20410 <__printf_chk@plt+0xf4bc>
   1fd2c:	mov	r3, r6
   1fd30:	ldrb	r5, [r3, #1]!
   1fd34:	cmp	r5, #0
   1fd38:	cmpne	r5, #61	; 0x3d
   1fd3c:	bne	1fd30 <__printf_chk@plt+0xeddc>
   1fd40:	str	r3, [sp, #20]
   1fd44:	ldr	sl, [sp, #12]
   1fd48:	ldr	r3, [sl]
   1fd4c:	cmp	r3, #0
   1fd50:	beq	20438 <__printf_chk@plt+0xf4e4>
   1fd54:	ldr	r2, [sp, #20]
   1fd58:	mov	r8, #0
   1fd5c:	str	r5, [sp, #24]
   1fd60:	str	r7, [sp, #28]
   1fd64:	str	r4, [sp, #108]	; 0x6c
   1fd68:	sub	fp, r2, r6
   1fd6c:	mov	r5, r8
   1fd70:	mov	r7, r8
   1fd74:	mov	r4, r3
   1fd78:	str	r8, [sp, #12]
   1fd7c:	mov	r2, fp
   1fd80:	mov	r1, r6
   1fd84:	mov	r0, r4
   1fd88:	bl	10d44 <strncmp@plt>
   1fd8c:	cmp	r0, #0
   1fd90:	mov	r0, r4
   1fd94:	bne	1fdb4 <__printf_chk@plt+0xee60>
   1fd98:	bl	10e64 <strlen@plt>
   1fd9c:	cmp	r0, fp
   1fda0:	beq	2035c <__printf_chk@plt+0xf408>
   1fda4:	cmp	r5, #0
   1fda8:	moveq	r5, sl
   1fdac:	movne	r7, #1
   1fdb0:	streq	r8, [sp, #12]
   1fdb4:	ldr	r4, [sl, #16]!
   1fdb8:	add	r8, r8, #1
   1fdbc:	cmp	r4, #0
   1fdc0:	bne	1fd7c <__printf_chk@plt+0xee28>
   1fdc4:	mov	r3, r7
   1fdc8:	cmp	r3, #0
   1fdcc:	mov	r8, r5
   1fdd0:	ldr	r7, [sp, #28]
   1fdd4:	ldr	r5, [sp, #24]
   1fdd8:	ldr	r4, [sp, #108]	; 0x6c
   1fddc:	bne	203ac <__printf_chk@plt+0xf458>
   1fde0:	cmp	r8, #0
   1fde4:	beq	20438 <__printf_chk@plt+0xf4e4>
   1fde8:	cmp	r5, #0
   1fdec:	ldr	r3, [r8, #4]
   1fdf0:	beq	2030c <__printf_chk@plt+0xf3b8>
   1fdf4:	cmp	r3, #0
   1fdf8:	beq	20458 <__printf_chk@plt+0xf504>
   1fdfc:	ldr	r3, [sp, #20]
   1fe00:	add	r3, r3, #1
   1fe04:	str	r3, [r4, #12]
   1fe08:	mov	r0, r6
   1fe0c:	bl	10e64 <strlen@plt>
   1fe10:	ldr	r3, [sp, #96]	; 0x60
   1fe14:	cmp	r3, #0
   1fe18:	ldrne	r2, [sp, #12]
   1fe1c:	add	r0, r6, r0
   1fe20:	str	r0, [r4, #20]
   1fe24:	strne	r2, [r3]
   1fe28:	ldrd	r2, [r8, #8]
   1fe2c:	cmp	r2, #0
   1fe30:	bne	20094 <__printf_chk@plt+0xf140>
   1fe34:	b	1fad4 <__printf_chk@plt+0xeb80>
   1fe38:	cmp	r6, r3
   1fe3c:	strne	r6, [r4, #32]
   1fe40:	movne	r3, r6
   1fe44:	b	1fc70 <__printf_chk@plt+0xed1c>
   1fe48:	ldr	r3, [sp, #104]	; 0x68
   1fe4c:	ldr	r5, [r4, #20]
   1fe50:	str	r3, [r4, #28]
   1fe54:	ldrb	r3, [r9]
   1fe58:	cmp	r3, #45	; 0x2d
   1fe5c:	beq	1feb4 <__printf_chk@plt+0xef60>
   1fe60:	cmp	r3, #43	; 0x2b
   1fe64:	movne	r3, #1
   1fe68:	strne	r3, [r4, #24]
   1fe6c:	bne	1fc28 <__printf_chk@plt+0xecd4>
   1fe70:	mov	r3, #0
   1fe74:	add	r9, r9, #1
   1fe78:	str	r3, [r4, #24]
   1fe7c:	b	1fc28 <__printf_chk@plt+0xecd4>
   1fe80:	ldrb	r1, [r0, #2]
   1fe84:	ldrb	r2, [r5, #1]
   1fe88:	cmp	r1, #58	; 0x3a
   1fe8c:	beq	20174 <__printf_chk@plt+0xf220>
   1fe90:	cmp	r2, #0
   1fe94:	ldr	r2, [r4]
   1fe98:	beq	201c8 <__printf_chk@plt+0xf274>
   1fe9c:	add	r2, r2, #1
   1fea0:	str	r2, [r4]
   1fea4:	str	r6, [r4, #12]
   1fea8:	mov	r2, #0
   1feac:	str	r2, [r4, #20]
   1feb0:	b	1fad4 <__printf_chk@plt+0xeb80>
   1feb4:	mov	r3, #2
   1feb8:	add	r9, r9, #1
   1febc:	str	r3, [r4, #24]
   1fec0:	b	1fc28 <__printf_chk@plt+0xecd4>
   1fec4:	ldrb	r3, [r5]
   1fec8:	mov	fp, r5
   1fecc:	cmp	r3, #0
   1fed0:	cmpne	r3, #61	; 0x3d
   1fed4:	str	r3, [sp, #52]	; 0x34
   1fed8:	beq	1feec <__printf_chk@plt+0xef98>
   1fedc:	ldrb	r3, [fp, #1]!
   1fee0:	cmp	r3, #0
   1fee4:	cmpne	r3, #61	; 0x3d
   1fee8:	bne	1fedc <__printf_chk@plt+0xef88>
   1feec:	ldr	r3, [sp, #12]
   1fef0:	ldr	r6, [r3]
   1fef4:	cmp	r6, #0
   1fef8:	beq	200c0 <__printf_chk@plt+0xf16c>
   1fefc:	mov	sl, r3
   1ff00:	mov	r8, #0
   1ff04:	sub	r2, fp, r5
   1ff08:	mvn	r3, #0
   1ff0c:	str	r7, [sp, #40]	; 0x28
   1ff10:	str	r9, [sp, #44]	; 0x2c
   1ff14:	str	r4, [sp, #108]	; 0x6c
   1ff18:	mov	r9, sl
   1ff1c:	str	r3, [sp, #24]
   1ff20:	str	fp, [sp, #36]	; 0x24
   1ff24:	mov	r7, r2
   1ff28:	mov	sl, r8
   1ff2c:	mov	r4, r8
   1ff30:	b	1ff64 <__printf_chk@plt+0xf010>
   1ff34:	ldr	r3, [sp, #100]	; 0x64
   1ff38:	cmp	r3, #0
   1ff3c:	bne	1ff50 <__printf_chk@plt+0xeffc>
   1ff40:	ldr	r1, [sl, #4]
   1ff44:	ldr	r2, [r9, #4]
   1ff48:	cmp	r1, r2
   1ff4c:	beq	1fff8 <__printf_chk@plt+0xf0a4>
   1ff50:	mov	r4, #1
   1ff54:	ldr	r6, [r9, #16]!
   1ff58:	add	r8, r8, #1
   1ff5c:	cmp	r6, #0
   1ff60:	beq	1ffac <__printf_chk@plt+0xf058>
   1ff64:	mov	r2, r7
   1ff68:	mov	r1, r5
   1ff6c:	mov	r0, r6
   1ff70:	bl	10d44 <strncmp@plt>
   1ff74:	cmp	r0, #0
   1ff78:	bne	1ff54 <__printf_chk@plt+0xf000>
   1ff7c:	mov	r0, r6
   1ff80:	bl	10e64 <strlen@plt>
   1ff84:	cmp	r0, r7
   1ff88:	beq	20034 <__printf_chk@plt+0xf0e0>
   1ff8c:	cmp	sl, #0
   1ff90:	bne	1ff34 <__printf_chk@plt+0xefe0>
   1ff94:	mov	sl, r9
   1ff98:	ldr	r6, [r9, #16]!
   1ff9c:	str	r8, [sp, #24]
   1ffa0:	cmp	r6, #0
   1ffa4:	add	r8, r8, #1
   1ffa8:	bne	1ff64 <__printf_chk@plt+0xf010>
   1ffac:	mov	r3, r4
   1ffb0:	cmp	r3, #0
   1ffb4:	ldr	fp, [sp, #36]	; 0x24
   1ffb8:	ldr	r7, [sp, #40]	; 0x28
   1ffbc:	ldr	r9, [sp, #44]	; 0x2c
   1ffc0:	ldr	r4, [sp, #108]	; 0x6c
   1ffc4:	bne	20190 <__printf_chk@plt+0xf23c>
   1ffc8:	cmp	sl, #0
   1ffcc:	beq	200c0 <__printf_chk@plt+0xf16c>
   1ffd0:	ldr	r8, [sp, #24]
   1ffd4:	mov	r6, sl
   1ffd8:	b	20048 <__printf_chk@plt+0xf0f4>
   1ffdc:	mov	r2, #2
   1ffe0:	add	r9, r9, #1
   1ffe4:	str	r3, [r4, #16]
   1ffe8:	str	r2, [r4, #24]
   1ffec:	b	1fb34 <__printf_chk@plt+0xebe0>
   1fff0:	mov	r6, r3
   1fff4:	b	1fcb8 <__printf_chk@plt+0xed64>
   1fff8:	ldr	r1, [sl, #8]
   1fffc:	ldr	r2, [r9, #8]
   20000:	cmp	r1, r2
   20004:	bne	1ff50 <__printf_chk@plt+0xeffc>
   20008:	ldr	r1, [sl, #12]
   2000c:	ldr	r2, [r9, #12]
   20010:	cmp	r1, r2
   20014:	movne	r4, #1
   20018:	b	1ff54 <__printf_chk@plt+0xf000>
   2001c:	ldr	r3, [sp, #16]
   20020:	cmp	r3, #0
   20024:	bne	20148 <__printf_chk@plt+0xf1f4>
   20028:	str	r8, [r4, #8]
   2002c:	mov	r3, #63	; 0x3f
   20030:	b	1fad4 <__printf_chk@plt+0xeb80>
   20034:	mov	r6, r9
   20038:	ldr	fp, [sp, #36]	; 0x24
   2003c:	ldr	r7, [sp, #40]	; 0x28
   20040:	ldr	r9, [sp, #44]	; 0x2c
   20044:	ldr	r4, [sp, #108]	; 0x6c
   20048:	ldr	r3, [sp, #20]
   2004c:	ldr	r2, [r6, #4]
   20050:	add	r3, r3, #1
   20054:	str	r3, [r4]
   20058:	ldrb	r1, [fp]
   2005c:	cmp	r1, #0
   20060:	bne	200ac <__printf_chk@plt+0xf158>
   20064:	cmp	r2, #1
   20068:	beq	201e8 <__printf_chk@plt+0xf294>
   2006c:	mov	r0, r5
   20070:	bl	10e64 <strlen@plt>
   20074:	ldr	r3, [sp, #96]	; 0x60
   20078:	cmp	r3, #0
   2007c:	add	r0, r5, r0
   20080:	str	r0, [r4, #20]
   20084:	strne	r8, [r3]
   20088:	ldrd	r2, [r6, #8]
   2008c:	cmp	r2, #0
   20090:	beq	1fad4 <__printf_chk@plt+0xeb80>
   20094:	str	r3, [r2]
   20098:	mov	r3, #0
   2009c:	b	1fad4 <__printf_chk@plt+0xeb80>
   200a0:	mov	r3, r6
   200a4:	str	r6, [r4, #32]
   200a8:	b	1fbb0 <__printf_chk@plt+0xec5c>
   200ac:	cmp	r2, #0
   200b0:	beq	20260 <__printf_chk@plt+0xf30c>
   200b4:	add	r3, fp, #1
   200b8:	str	r3, [r4, #12]
   200bc:	b	2006c <__printf_chk@plt+0xf118>
   200c0:	ldr	r3, [sp, #100]	; 0x64
   200c4:	cmp	r3, #0
   200c8:	beq	202cc <__printf_chk@plt+0xf378>
   200cc:	ldr	r3, [sp, #28]
   200d0:	cmp	r3, #45	; 0x2d
   200d4:	beq	203dc <__printf_chk@plt+0xf488>
   200d8:	ldr	r1, [sp, #52]	; 0x34
   200dc:	mov	r0, r9
   200e0:	bl	10f48 <strchr@plt>
   200e4:	cmp	r0, #0
   200e8:	bne	1fa80 <__printf_chk@plt+0xeb2c>
   200ec:	ldr	r3, [sp, #16]
   200f0:	cmp	r3, #0
   200f4:	beq	20124 <__printf_chk@plt+0xf1d0>
   200f8:	ldr	r3, [sp, #32]
   200fc:	ldr	r1, [pc, #1108]	; 20558 <__printf_chk@plt+0xf604>
   20100:	ldr	r2, [sp, #8]
   20104:	ldrb	r3, [r3]
   20108:	str	r5, [sp]
   2010c:	ldr	r0, [r1]
   20110:	ldr	r2, [r2]
   20114:	ldr	r1, [pc, #1088]	; 2055c <__printf_chk@plt+0xf608>
   20118:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   2011c:	ldr	r3, [r4]
   20120:	str	r3, [sp, #20]
   20124:	ldr	r3, [sp, #20]
   20128:	ldr	r2, [pc, #1072]	; 20560 <__printf_chk@plt+0xf60c>
   2012c:	add	r1, r3, #1
   20130:	mov	r3, #0
   20134:	str	r3, [r4, #8]
   20138:	str	r1, [r4]
   2013c:	str	r2, [r4, #20]
   20140:	mov	r3, #63	; 0x3f
   20144:	b	1fad4 <__printf_chk@plt+0xeb80>
   20148:	ldr	r1, [r4, #28]
   2014c:	ldr	r3, [pc, #1028]	; 20558 <__printf_chk@plt+0xf604>
   20150:	ldr	r2, [sp, #8]
   20154:	cmp	r1, #0
   20158:	ldr	r0, [r3]
   2015c:	ldr	r2, [r2]
   20160:	mov	r3, r8
   20164:	ldrne	r1, [pc, #1016]	; 20564 <__printf_chk@plt+0xf610>
   20168:	ldreq	r1, [pc, #1016]	; 20568 <__printf_chk@plt+0xf614>
   2016c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20170:	b	20028 <__printf_chk@plt+0xf0d4>
   20174:	cmp	r2, #0
   20178:	strne	r6, [r4, #12]
   2017c:	ldrne	r2, [r4]
   20180:	streq	r2, [r4, #12]
   20184:	addne	r2, r2, #1
   20188:	strne	r2, [r4]
   2018c:	b	1fea8 <__printf_chk@plt+0xef54>
   20190:	ldr	r3, [sp, #16]
   20194:	cmp	r3, #0
   20198:	bne	20234 <__printf_chk@plt+0xf2e0>
   2019c:	mov	r0, r5
   201a0:	bl	10e64 <strlen@plt>
   201a4:	ldr	r3, [sp, #20]
   201a8:	add	r2, r3, #1
   201ac:	mov	r3, #0
   201b0:	str	r3, [r4, #8]
   201b4:	str	r2, [r4]
   201b8:	mov	r3, #63	; 0x3f
   201bc:	add	r0, r5, r0
   201c0:	str	r0, [r4, #20]
   201c4:	b	1fad4 <__printf_chk@plt+0xeb80>
   201c8:	cmp	r7, r2
   201cc:	beq	20338 <__printf_chk@plt+0xf3e4>
   201d0:	ldr	r1, [sp, #8]
   201d4:	ldr	r1, [r1, r2, lsl #2]
   201d8:	add	r2, r2, #1
   201dc:	str	r1, [r4, #12]
   201e0:	str	r2, [r4]
   201e4:	b	1fea8 <__printf_chk@plt+0xef54>
   201e8:	cmp	r3, r7
   201ec:	bge	20374 <__printf_chk@plt+0xf420>
   201f0:	ldr	r2, [sp, #48]	; 0x30
   201f4:	ldr	r3, [sp, #8]
   201f8:	add	r3, r3, r2
   201fc:	ldr	r2, [sp, #20]
   20200:	ldr	r3, [r3, #4]
   20204:	add	r2, r2, #2
   20208:	str	r2, [r4]
   2020c:	str	r3, [r4, #12]
   20210:	b	2006c <__printf_chk@plt+0xf118>
   20214:	cmp	r7, r3
   20218:	beq	203ec <__printf_chk@plt+0xf498>
   2021c:	ldr	r2, [sp, #8]
   20220:	ldr	r6, [r2, r3, lsl #2]
   20224:	add	r3, r3, #1
   20228:	str	r6, [r4, #12]
   2022c:	str	r3, [r4]
   20230:	b	1fd18 <__printf_chk@plt+0xedc4>
   20234:	ldr	r1, [pc, #796]	; 20558 <__printf_chk@plt+0xf604>
   20238:	ldr	r2, [sp, #8]
   2023c:	ldr	r3, [sp, #32]
   20240:	ldr	r0, [r1]
   20244:	ldr	r2, [r2]
   20248:	ldr	r1, [pc, #796]	; 2056c <__printf_chk@plt+0xf618>
   2024c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20250:	ldr	r3, [r4]
   20254:	ldr	r5, [r4, #20]
   20258:	str	r3, [sp, #20]
   2025c:	b	2019c <__printf_chk@plt+0xf248>
   20260:	ldr	r3, [sp, #16]
   20264:	cmp	r3, #0
   20268:	beq	202ac <__printf_chk@plt+0xf358>
   2026c:	ldr	r2, [sp, #8]
   20270:	ldr	r3, [sp, #20]
   20274:	ldr	r1, [r2, r3, lsl #2]
   20278:	ldr	r3, [pc, #728]	; 20558 <__printf_chk@plt+0xf604>
   2027c:	ldr	r2, [r2]
   20280:	ldrb	ip, [r1, #1]
   20284:	ldr	r0, [r3]
   20288:	ldr	r3, [r6]
   2028c:	cmp	ip, #45	; 0x2d
   20290:	beq	20448 <__printf_chk@plt+0xf4f4>
   20294:	ldrb	r1, [r1]
   20298:	str	r3, [sp]
   2029c:	mov	r3, r1
   202a0:	ldr	r1, [pc, #712]	; 20570 <__printf_chk@plt+0xf61c>
   202a4:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   202a8:	ldr	r5, [r4, #20]
   202ac:	mov	r0, r5
   202b0:	bl	10e64 <strlen@plt>
   202b4:	ldr	r2, [r6, #12]
   202b8:	mov	r3, #63	; 0x3f
   202bc:	str	r2, [r4, #8]
   202c0:	add	r0, r5, r0
   202c4:	str	r0, [r4, #20]
   202c8:	b	1fad4 <__printf_chk@plt+0xeb80>
   202cc:	ldr	r3, [sp, #16]
   202d0:	cmp	r3, #0
   202d4:	beq	20124 <__printf_chk@plt+0xf1d0>
   202d8:	ldr	r3, [sp, #28]
   202dc:	cmp	r3, #45	; 0x2d
   202e0:	bne	200f8 <__printf_chk@plt+0xf1a4>
   202e4:	ldr	r1, [pc, #620]	; 20558 <__printf_chk@plt+0xf604>
   202e8:	ldr	r2, [sp, #8]
   202ec:	mov	r3, r5
   202f0:	ldr	r0, [r1]
   202f4:	ldr	r2, [r2]
   202f8:	ldr	r1, [pc, #628]	; 20574 <__printf_chk@plt+0xf620>
   202fc:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20300:	ldr	r3, [r4]
   20304:	str	r3, [sp, #20]
   20308:	b	20124 <__printf_chk@plt+0xf1d0>
   2030c:	cmp	r3, #1
   20310:	bne	1fe08 <__printf_chk@plt+0xeeb4>
   20314:	ldr	r3, [r4]
   20318:	cmp	r3, r7
   2031c:	bge	204cc <__printf_chk@plt+0xf578>
   20320:	ldr	r2, [sp, #8]
   20324:	ldr	r2, [r2, r3, lsl #2]
   20328:	add	r3, r3, #1
   2032c:	str	r2, [r4, #12]
   20330:	str	r3, [r4]
   20334:	b	1fe08 <__printf_chk@plt+0xeeb4>
   20338:	ldr	r3, [sp, #16]
   2033c:	cmp	r3, #0
   20340:	bne	20418 <__printf_chk@plt+0xf4c4>
   20344:	str	r8, [r4, #8]
   20348:	ldrb	r3, [r9]
   2034c:	cmp	r3, #58	; 0x3a
   20350:	moveq	r3, #58	; 0x3a
   20354:	movne	r3, #63	; 0x3f
   20358:	b	1fea8 <__printf_chk@plt+0xef54>
   2035c:	str	r8, [sp, #12]
   20360:	ldr	r5, [sp, #24]
   20364:	ldr	r7, [sp, #28]
   20368:	ldr	r4, [sp, #108]	; 0x6c
   2036c:	mov	r8, sl
   20370:	b	1fde8 <__printf_chk@plt+0xee94>
   20374:	ldr	r3, [sp, #16]
   20378:	cmp	r3, #0
   2037c:	bne	2047c <__printf_chk@plt+0xf528>
   20380:	mov	r0, r5
   20384:	bl	10e64 <strlen@plt>
   20388:	ldr	r3, [r6, #12]
   2038c:	str	r3, [r4, #8]
   20390:	add	r0, r5, r0
   20394:	str	r0, [r4, #20]
   20398:	ldrb	r3, [r9]
   2039c:	cmp	r3, #58	; 0x3a
   203a0:	moveq	r3, #58	; 0x3a
   203a4:	bne	2002c <__printf_chk@plt+0xf0d8>
   203a8:	b	1fad4 <__printf_chk@plt+0xeb80>
   203ac:	ldr	r3, [sp, #16]
   203b0:	ldr	r5, [r4]
   203b4:	cmp	r3, #0
   203b8:	bne	204a4 <__printf_chk@plt+0xf550>
   203bc:	mov	r0, r6
   203c0:	bl	10e64 <strlen@plt>
   203c4:	add	r5, r5, #1
   203c8:	str	r5, [r4]
   203cc:	mov	r3, #63	; 0x3f
   203d0:	add	r0, r6, r0
   203d4:	str	r0, [r4, #20]
   203d8:	b	1fad4 <__printf_chk@plt+0xeb80>
   203dc:	ldr	r3, [sp, #16]
   203e0:	cmp	r3, #0
   203e4:	bne	202e4 <__printf_chk@plt+0xf390>
   203e8:	b	20124 <__printf_chk@plt+0xf1d0>
   203ec:	ldr	r3, [sp, #16]
   203f0:	cmp	r3, #0
   203f4:	bne	204e8 <__printf_chk@plt+0xf594>
   203f8:	str	r8, [r4, #8]
   203fc:	ldrb	r3, [r9]
   20400:	cmp	r3, #58	; 0x3a
   20404:	moveq	r3, #58	; 0x3a
   20408:	movne	r3, #63	; 0x3f
   2040c:	b	1fad4 <__printf_chk@plt+0xeb80>
   20410:	str	r6, [sp, #20]
   20414:	b	1fd44 <__printf_chk@plt+0xedf0>
   20418:	ldr	r3, [sp, #8]
   2041c:	ldr	r1, [pc, #308]	; 20558 <__printf_chk@plt+0xf604>
   20420:	ldr	r2, [r3]
   20424:	ldr	r0, [r1]
   20428:	mov	r3, r8
   2042c:	ldr	r1, [pc, #324]	; 20578 <__printf_chk@plt+0xf624>
   20430:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20434:	b	20344 <__printf_chk@plt+0xf3f0>
   20438:	mov	r3, #0
   2043c:	str	r3, [r4, #20]
   20440:	mov	r3, #87	; 0x57
   20444:	b	1fad4 <__printf_chk@plt+0xeb80>
   20448:	ldr	r1, [pc, #300]	; 2057c <__printf_chk@plt+0xf628>
   2044c:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20450:	ldr	r5, [r4, #20]
   20454:	b	202ac <__printf_chk@plt+0xf358>
   20458:	ldr	r3, [sp, #16]
   2045c:	cmp	r3, #0
   20460:	bne	20508 <__printf_chk@plt+0xf5b4>
   20464:	mov	r0, r6
   20468:	bl	10e64 <strlen@plt>
   2046c:	mov	r3, #63	; 0x3f
   20470:	add	r0, r6, r0
   20474:	str	r0, [r4, #20]
   20478:	b	1fad4 <__printf_chk@plt+0xeb80>
   2047c:	ldr	r2, [sp, #8]
   20480:	ldr	r0, [sp, #20]
   20484:	ldr	r1, [pc, #204]	; 20558 <__printf_chk@plt+0xf604>
   20488:	ldr	r3, [r2, r0, lsl #2]
   2048c:	ldr	r0, [r1]
   20490:	ldr	r2, [r2]
   20494:	ldr	r1, [pc, #228]	; 20580 <__printf_chk@plt+0xf62c>
   20498:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   2049c:	ldr	r5, [r4, #20]
   204a0:	b	20380 <__printf_chk@plt+0xf42c>
   204a4:	ldr	r2, [sp, #8]
   204a8:	ldr	r1, [pc, #168]	; 20558 <__printf_chk@plt+0xf604>
   204ac:	ldr	r3, [r2, r5, lsl #2]
   204b0:	ldr	r0, [r1]
   204b4:	ldr	r2, [r2]
   204b8:	ldr	r1, [pc, #196]	; 20584 <__printf_chk@plt+0xf630>
   204bc:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   204c0:	ldr	r6, [r4, #20]
   204c4:	ldr	r5, [r4]
   204c8:	b	203bc <__printf_chk@plt+0xf468>
   204cc:	ldr	r2, [sp, #16]
   204d0:	cmp	r2, #0
   204d4:	bne	2052c <__printf_chk@plt+0xf5d8>
   204d8:	ldr	r5, [r4, #20]
   204dc:	mov	r0, r5
   204e0:	bl	10e64 <strlen@plt>
   204e4:	b	20390 <__printf_chk@plt+0xf43c>
   204e8:	ldr	r3, [sp, #8]
   204ec:	ldr	r1, [pc, #100]	; 20558 <__printf_chk@plt+0xf604>
   204f0:	ldr	r2, [r3]
   204f4:	ldr	r0, [r1]
   204f8:	mov	r3, r8
   204fc:	ldr	r1, [pc, #116]	; 20578 <__printf_chk@plt+0xf624>
   20500:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20504:	b	203f8 <__printf_chk@plt+0xf4a4>
   20508:	ldr	r1, [pc, #72]	; 20558 <__printf_chk@plt+0xf604>
   2050c:	ldr	r2, [sp, #8]
   20510:	ldr	r3, [r8]
   20514:	ldr	r0, [r1]
   20518:	ldr	r2, [r2]
   2051c:	ldr	r1, [pc, #100]	; 20588 <__printf_chk@plt+0xf634>
   20520:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   20524:	ldr	r6, [r4, #20]
   20528:	b	20464 <__printf_chk@plt+0xf510>
   2052c:	ldr	r0, [sp, #8]
   20530:	ldr	r1, [pc, #32]	; 20558 <__printf_chk@plt+0xf604>
   20534:	sub	r3, r3, #-1073741823	; 0xc0000001
   20538:	ldr	r2, [r0]
   2053c:	ldr	r3, [r0, r3, lsl #2]
   20540:	ldr	r0, [r1]
   20544:	ldr	r1, [pc, #52]	; 20580 <__printf_chk@plt+0xf62c>
   20548:	bl	21cd8 <_ZdlPv@@Base+0x1228>
   2054c:	b	204d8 <__printf_chk@plt+0xf584>
   20550:	andeq	sl, r2, ip, lsr r1
   20554:	andeq	sl, r2, ip, lsr #2
   20558:	andeq	ip, r3, r8, asr #29
   2055c:	andeq	sl, r2, r8, lsl #4
   20560:	andeq	r5, r2, r4, lsr #25
   20564:	andeq	sl, r2, r8, lsr #4
   20568:	andeq	sl, r2, r4, asr #4
   2056c:	andeq	sl, r2, r0, asr #2
   20570:	muleq	r2, r0, r1
   20574:	andeq	sl, r2, r8, ror #3
   20578:	andeq	sl, r2, r0, ror #4
   2057c:	andeq	sl, r2, r0, ror #2
   20580:	andeq	sl, r2, r0, asr #3
   20584:	andeq	sl, r2, r8, lsl #5
   20588:	andeq	sl, r2, ip, lsr #5
   2058c:	push	{r4, r5, r6, lr}
   20590:	sub	sp, sp, #16
   20594:	ldr	r5, [pc, #80]	; 205ec <__printf_chk@plt+0xf698>
   20598:	ldr	ip, [sp, #32]
   2059c:	ldr	r6, [sp, #36]	; 0x24
   205a0:	str	ip, [sp]
   205a4:	ldr	ip, [sp, #40]	; 0x28
   205a8:	ldr	r4, [pc, #64]	; 205f0 <__printf_chk@plt+0xf69c>
   205ac:	ldr	lr, [r5]
   205b0:	stmib	sp, {r6, ip}
   205b4:	ldr	ip, [r5, #4]
   205b8:	str	r4, [sp, #12]
   205bc:	str	ip, [r4, #4]
   205c0:	str	lr, [r4]
   205c4:	bl	1f9ac <__printf_chk@plt+0xea58>
   205c8:	ldr	r3, [pc, #36]	; 205f4 <__printf_chk@plt+0xf6a0>
   205cc:	ldr	ip, [r4]
   205d0:	ldr	r1, [r4, #8]
   205d4:	ldr	r2, [r4, #12]
   205d8:	str	ip, [r5]
   205dc:	str	r1, [r5, #8]
   205e0:	str	r2, [r3]
   205e4:	add	sp, sp, #16
   205e8:	pop	{r4, r5, r6, pc}
   205ec:	andeq	ip, r3, r8, lsr #27
   205f0:	andeq	r0, r4, r8, ror #5
   205f4:	andeq	r0, r4, r0, ror r3
   205f8:	push	{lr}		; (str lr, [sp, #-4]!)
   205fc:	mov	r3, #0
   20600:	sub	sp, sp, #20
   20604:	mov	ip, #1
   20608:	str	r3, [sp]
   2060c:	stmib	sp, {r3, ip}
   20610:	bl	2058c <__printf_chk@plt+0xf638>
   20614:	add	sp, sp, #20
   20618:	pop	{pc}		; (ldr pc, [sp], #4)
   2061c:	push	{lr}		; (str lr, [sp, #-4]!)
   20620:	sub	sp, sp, #20
   20624:	mov	ip, #0
   20628:	ldr	lr, [sp, #24]
   2062c:	str	ip, [sp, #8]
   20630:	str	lr, [sp]
   20634:	str	ip, [sp, #4]
   20638:	bl	2058c <__printf_chk@plt+0xf638>
   2063c:	add	sp, sp, #20
   20640:	pop	{pc}		; (ldr pc, [sp], #4)
   20644:	push	{lr}		; (str lr, [sp, #-4]!)
   20648:	sub	sp, sp, #20
   2064c:	ldr	ip, [sp, #24]
   20650:	ldr	lr, [sp, #28]
   20654:	str	ip, [sp]
   20658:	mov	ip, #0
   2065c:	str	lr, [sp, #12]
   20660:	str	ip, [sp, #8]
   20664:	str	ip, [sp, #4]
   20668:	bl	1f9ac <__printf_chk@plt+0xea58>
   2066c:	add	sp, sp, #20
   20670:	pop	{pc}		; (ldr pc, [sp], #4)
   20674:	push	{lr}		; (str lr, [sp, #-4]!)
   20678:	sub	sp, sp, #20
   2067c:	mov	lr, #0
   20680:	ldr	ip, [sp, #24]
   20684:	str	ip, [sp]
   20688:	mov	ip, #1
   2068c:	stmib	sp, {ip, lr}
   20690:	bl	2058c <__printf_chk@plt+0xf638>
   20694:	add	sp, sp, #20
   20698:	pop	{pc}		; (ldr pc, [sp], #4)
   2069c:	push	{lr}		; (str lr, [sp, #-4]!)
   206a0:	sub	sp, sp, #20
   206a4:	ldr	lr, [sp, #24]
   206a8:	ldr	ip, [sp, #28]
   206ac:	str	lr, [sp]
   206b0:	str	ip, [sp, #12]
   206b4:	mov	lr, #0
   206b8:	mov	ip, #1
   206bc:	stmib	sp, {ip, lr}
   206c0:	bl	1f9ac <__printf_chk@plt+0xea58>
   206c4:	add	sp, sp, #20
   206c8:	pop	{pc}		; (ldr pc, [sp], #4)
   206cc:	push	{r4, lr}
   206d0:	sub	sp, sp, #16
   206d4:	ldr	r4, [pc, #80]	; 2072c <__printf_chk@plt+0xf7d8>
   206d8:	ldr	r1, [pc, #80]	; 20730 <__printf_chk@plt+0xf7dc>
   206dc:	mov	r0, sp
   206e0:	ldr	r3, [r4]
   206e4:	str	r3, [sp, #12]
   206e8:	bl	21340 <_ZdlPv@@Base+0x890>
   206ec:	ldr	r3, [pc, #64]	; 20734 <__printf_chk@plt+0xf7e0>
   206f0:	mov	r0, sp
   206f4:	ldr	r1, [r3]
   206f8:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   206fc:	mov	r0, sp
   20700:	bl	2142c <_ZdlPv@@Base+0x97c>
   20704:	ldr	r2, [sp, #12]
   20708:	ldr	r3, [r4]
   2070c:	cmp	r2, r3
   20710:	bne	2071c <__printf_chk@plt+0xf7c8>
   20714:	add	sp, sp, #16
   20718:	pop	{r4, pc}
   2071c:	bl	10de0 <__stack_chk_fail@plt>
   20720:	mov	r0, sp
   20724:	bl	2142c <_ZdlPv@@Base+0x97c>
   20728:	bl	10dec <__cxa_end_cleanup@plt>
   2072c:			; <UNDEFINED> instruction: 0x0003bdb8
   20730:	ldrdeq	sl, [r2], -ip
   20734:	andeq	ip, r3, ip, asr #29
   20738:	push	{r4, lr}
   2073c:	sub	sp, sp, #16
   20740:	ldr	r4, [pc, #80]	; 20798 <__printf_chk@plt+0xf844>
   20744:	ldr	r1, [pc, #80]	; 2079c <__printf_chk@plt+0xf848>
   20748:	mov	r0, sp
   2074c:	ldr	r3, [r4]
   20750:	str	r3, [sp, #12]
   20754:	bl	21340 <_ZdlPv@@Base+0x890>
   20758:	ldr	r3, [pc, #64]	; 207a0 <__printf_chk@plt+0xf84c>
   2075c:	mov	r0, sp
   20760:	ldr	r1, [r3]
   20764:	bl	21bd4 <_ZdlPv@@Base+0x1124>
   20768:	mov	r0, sp
   2076c:	bl	2142c <_ZdlPv@@Base+0x97c>
   20770:	ldr	r2, [sp, #12]
   20774:	ldr	r3, [r4]
   20778:	cmp	r2, r3
   2077c:	bne	20788 <__printf_chk@plt+0xf834>
   20780:	add	sp, sp, #16
   20784:	pop	{r4, pc}
   20788:	bl	10de0 <__stack_chk_fail@plt>
   2078c:	mov	r0, sp
   20790:	bl	2142c <_ZdlPv@@Base+0x97c>
   20794:	bl	10dec <__cxa_end_cleanup@plt>
   20798:			; <UNDEFINED> instruction: 0x0003bdb8
   2079c:	strdeq	sl, [r2], -r8
   207a0:	andeq	ip, r3, ip, asr #29
   207a4:	subs	r2, r0, #0
   207a8:	bge	207f8 <__printf_chk@plt+0xf8a4>
   207ac:	push	{lr}		; (str lr, [sp, #-4]!)
   207b0:	ldr	r1, [pc, #108]	; 20824 <__printf_chk@plt+0xf8d0>
   207b4:	ldr	lr, [pc, #108]	; 20828 <__printf_chk@plt+0xf8d4>
   207b8:	b	207c0 <__printf_chk@plt+0xf86c>
   207bc:	mov	r1, ip
   207c0:	smull	r3, r0, lr, r2
   207c4:	asr	r3, r2, #31
   207c8:	rsb	r3, r3, r0, asr #2
   207cc:	sub	ip, r1, #1
   207d0:	add	r0, r3, r3, lsl #2
   207d4:	sub	r0, r2, r0, lsl #1
   207d8:	rsb	r0, r0, #48	; 0x30
   207dc:	subs	r2, r3, #0
   207e0:	strb	r0, [r1, #-1]
   207e4:	bne	207bc <__printf_chk@plt+0xf868>
   207e8:	mov	r3, #45	; 0x2d
   207ec:	sub	r0, r1, #2
   207f0:	strb	r3, [ip, #-1]
   207f4:	pop	{pc}		; (ldr pc, [sp], #4)
   207f8:	ldr	r0, [pc, #36]	; 20824 <__printf_chk@plt+0xf8d0>
   207fc:	ldr	ip, [pc, #40]	; 2082c <__printf_chk@plt+0xf8d8>
   20800:	umull	r1, r3, ip, r2
   20804:	lsr	r3, r3, #3
   20808:	add	r1, r3, r3, lsl #2
   2080c:	sub	r1, r2, r1, lsl #1
   20810:	add	r1, r1, #48	; 0x30
   20814:	subs	r2, r3, #0
   20818:	strb	r1, [r0, #-1]!
   2081c:	bne	20800 <__printf_chk@plt+0xf8ac>
   20820:	bx	lr
   20824:	andeq	r0, r4, r4, lsr #6
   20828:	strbtvs	r6, [r6], -r7, ror #12
   2082c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   20830:	mov	r1, r0
   20834:	ldr	ip, [pc, #40]	; 20864 <__printf_chk@plt+0xf910>
   20838:	ldr	r0, [pc, #40]	; 20868 <__printf_chk@plt+0xf914>
   2083c:	umull	r3, r2, ip, r1
   20840:	cmp	r1, #9
   20844:	lsr	r2, r2, #3
   20848:	add	r3, r2, r2, lsl #2
   2084c:	sub	r3, r1, r3, lsl #1
   20850:	add	r3, r3, #48	; 0x30
   20854:	mov	r1, r2
   20858:	strb	r3, [r0, #-1]!
   2085c:	bhi	2083c <__printf_chk@plt+0xf8e8>
   20860:	bx	lr
   20864:	stclgt	12, cr12, [ip], {205}	; 0xcd
   20868:	andeq	r0, r4, ip, lsr r3
   2086c:	push	{r4, r5, r6, lr}
   20870:	sub	sp, sp, #16
   20874:	ldr	r5, [pc, #440]	; 20a34 <__printf_chk@plt+0xfae0>
   20878:	ldrb	r3, [r0]
   2087c:	ldr	r2, [r5]
   20880:	cmp	r3, #32
   20884:	str	r2, [sp, #12]
   20888:	bne	20898 <__printf_chk@plt+0xf944>
   2088c:	ldrb	r3, [r0, #1]!
   20890:	cmp	r3, #32
   20894:	beq	2088c <__printf_chk@plt+0xf938>
   20898:	ldr	r1, [pc, #408]	; 20a38 <__printf_chk@plt+0xfae4>
   2089c:	ldrb	r2, [r1, r3]
   208a0:	cmp	r2, #0
   208a4:	beq	209f8 <__printf_chk@plt+0xfaa4>
   208a8:	ldrb	r3, [r0]
   208ac:	mov	r4, #0
   208b0:	sub	r2, r3, #48	; 0x30
   208b4:	ldrb	r3, [r0, #1]!
   208b8:	add	r4, r4, r4, lsl #2
   208bc:	add	r4, r2, r4, lsl #1
   208c0:	ldrb	r2, [r1, r3]
   208c4:	cmp	r2, #0
   208c8:	bne	208b0 <__printf_chk@plt+0xf95c>
   208cc:	and	r1, r3, #223	; 0xdf
   208d0:	cmp	r3, #10
   208d4:	cmpne	r1, #0
   208d8:	beq	208e4 <__printf_chk@plt+0xf990>
   208dc:	b	209f8 <__printf_chk@plt+0xfaa4>
   208e0:	ldrb	r3, [r0, #1]!
   208e4:	cmp	r3, #32
   208e8:	beq	208e0 <__printf_chk@plt+0xf98c>
   208ec:	sub	r2, r3, #10
   208f0:	cmp	r3, #0
   208f4:	clz	r2, r2
   208f8:	lsr	r2, r2, #5
   208fc:	movne	r3, r2
   20900:	moveq	r3, #1
   20904:	cmp	r3, #0
   20908:	bne	209d0 <__printf_chk@plt+0xfa7c>
   2090c:	ldrb	r1, [r0]
   20910:	cmp	r1, #92	; 0x5c
   20914:	cmpne	r1, #10
   20918:	moveq	r2, #1
   2091c:	movne	r2, #0
   20920:	tst	r1, #223	; 0xdf
   20924:	moveq	r2, #1
   20928:	cmp	r2, #0
   2092c:	bne	20a18 <__printf_chk@plt+0xfac4>
   20930:	mov	r6, r0
   20934:	ldrb	r2, [r6, #1]!
   20938:	cmp	r2, #92	; 0x5c
   2093c:	cmpne	r2, #10
   20940:	moveq	r3, #1
   20944:	movne	r3, #0
   20948:	tst	r2, #223	; 0xdf
   2094c:	moveq	r3, #1
   20950:	cmp	r3, #0
   20954:	beq	20934 <__printf_chk@plt+0xf9e0>
   20958:	sub	r2, r6, r0
   2095c:	mov	r1, r0
   20960:	mov	r0, sp
   20964:	bl	212e4 <_ZdlPv@@Base+0x834>
   20968:	ldrb	r3, [r6]
   2096c:	cmp	r3, #32
   20970:	bne	20980 <__printf_chk@plt+0xfa2c>
   20974:	ldrb	r3, [r6, #1]!
   20978:	cmp	r3, #32
   2097c:	beq	20974 <__printf_chk@plt+0xfa20>
   20980:	cmp	r3, #0
   20984:	cmpne	r3, #10
   20988:	bne	20a10 <__printf_chk@plt+0xfabc>
   2098c:	ldr	r3, [sp, #4]
   20990:	ldr	r2, [sp, #8]
   20994:	cmp	r3, r2
   20998:	bge	20a00 <__printf_chk@plt+0xfaac>
   2099c:	ldr	r2, [sp]
   209a0:	add	r0, r3, #1
   209a4:	mov	r1, #0
   209a8:	str	r0, [sp, #4]
   209ac:	strb	r1, [r2, r3]
   209b0:	ldr	r0, [sp]
   209b4:	bl	21c8c <_ZdlPv@@Base+0x11dc>
   209b8:	mov	r0, r4
   209bc:	bl	21cc8 <_ZdlPv@@Base+0x1218>
   209c0:	mov	r4, #1
   209c4:	mov	r0, sp
   209c8:	bl	2142c <_ZdlPv@@Base+0x97c>
   209cc:	b	209dc <__printf_chk@plt+0xfa88>
   209d0:	mov	r0, r4
   209d4:	bl	21cc8 <_ZdlPv@@Base+0x1218>
   209d8:	mov	r4, #1
   209dc:	ldr	r2, [sp, #12]
   209e0:	ldr	r3, [r5]
   209e4:	mov	r0, r4
   209e8:	cmp	r2, r3
   209ec:	bne	20a24 <__printf_chk@plt+0xfad0>
   209f0:	add	sp, sp, #16
   209f4:	pop	{r4, r5, r6, pc}
   209f8:	mov	r4, r2
   209fc:	b	209dc <__printf_chk@plt+0xfa88>
   20a00:	mov	r0, sp
   20a04:	bl	21594 <_ZdlPv@@Base+0xae4>
   20a08:	ldr	r3, [sp, #4]
   20a0c:	b	2099c <__printf_chk@plt+0xfa48>
   20a10:	mov	r4, #0
   20a14:	b	209c4 <__printf_chk@plt+0xfa70>
   20a18:	mov	r2, r3
   20a1c:	mov	r6, r0
   20a20:	b	2095c <__printf_chk@plt+0xfa08>
   20a24:	bl	10de0 <__stack_chk_fail@plt>
   20a28:	mov	r0, sp
   20a2c:	bl	2142c <_ZdlPv@@Base+0x97c>
   20a30:	bl	10dec <__cxa_end_cleanup@plt>
   20a34:			; <UNDEFINED> instruction: 0x0003bdb8
   20a38:	andeq	pc, r3, r8, asr #23
   20a3c:	bx	lr
   20a40:	push	{r4, lr}
   20a44:	mov	r4, r0
   20a48:	bl	10e64 <strlen@plt>
   20a4c:	mov	r1, r4
   20a50:	pop	{r4, lr}
   20a54:	mov	r2, r0
   20a58:	mov	r0, #2
   20a5c:	b	10e88 <write@plt>

00020a60 <_Znwj@@Base>:
   20a60:	cmp	r0, #0
   20a64:	moveq	r0, #1
   20a68:	push	{r4, lr}
   20a6c:	bl	10e58 <malloc@plt>
   20a70:	cmp	r0, #0
   20a74:	popne	{r4, pc}
   20a78:	ldr	r3, [pc, #36]	; 20aa4 <_Znwj@@Base+0x44>
   20a7c:	ldr	r0, [r3]
   20a80:	cmp	r0, #0
   20a84:	beq	20a94 <_Znwj@@Base+0x34>
   20a88:	bl	20a40 <__printf_chk@plt+0xfaec>
   20a8c:	ldr	r0, [pc, #20]	; 20aa8 <_Znwj@@Base+0x48>
   20a90:	bl	20a40 <__printf_chk@plt+0xfaec>
   20a94:	ldr	r0, [pc, #16]	; 20aac <_Znwj@@Base+0x4c>
   20a98:	bl	20a40 <__printf_chk@plt+0xfaec>
   20a9c:	mvn	r0, #0
   20aa0:	bl	10ea0 <_exit@plt>
   20aa4:	andeq	r0, r4, r0, ror #6
   20aa8:	andeq	sl, r2, ip, lsl #7
   20aac:	muleq	r2, r0, r3

00020ab0 <_ZdlPv@@Base>:
   20ab0:	cmp	r0, #0
   20ab4:	bxeq	lr
   20ab8:	b	10d38 <free@plt>
   20abc:	cmp	r0, #0
   20ac0:	bxeq	lr
   20ac4:	b	10d38 <free@plt>
   20ac8:	push	{r4, lr}
   20acc:	subs	r4, r0, #0
   20ad0:	beq	20afc <_ZdlPv@@Base+0x4c>
   20ad4:	sub	r2, r4, #1
   20ad8:	mov	r0, #0
   20adc:	ldrb	r3, [r2, #1]!
   20ae0:	cmp	r3, #0
   20ae4:	popeq	{r4, pc}
   20ae8:	add	r0, r3, r0, lsl #4
   20aec:	ands	r1, r0, #-268435456	; 0xf0000000
   20af0:	bic	r3, r0, #-268435456	; 0xf0000000
   20af4:	eorne	r0, r3, r1, lsr #24
   20af8:	b	20adc <_ZdlPv@@Base+0x2c>
   20afc:	ldr	r1, [pc, #8]	; 20b0c <_ZdlPv@@Base+0x5c>
   20b00:	mov	r0, #27
   20b04:	bl	1ef88 <__printf_chk@plt+0xe034>
   20b08:	b	20ad4 <_ZdlPv@@Base+0x24>
   20b0c:	strdeq	sl, [r2], -r8
   20b10:	cmp	r0, #100	; 0x64
   20b14:	bls	20b64 <_ZdlPv@@Base+0xb4>
   20b18:	push	{r4, r5, r6, r7, r8, lr}
   20b1c:	mov	r5, r0
   20b20:	ldr	r0, [pc, #68]	; 20b6c <_ZdlPv@@Base+0xbc>
   20b24:	ldr	r4, [pc, #68]	; 20b70 <_ZdlPv@@Base+0xc0>
   20b28:	cmp	r5, r0
   20b2c:	ldr	r7, [pc, #64]	; 20b74 <_ZdlPv@@Base+0xc4>
   20b30:	ldr	r6, [pc, #64]	; 20b78 <_ZdlPv@@Base+0xc8>
   20b34:	popcc	{r4, r5, r6, r7, r8, pc}
   20b38:	cmp	r0, #0
   20b3c:	bne	20b54 <_ZdlPv@@Base+0xa4>
   20b40:	ldr	r2, [pc, #44]	; 20b74 <_ZdlPv@@Base+0xc4>
   20b44:	mov	r3, r7
   20b48:	mov	r1, r2
   20b4c:	mov	r0, r6
   20b50:	bl	1f7f8 <__printf_chk@plt+0xe8a4>
   20b54:	ldr	r0, [r4], #4
   20b58:	cmp	r5, r0
   20b5c:	bcs	20b38 <_ZdlPv@@Base+0x88>
   20b60:	pop	{r4, r5, r6, r7, r8, pc}
   20b64:	mov	r0, #101	; 0x65
   20b68:	bx	lr
   20b6c:	strdeq	r0, [r0], -r7
   20b70:	andeq	sl, r2, r8, lsr #7
   20b74:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   20b78:	andeq	sl, r2, ip, lsl r4
   20b7c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20b80:	subs	r4, r3, #0
   20b84:	mov	r7, r0
   20b88:	mov	r5, r1
   20b8c:	mov	r6, r2
   20b90:	ldr	r9, [sp, #40]	; 0x28
   20b94:	bne	20d18 <_ZdlPv@@Base+0x268>
   20b98:	cmp	r5, #0
   20b9c:	beq	20bcc <_ZdlPv@@Base+0x11c>
   20ba0:	mov	r0, r5
   20ba4:	bl	10f18 <getenv@plt>
   20ba8:	subs	r8, r0, #0
   20bac:	beq	20bcc <_ZdlPv@@Base+0x11c>
   20bb0:	ldrb	r3, [r8]
   20bb4:	cmp	r3, #0
   20bb8:	moveq	sl, #1
   20bbc:	beq	20bd4 <_ZdlPv@@Base+0x124>
   20bc0:	bl	10e64 <strlen@plt>
   20bc4:	add	sl, r0, #2
   20bc8:	b	20bd4 <_ZdlPv@@Base+0x124>
   20bcc:	mov	sl, #1
   20bd0:	mov	r8, #0
   20bd4:	cmp	r9, #0
   20bd8:	movne	fp, #2
   20bdc:	moveq	fp, #0
   20be0:	cmp	r4, #0
   20be4:	moveq	r5, r4
   20be8:	beq	20bf8 <_ZdlPv@@Base+0x148>
   20bec:	ldrb	r5, [r4]
   20bf0:	cmp	r5, #0
   20bf4:	bne	20c94 <_ZdlPv@@Base+0x1e4>
   20bf8:	cmp	r6, #0
   20bfc:	add	sl, sl, fp
   20c00:	moveq	r0, r6
   20c04:	beq	20c14 <_ZdlPv@@Base+0x164>
   20c08:	ldrb	r0, [r6]
   20c0c:	cmp	r0, #0
   20c10:	bne	20c88 <_ZdlPv@@Base+0x1d8>
   20c14:	add	r5, r5, sl
   20c18:	add	r0, r5, r0
   20c1c:	bl	10d98 <_Znaj@plt>
   20c20:	mov	r3, #0
   20c24:	cmp	r8, #0
   20c28:	mov	r5, r0
   20c2c:	str	r0, [r7]
   20c30:	strb	r3, [r0]
   20c34:	beq	20c44 <_ZdlPv@@Base+0x194>
   20c38:	ldrb	r3, [r8]
   20c3c:	cmp	r3, #0
   20c40:	bne	20cd8 <_ZdlPv@@Base+0x228>
   20c44:	cmp	r9, #0
   20c48:	bne	20cf4 <_ZdlPv@@Base+0x244>
   20c4c:	cmp	r4, #0
   20c50:	beq	20c60 <_ZdlPv@@Base+0x1b0>
   20c54:	ldrb	r3, [r4]
   20c58:	cmp	r3, #0
   20c5c:	bne	20cb4 <_ZdlPv@@Base+0x204>
   20c60:	cmp	r6, #0
   20c64:	beq	20c74 <_ZdlPv@@Base+0x1c4>
   20c68:	ldrb	r3, [r6]
   20c6c:	cmp	r3, #0
   20c70:	bne	20ca4 <_ZdlPv@@Base+0x1f4>
   20c74:	mov	r0, r5
   20c78:	bl	10e64 <strlen@plt>
   20c7c:	str	r0, [r7, #4]
   20c80:	mov	r0, r7
   20c84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c88:	mov	r0, r6
   20c8c:	bl	10e64 <strlen@plt>
   20c90:	b	20c14 <_ZdlPv@@Base+0x164>
   20c94:	mov	r0, r4
   20c98:	bl	10e64 <strlen@plt>
   20c9c:	add	r5, r0, #1
   20ca0:	b	20bf8 <_ZdlPv@@Base+0x148>
   20ca4:	mov	r1, r6
   20ca8:	mov	r0, r5
   20cac:	bl	10dd4 <strcat@plt>
   20cb0:	b	20c74 <_ZdlPv@@Base+0x1c4>
   20cb4:	mov	r0, r5
   20cb8:	bl	10e64 <strlen@plt>
   20cbc:	mov	r1, r4
   20cc0:	add	r0, r5, r0
   20cc4:	bl	10d74 <stpcpy@plt>
   20cc8:	ldr	r3, [pc, #88]	; 20d28 <_ZdlPv@@Base+0x278>
   20ccc:	ldrh	r3, [r3]
   20cd0:	strh	r3, [r0]
   20cd4:	b	20c60 <_ZdlPv@@Base+0x1b0>
   20cd8:	mov	r1, r8
   20cdc:	bl	10d74 <stpcpy@plt>
   20ce0:	ldr	r3, [pc, #64]	; 20d28 <_ZdlPv@@Base+0x278>
   20ce4:	cmp	r9, #0
   20ce8:	ldrh	r3, [r3]
   20cec:	strh	r3, [r0]
   20cf0:	beq	20c4c <_ZdlPv@@Base+0x19c>
   20cf4:	mov	r0, r5
   20cf8:	bl	10e64 <strlen@plt>
   20cfc:	ldr	r3, [pc, #36]	; 20d28 <_ZdlPv@@Base+0x278>
   20d00:	mov	r2, #46	; 0x2e
   20d04:	ldrh	r3, [r3]
   20d08:	strb	r2, [r5, r0]
   20d0c:	add	r0, r0, #1
   20d10:	strh	r3, [r5, r0]
   20d14:	b	20c4c <_ZdlPv@@Base+0x19c>
   20d18:	ldr	r0, [pc, #12]	; 20d2c <_ZdlPv@@Base+0x27c>
   20d1c:	bl	10f18 <getenv@plt>
   20d20:	mov	r4, r0
   20d24:	b	20b98 <_ZdlPv@@Base+0xe8>
   20d28:	andeq	sl, r2, r8, lsr r4
   20d2c:	andeq	sl, r2, r0, lsr r4
   20d30:	push	{r4, lr}
   20d34:	mov	r4, r0
   20d38:	ldr	r0, [r0]
   20d3c:	cmp	r0, #0
   20d40:	beq	20d48 <_ZdlPv@@Base+0x298>
   20d44:	bl	10e10 <_ZdaPv@plt>
   20d48:	mov	r0, r4
   20d4c:	pop	{r4, pc}
   20d50:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20d54:	mov	r5, r0
   20d58:	ldr	r6, [r0]
   20d5c:	mov	r9, r1
   20d60:	mov	r0, r6
   20d64:	bl	10e64 <strlen@plt>
   20d68:	mov	r4, r0
   20d6c:	mov	r0, r9
   20d70:	bl	10e64 <strlen@plt>
   20d74:	mov	r7, r0
   20d78:	add	r0, r4, r0
   20d7c:	add	r0, r0, #2
   20d80:	bl	10d98 <_Znaj@plt>
   20d84:	ldr	r8, [r5, #4]
   20d88:	mov	r1, r6
   20d8c:	sub	r4, r4, r8
   20d90:	mov	r2, r4
   20d94:	str	r0, [r5]
   20d98:	mov	sl, r0
   20d9c:	bl	10e4c <memcpy@plt>
   20da0:	cmp	r8, #0
   20da4:	add	r3, sl, r4
   20da8:	beq	20df8 <_ZdlPv@@Base+0x348>
   20dac:	mov	r1, r9
   20db0:	mov	r2, r7
   20db4:	mov	r0, r3
   20db8:	bl	10e4c <memcpy@plt>
   20dbc:	mov	ip, #58	; 0x3a
   20dc0:	add	r1, r6, r4
   20dc4:	mov	r3, r0
   20dc8:	add	r2, r0, r7
   20dcc:	add	r5, r2, #1
   20dd0:	mov	r0, r5
   20dd4:	mov	r2, r8
   20dd8:	strb	ip, [r3, r7]
   20ddc:	bl	10e4c <memcpy@plt>
   20de0:	add	r2, r5, r8
   20de4:	mov	r3, #0
   20de8:	mov	r0, r6
   20dec:	strb	r3, [r2]
   20df0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   20df4:	b	10e10 <_ZdaPv@plt>
   20df8:	add	r3, r3, #1
   20dfc:	mov	ip, #58	; 0x3a
   20e00:	mov	r2, r7
   20e04:	mov	r1, r9
   20e08:	mov	r0, r3
   20e0c:	strb	ip, [sl, r4]
   20e10:	bl	10e4c <memcpy@plt>
   20e14:	add	r2, r0, r7
   20e18:	b	20de4 <_ZdlPv@@Base+0x334>
   20e1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20e20:	sub	sp, sp, #12
   20e24:	subs	r8, r1, #0
   20e28:	mov	r4, r0
   20e2c:	str	r2, [sp, #4]
   20e30:	beq	20f7c <_ZdlPv@@Base+0x4cc>
   20e34:	ldrb	r3, [r8]
   20e38:	cmp	r3, #47	; 0x2f
   20e3c:	beq	20f10 <_ZdlPv@@Base+0x460>
   20e40:	ldr	r4, [r4]
   20e44:	ldrb	r3, [r4]
   20e48:	cmp	r3, #0
   20e4c:	beq	20f10 <_ZdlPv@@Base+0x460>
   20e50:	mov	r0, r8
   20e54:	bl	10e64 <strlen@plt>
   20e58:	ldr	fp, [pc, #340]	; 20fb4 <_ZdlPv@@Base+0x504>
   20e5c:	ldr	sl, [pc, #340]	; 20fb8 <_ZdlPv@@Base+0x508>
   20e60:	add	r9, r0, #1
   20e64:	b	20eec <_ZdlPv@@Base+0x43c>
   20e68:	cmp	r4, r5
   20e6c:	mov	r0, fp
   20e70:	sub	r6, r5, r4
   20e74:	bcs	20e88 <_ZdlPv@@Base+0x3d8>
   20e78:	ldrb	r1, [r5, #-1]
   20e7c:	bl	10f48 <strchr@plt>
   20e80:	cmp	r0, #0
   20e84:	beq	20f48 <_ZdlPv@@Base+0x498>
   20e88:	add	r0, r9, r6
   20e8c:	bl	10d98 <_Znaj@plt>
   20e90:	mov	r2, r6
   20e94:	mov	r1, r4
   20e98:	mov	r7, r0
   20e9c:	bl	10e4c <memcpy@plt>
   20ea0:	mov	r1, r8
   20ea4:	add	r0, r7, r6
   20ea8:	bl	10dc8 <strcpy@plt>
   20eac:	mov	r0, r7
   20eb0:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   20eb4:	add	r4, r5, #1
   20eb8:	mov	r6, r0
   20ebc:	mov	r0, r7
   20ec0:	bl	10e10 <_ZdaPv@plt>
   20ec4:	mov	r1, sl
   20ec8:	mov	r0, r6
   20ecc:	bl	10ee8 <fopen64@plt>
   20ed0:	subs	r7, r0, #0
   20ed4:	mov	r0, r6
   20ed8:	bne	20f9c <_ZdlPv@@Base+0x4ec>
   20edc:	bl	10d38 <free@plt>
   20ee0:	ldrb	r3, [r5]
   20ee4:	cmp	r3, #0
   20ee8:	beq	20f8c <_ZdlPv@@Base+0x4dc>
   20eec:	mov	r1, #58	; 0x3a
   20ef0:	mov	r0, r4
   20ef4:	bl	10f48 <strchr@plt>
   20ef8:	subs	r5, r0, #0
   20efc:	bne	20e68 <_ZdlPv@@Base+0x3b8>
   20f00:	mov	r0, r4
   20f04:	bl	10e64 <strlen@plt>
   20f08:	add	r5, r4, r0
   20f0c:	b	20e68 <_ZdlPv@@Base+0x3b8>
   20f10:	ldr	r1, [pc, #160]	; 20fb8 <_ZdlPv@@Base+0x508>
   20f14:	mov	r0, r8
   20f18:	bl	10ee8 <fopen64@plt>
   20f1c:	subs	r7, r0, #0
   20f20:	beq	20f8c <_ZdlPv@@Base+0x4dc>
   20f24:	ldr	r4, [sp, #4]
   20f28:	cmp	r4, #0
   20f2c:	beq	20f3c <_ZdlPv@@Base+0x48c>
   20f30:	mov	r0, r8
   20f34:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   20f38:	str	r0, [r4]
   20f3c:	mov	r0, r7
   20f40:	add	sp, sp, #12
   20f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20f48:	add	r3, r6, #1
   20f4c:	add	r0, r3, r9
   20f50:	str	r3, [sp]
   20f54:	bl	10d98 <_Znaj@plt>
   20f58:	mov	r2, r6
   20f5c:	mov	r1, r4
   20f60:	mov	r7, r0
   20f64:	bl	10e4c <memcpy@plt>
   20f68:	ldr	r3, [sp]
   20f6c:	mov	r2, #47	; 0x2f
   20f70:	strb	r2, [r7, r6]
   20f74:	mov	r6, r3
   20f78:	b	20ea0 <_ZdlPv@@Base+0x3f0>
   20f7c:	ldr	r1, [pc, #56]	; 20fbc <_ZdlPv@@Base+0x50c>
   20f80:	mov	r0, #97	; 0x61
   20f84:	bl	1ef88 <__printf_chk@plt+0xe034>
   20f88:	b	20e34 <_ZdlPv@@Base+0x384>
   20f8c:	mov	r7, #0
   20f90:	mov	r0, r7
   20f94:	add	sp, sp, #12
   20f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20f9c:	ldr	r3, [sp, #4]
   20fa0:	cmp	r3, #0
   20fa4:	strne	r6, [r3]
   20fa8:	bne	20f3c <_ZdlPv@@Base+0x48c>
   20fac:	bl	10d38 <free@plt>
   20fb0:	b	20f3c <_ZdlPv@@Base+0x48c>
   20fb4:	andeq	r6, r2, ip, asr #14
   20fb8:	ldrdeq	r5, [r2], -ip
   20fbc:	andeq	sl, r2, ip, lsr r4
   20fc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fc4:	cmp	r3, #0
   20fc8:	ldr	r8, [pc, #496]	; 211c0 <_ZdlPv@@Base+0x710>
   20fcc:	movne	r8, r3
   20fd0:	mov	r9, r1
   20fd4:	sub	sp, sp, #12
   20fd8:	mov	r5, r0
   20fdc:	mov	r1, #114	; 0x72
   20fe0:	mov	r0, r8
   20fe4:	mov	sl, r2
   20fe8:	bl	10f48 <strchr@plt>
   20fec:	cmp	r9, #0
   20ff0:	mov	r4, r0
   20ff4:	beq	21134 <_ZdlPv@@Base+0x684>
   20ff8:	ldr	r1, [pc, #452]	; 211c4 <_ZdlPv@@Base+0x714>
   20ffc:	mov	r0, r9
   21000:	bl	10eac <strcmp@plt>
   21004:	cmp	r0, #0
   21008:	beq	21134 <_ZdlPv@@Base+0x684>
   2100c:	cmp	r4, #0
   21010:	beq	21100 <_ZdlPv@@Base+0x650>
   21014:	ldrb	r3, [r9]
   21018:	cmp	r3, #47	; 0x2f
   2101c:	beq	21100 <_ZdlPv@@Base+0x650>
   21020:	ldr	r4, [r5]
   21024:	ldrb	r3, [r4]
   21028:	cmp	r3, #0
   2102c:	beq	21100 <_ZdlPv@@Base+0x650>
   21030:	mov	r0, r9
   21034:	bl	10e64 <strlen@plt>
   21038:	str	sl, [sp, #4]
   2103c:	add	fp, r0, #1
   21040:	b	210dc <_ZdlPv@@Base+0x62c>
   21044:	cmp	r4, r5
   21048:	sub	r6, r5, r4
   2104c:	bcs	21064 <_ZdlPv@@Base+0x5b4>
   21050:	ldrb	r1, [r5, #-1]
   21054:	ldr	r0, [pc, #364]	; 211c8 <_ZdlPv@@Base+0x718>
   21058:	bl	10f48 <strchr@plt>
   2105c:	cmp	r0, #0
   21060:	beq	21170 <_ZdlPv@@Base+0x6c0>
   21064:	add	r0, fp, r6
   21068:	bl	10d98 <_Znaj@plt>
   2106c:	mov	r2, r6
   21070:	mov	r1, r4
   21074:	mov	r7, r0
   21078:	bl	10e4c <memcpy@plt>
   2107c:	mov	r1, r9
   21080:	add	r0, r7, r6
   21084:	bl	10dc8 <strcpy@plt>
   21088:	mov	r0, r7
   2108c:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   21090:	mov	r4, r0
   21094:	mov	r0, r7
   21098:	bl	10e10 <_ZdaPv@plt>
   2109c:	mov	r1, r8
   210a0:	mov	r0, r4
   210a4:	bl	10ee8 <fopen64@plt>
   210a8:	subs	r6, r0, #0
   210ac:	bne	211a4 <_ZdlPv@@Base+0x6f4>
   210b0:	bl	10eb8 <__errno_location@plt>
   210b4:	mov	r7, r0
   210b8:	mov	r0, r4
   210bc:	ldr	r4, [r7]
   210c0:	bl	10d38 <free@plt>
   210c4:	cmp	r4, #2
   210c8:	bne	2119c <_ZdlPv@@Base+0x6ec>
   210cc:	ldrb	r3, [r5]
   210d0:	cmp	r3, #0
   210d4:	beq	2119c <_ZdlPv@@Base+0x6ec>
   210d8:	add	r4, r5, #1
   210dc:	mov	r1, #58	; 0x3a
   210e0:	mov	r0, r4
   210e4:	bl	10f48 <strchr@plt>
   210e8:	subs	r5, r0, #0
   210ec:	bne	21044 <_ZdlPv@@Base+0x594>
   210f0:	mov	r0, r4
   210f4:	bl	10e64 <strlen@plt>
   210f8:	add	r5, r4, r0
   210fc:	b	21044 <_ZdlPv@@Base+0x594>
   21100:	mov	r1, r8
   21104:	mov	r0, r9
   21108:	bl	10ee8 <fopen64@plt>
   2110c:	subs	r6, r0, #0
   21110:	beq	21128 <_ZdlPv@@Base+0x678>
   21114:	cmp	sl, #0
   21118:	beq	21128 <_ZdlPv@@Base+0x678>
   2111c:	mov	r0, r9
   21120:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   21124:	str	r0, [sl]
   21128:	mov	r0, r6
   2112c:	add	sp, sp, #12
   21130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21134:	cmp	sl, #0
   21138:	beq	21154 <_ZdlPv@@Base+0x6a4>
   2113c:	ldr	r3, [pc, #136]	; 211cc <_ZdlPv@@Base+0x71c>
   21140:	cmp	r4, #0
   21144:	ldr	r0, [pc, #132]	; 211d0 <_ZdlPv@@Base+0x720>
   21148:	moveq	r0, r3
   2114c:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   21150:	str	r0, [sl]
   21154:	cmp	r4, #0
   21158:	ldrne	r3, [pc, #116]	; 211d4 <_ZdlPv@@Base+0x724>
   2115c:	ldreq	r3, [pc, #116]	; 211d8 <_ZdlPv@@Base+0x728>
   21160:	ldr	r6, [r3]
   21164:	mov	r0, r6
   21168:	add	sp, sp, #12
   2116c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21170:	add	sl, r6, #1
   21174:	add	r0, sl, fp
   21178:	bl	10d98 <_Znaj@plt>
   2117c:	mov	r2, r6
   21180:	mov	r1, r4
   21184:	mov	r7, r0
   21188:	bl	10e4c <memcpy@plt>
   2118c:	mov	r3, #47	; 0x2f
   21190:	strb	r3, [r7, r6]
   21194:	mov	r6, sl
   21198:	b	2107c <_ZdlPv@@Base+0x5cc>
   2119c:	str	r4, [r7]
   211a0:	b	21128 <_ZdlPv@@Base+0x678>
   211a4:	ldr	sl, [sp, #4]
   211a8:	cmp	sl, #0
   211ac:	strne	r4, [sl]
   211b0:	bne	21128 <_ZdlPv@@Base+0x678>
   211b4:	mov	r0, r4
   211b8:	bl	10d38 <free@plt>
   211bc:	b	21128 <_ZdlPv@@Base+0x678>
   211c0:	ldrdeq	r5, [r2], -ip
   211c4:	andeq	r3, r2, r4, ror #27
   211c8:	andeq	r6, r2, ip, asr #14
   211cc:	andeq	sl, r2, ip, ror #8
   211d0:	andeq	sl, r2, r4, ror #8
   211d4:	andeq	ip, r3, r0, asr #29
   211d8:	andeq	ip, r3, ip, asr #29
   211dc:	cmp	r1, r2
   211e0:	push	{r4, r5, r6, lr}
   211e4:	mov	r4, r0
   211e8:	bge	21218 <_ZdlPv@@Base+0x768>
   211ec:	cmp	r0, #0
   211f0:	mov	r5, r3
   211f4:	mov	r4, r2
   211f8:	beq	21200 <_ZdlPv@@Base+0x750>
   211fc:	bl	10e10 <_ZdaPv@plt>
   21200:	cmp	r4, #0
   21204:	beq	21220 <_ZdlPv@@Base+0x770>
   21208:	lsl	r0, r4, #1
   2120c:	str	r0, [r5]
   21210:	pop	{r4, r5, r6, lr}
   21214:	b	10d98 <_Znaj@plt>
   21218:	str	r1, [r3]
   2121c:	pop	{r4, r5, r6, pc}
   21220:	str	r4, [r5]
   21224:	mov	r0, r4
   21228:	pop	{r4, r5, r6, pc}
   2122c:	cmp	r1, r3
   21230:	push	{r4, r5, r6, r7, r8, lr}
   21234:	mov	r5, r0
   21238:	bge	212a0 <_ZdlPv@@Base+0x7f0>
   2123c:	cmp	r3, #0
   21240:	mov	r6, r2
   21244:	mov	r4, r3
   21248:	beq	2127c <_ZdlPv@@Base+0x7cc>
   2124c:	lsl	r0, r3, #1
   21250:	ldr	r3, [sp, #24]
   21254:	str	r0, [r3]
   21258:	bl	10d98 <_Znaj@plt>
   2125c:	cmp	r6, #0
   21260:	cmpne	r4, r6
   21264:	mov	r7, r0
   21268:	bgt	212b4 <_ZdlPv@@Base+0x804>
   2126c:	cmp	r5, #0
   21270:	bne	212c0 <_ZdlPv@@Base+0x810>
   21274:	mov	r0, r7
   21278:	pop	{r4, r5, r6, r7, r8, pc}
   2127c:	cmp	r0, #0
   21280:	beq	21288 <_ZdlPv@@Base+0x7d8>
   21284:	bl	10e10 <_ZdaPv@plt>
   21288:	ldr	r3, [sp, #24]
   2128c:	mov	ip, #0
   21290:	mov	r7, ip
   21294:	str	ip, [r3]
   21298:	mov	r0, r7
   2129c:	pop	{r4, r5, r6, r7, r8, pc}
   212a0:	ldr	r3, [sp, #24]
   212a4:	mov	r7, r0
   212a8:	mov	r0, r7
   212ac:	str	r1, [r3]
   212b0:	pop	{r4, r5, r6, r7, r8, pc}
   212b4:	mov	r2, r6
   212b8:	mov	r1, r5
   212bc:	bl	10e4c <memcpy@plt>
   212c0:	mov	r0, r5
   212c4:	bl	10e10 <_ZdaPv@plt>
   212c8:	mov	r0, r7
   212cc:	pop	{r4, r5, r6, r7, r8, pc}
   212d0:	mov	r2, #0
   212d4:	str	r2, [r0]
   212d8:	str	r2, [r0, #4]
   212dc:	str	r2, [r0, #8]
   212e0:	bx	lr
   212e4:	push	{r4, r5, r6, lr}
   212e8:	subs	r5, r2, #0
   212ec:	mov	r4, r0
   212f0:	str	r2, [r0, #4]
   212f4:	mov	r6, r1
   212f8:	blt	2132c <_ZdlPv@@Base+0x87c>
   212fc:	streq	r5, [r0, #8]
   21300:	streq	r5, [r0]
   21304:	beq	21324 <_ZdlPv@@Base+0x874>
   21308:	lsl	r0, r5, #1
   2130c:	str	r0, [r4, #8]
   21310:	bl	10d98 <_Znaj@plt>
   21314:	mov	r2, r5
   21318:	mov	r1, r6
   2131c:	str	r0, [r4]
   21320:	bl	10e4c <memcpy@plt>
   21324:	mov	r0, r4
   21328:	pop	{r4, r5, r6, pc}
   2132c:	ldr	r1, [pc, #8]	; 2133c <_ZdlPv@@Base+0x88c>
   21330:	mov	r0, #87	; 0x57
   21334:	bl	1ef88 <__printf_chk@plt+0xe034>
   21338:	b	21308 <_ZdlPv@@Base+0x858>
   2133c:	andeq	sl, r2, r4, ror r4
   21340:	push	{r4, r5, r6, lr}
   21344:	subs	r5, r1, #0
   21348:	mov	r4, r0
   2134c:	streq	r5, [r0, #4]
   21350:	streq	r5, [r0]
   21354:	streq	r5, [r0, #8]
   21358:	beq	2139c <_ZdlPv@@Base+0x8ec>
   2135c:	mov	r0, r5
   21360:	bl	10e64 <strlen@plt>
   21364:	cmp	r0, #0
   21368:	str	r0, [r4, #4]
   2136c:	streq	r0, [r4, #8]
   21370:	streq	r0, [r4]
   21374:	beq	2139c <_ZdlPv@@Base+0x8ec>
   21378:	lsl	r0, r0, #1
   2137c:	str	r0, [r4, #8]
   21380:	bl	10d98 <_Znaj@plt>
   21384:	ldr	r2, [r4, #4]
   21388:	cmp	r2, #0
   2138c:	str	r0, [r4]
   21390:	beq	2139c <_ZdlPv@@Base+0x8ec>
   21394:	mov	r1, r5
   21398:	bl	10e4c <memcpy@plt>
   2139c:	mov	r0, r4
   213a0:	pop	{r4, r5, r6, pc}
   213a4:	push	{r4, r5, r6, lr}
   213a8:	mov	r4, r0
   213ac:	mov	r3, #1
   213b0:	mov	r0, #2
   213b4:	str	r3, [r4, #4]
   213b8:	str	r0, [r4, #8]
   213bc:	mov	r5, r1
   213c0:	bl	10d98 <_Znaj@plt>
   213c4:	str	r0, [r4]
   213c8:	strb	r5, [r0]
   213cc:	mov	r0, r4
   213d0:	pop	{r4, r5, r6, pc}
   213d4:	push	{r4, r5, r6, lr}
   213d8:	mov	r4, r0
   213dc:	ldr	r0, [r1, #4]
   213e0:	cmp	r0, #0
   213e4:	str	r0, [r4, #4]
   213e8:	streq	r0, [r4, #8]
   213ec:	streq	r0, [r4]
   213f0:	beq	21414 <_ZdlPv@@Base+0x964>
   213f4:	lsl	r0, r0, #1
   213f8:	str	r0, [r4, #8]
   213fc:	mov	r5, r1
   21400:	bl	10d98 <_Znaj@plt>
   21404:	ldr	r2, [r4, #4]
   21408:	cmp	r2, #0
   2140c:	str	r0, [r4]
   21410:	bne	2141c <_ZdlPv@@Base+0x96c>
   21414:	mov	r0, r4
   21418:	pop	{r4, r5, r6, pc}
   2141c:	ldr	r1, [r5]
   21420:	bl	10e4c <memcpy@plt>
   21424:	mov	r0, r4
   21428:	pop	{r4, r5, r6, pc}
   2142c:	push	{r4, lr}
   21430:	mov	r4, r0
   21434:	ldr	r0, [r0]
   21438:	cmp	r0, #0
   2143c:	beq	21444 <_ZdlPv@@Base+0x994>
   21440:	bl	10e10 <_ZdaPv@plt>
   21444:	mov	r0, r4
   21448:	pop	{r4, pc}
   2144c:	push	{r4, r5, r6, lr}
   21450:	add	r3, r0, #8
   21454:	ldr	r2, [r1, #4]
   21458:	mov	r4, r0
   2145c:	mov	r5, r1
   21460:	ldr	r1, [r0, #8]
   21464:	ldr	r0, [r0]
   21468:	bl	211dc <_ZdlPv@@Base+0x72c>
   2146c:	ldr	r2, [r5, #4]
   21470:	cmp	r2, #0
   21474:	stm	r4, {r0, r2}
   21478:	bne	21484 <_ZdlPv@@Base+0x9d4>
   2147c:	mov	r0, r4
   21480:	pop	{r4, r5, r6, pc}
   21484:	ldr	r1, [r5]
   21488:	bl	10e4c <memcpy@plt>
   2148c:	mov	r0, r4
   21490:	pop	{r4, r5, r6, pc}
   21494:	push	{r4, r5, r6, r7, r8, lr}
   21498:	subs	r7, r1, #0
   2149c:	mov	r4, r0
   214a0:	ldr	r6, [r0]
   214a4:	beq	214dc <_ZdlPv@@Base+0xa2c>
   214a8:	mov	r0, r7
   214ac:	bl	10e64 <strlen@plt>
   214b0:	add	r3, r4, #8
   214b4:	ldr	r1, [r4, #8]
   214b8:	mov	r5, r0
   214bc:	mov	r2, r0
   214c0:	mov	r0, r6
   214c4:	bl	211dc <_ZdlPv@@Base+0x72c>
   214c8:	cmp	r5, #0
   214cc:	stm	r4, {r0, r5}
   214d0:	bne	21504 <_ZdlPv@@Base+0xa54>
   214d4:	mov	r0, r4
   214d8:	pop	{r4, r5, r6, r7, r8, pc}
   214dc:	cmp	r6, #0
   214e0:	beq	214ec <_ZdlPv@@Base+0xa3c>
   214e4:	mov	r0, r6
   214e8:	bl	10e10 <_ZdaPv@plt>
   214ec:	mov	r3, #0
   214f0:	str	r3, [r4, #4]
   214f4:	str	r3, [r4]
   214f8:	str	r3, [r4, #8]
   214fc:	mov	r0, r4
   21500:	pop	{r4, r5, r6, r7, r8, pc}
   21504:	mov	r2, r5
   21508:	mov	r1, r7
   2150c:	bl	10e4c <memcpy@plt>
   21510:	mov	r0, r4
   21514:	pop	{r4, r5, r6, r7, r8, pc}
   21518:	push	{r4, r5, r6, lr}
   2151c:	add	r3, r0, #8
   21520:	mov	r4, r0
   21524:	mov	r5, r1
   21528:	mov	r2, #1
   2152c:	ldr	r1, [r0, #8]
   21530:	ldr	r0, [r0]
   21534:	bl	211dc <_ZdlPv@@Base+0x72c>
   21538:	mov	r2, #1
   2153c:	str	r2, [r4, #4]
   21540:	mov	r3, r0
   21544:	str	r0, [r4]
   21548:	mov	r0, r4
   2154c:	strb	r5, [r3]
   21550:	pop	{r4, r5, r6, pc}
   21554:	push	{r4, r5, r6, lr}
   21558:	mov	r5, r0
   2155c:	ldr	r0, [r0]
   21560:	mov	r4, r1
   21564:	cmp	r0, #0
   21568:	beq	21570 <_ZdlPv@@Base+0xac0>
   2156c:	bl	10e10 <_ZdaPv@plt>
   21570:	ldrd	r0, [r4]
   21574:	ldr	r2, [r4, #8]
   21578:	mov	r3, #0
   2157c:	strd	r0, [r5]
   21580:	str	r2, [r5, #8]
   21584:	str	r3, [r4]
   21588:	str	r3, [r4, #4]
   2158c:	str	r3, [r4, #8]
   21590:	pop	{r4, r5, r6, pc}
   21594:	mov	r1, r0
   21598:	push	{r4, lr}
   2159c:	mov	r4, r0
   215a0:	sub	sp, sp, #8
   215a4:	ldr	r2, [r0, #4]
   215a8:	ldr	r0, [r1], #8
   215ac:	add	r3, r2, #1
   215b0:	str	r1, [sp]
   215b4:	ldr	r1, [r4, #8]
   215b8:	bl	2122c <_ZdlPv@@Base+0x77c>
   215bc:	str	r0, [r4]
   215c0:	add	sp, sp, #8
   215c4:	pop	{r4, pc}
   215c8:	push	{r4, r5, r6, r7, lr}
   215cc:	subs	r5, r1, #0
   215d0:	sub	sp, sp, #12
   215d4:	mov	r4, r0
   215d8:	beq	21614 <_ZdlPv@@Base+0xb64>
   215dc:	mov	r0, r5
   215e0:	bl	10e64 <strlen@plt>
   215e4:	ldr	r3, [r4, #4]
   215e8:	ldr	r1, [r4, #8]
   215ec:	add	r6, r0, r3
   215f0:	cmp	r1, r6
   215f4:	mov	r7, r0
   215f8:	ldr	r0, [r4]
   215fc:	blt	21620 <_ZdlPv@@Base+0xb70>
   21600:	mov	r2, r7
   21604:	mov	r1, r5
   21608:	add	r0, r0, r3
   2160c:	bl	10e4c <memcpy@plt>
   21610:	str	r6, [r4, #4]
   21614:	mov	r0, r4
   21618:	add	sp, sp, #12
   2161c:	pop	{r4, r5, r6, r7, pc}
   21620:	add	ip, r4, #8
   21624:	mov	r2, r3
   21628:	str	ip, [sp]
   2162c:	mov	r3, r6
   21630:	bl	2122c <_ZdlPv@@Base+0x77c>
   21634:	ldr	r3, [r4, #4]
   21638:	str	r0, [r4]
   2163c:	b	21600 <_ZdlPv@@Base+0xb50>
   21640:	ldr	r2, [r1, #4]
   21644:	push	{r4, r5, r6, lr}
   21648:	cmp	r2, #0
   2164c:	sub	sp, sp, #8
   21650:	mov	r4, r0
   21654:	beq	21684 <_ZdlPv@@Base+0xbd4>
   21658:	ldr	r3, [r0, #4]
   2165c:	mov	r5, r1
   21660:	ldr	r1, [r0, #8]
   21664:	add	r6, r2, r3
   21668:	cmp	r1, r6
   2166c:	ldr	r0, [r0]
   21670:	blt	21690 <_ZdlPv@@Base+0xbe0>
   21674:	ldr	r1, [r5]
   21678:	add	r0, r0, r3
   2167c:	bl	10e4c <memcpy@plt>
   21680:	str	r6, [r4, #4]
   21684:	mov	r0, r4
   21688:	add	sp, sp, #8
   2168c:	pop	{r4, r5, r6, pc}
   21690:	add	ip, r4, #8
   21694:	mov	r2, r3
   21698:	str	ip, [sp]
   2169c:	mov	r3, r6
   216a0:	bl	2122c <_ZdlPv@@Base+0x77c>
   216a4:	ldr	r3, [r4, #4]
   216a8:	ldr	r2, [r5, #4]
   216ac:	str	r0, [r4]
   216b0:	add	r0, r0, r3
   216b4:	ldr	r1, [r5]
   216b8:	bl	10e4c <memcpy@plt>
   216bc:	str	r6, [r4, #4]
   216c0:	b	21684 <_ZdlPv@@Base+0xbd4>
   216c4:	push	{r4, r5, r6, r7, lr}
   216c8:	subs	r5, r2, #0
   216cc:	sub	sp, sp, #12
   216d0:	ble	21708 <_ZdlPv@@Base+0xc58>
   216d4:	ldr	r3, [r0, #4]
   216d8:	mov	r7, r1
   216dc:	ldr	r1, [r0, #8]
   216e0:	add	r6, r3, r5
   216e4:	cmp	r1, r6
   216e8:	mov	r4, r0
   216ec:	ldr	r0, [r0]
   216f0:	blt	21710 <_ZdlPv@@Base+0xc60>
   216f4:	mov	r2, r5
   216f8:	mov	r1, r7
   216fc:	add	r0, r0, r3
   21700:	bl	10e4c <memcpy@plt>
   21704:	str	r6, [r4, #4]
   21708:	add	sp, sp, #12
   2170c:	pop	{r4, r5, r6, r7, pc}
   21710:	add	ip, r4, #8
   21714:	mov	r2, r3
   21718:	str	ip, [sp]
   2171c:	mov	r3, r6
   21720:	bl	2122c <_ZdlPv@@Base+0x77c>
   21724:	ldr	r3, [r4, #4]
   21728:	str	r0, [r4]
   2172c:	b	216f4 <_ZdlPv@@Base+0xc44>
   21730:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21734:	mov	r5, r2
   21738:	ldr	r6, [sp, #32]
   2173c:	mov	r4, r0
   21740:	cmp	r2, #0
   21744:	cmpge	r6, #0
   21748:	mov	r8, r1
   2174c:	mov	r7, r3
   21750:	blt	21774 <_ZdlPv@@Base+0xcc4>
   21754:	add	r0, r5, r6
   21758:	cmp	r0, #0
   2175c:	str	r0, [r4, #4]
   21760:	bne	21790 <_ZdlPv@@Base+0xce0>
   21764:	str	r0, [r4, #8]
   21768:	str	r0, [r4]
   2176c:	mov	r0, r4
   21770:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21774:	mov	r0, #215	; 0xd7
   21778:	ldr	r1, [pc, #104]	; 217e8 <_ZdlPv@@Base+0xd38>
   2177c:	bl	1ef88 <__printf_chk@plt+0xe034>
   21780:	add	r0, r5, r6
   21784:	cmp	r0, #0
   21788:	str	r0, [r4, #4]
   2178c:	beq	21764 <_ZdlPv@@Base+0xcb4>
   21790:	lsl	r0, r0, #1
   21794:	str	r0, [r4, #8]
   21798:	bl	10d98 <_Znaj@plt>
   2179c:	cmp	r5, #0
   217a0:	mov	r9, r0
   217a4:	str	r0, [r4]
   217a8:	beq	217d4 <_ZdlPv@@Base+0xd24>
   217ac:	mov	r1, r8
   217b0:	mov	r2, r5
   217b4:	bl	10e4c <memcpy@plt>
   217b8:	cmp	r6, #0
   217bc:	beq	2176c <_ZdlPv@@Base+0xcbc>
   217c0:	mov	r2, r6
   217c4:	mov	r1, r7
   217c8:	add	r0, r9, r5
   217cc:	bl	10e4c <memcpy@plt>
   217d0:	b	2176c <_ZdlPv@@Base+0xcbc>
   217d4:	mov	r2, r6
   217d8:	mov	r1, r7
   217dc:	bl	10e4c <memcpy@plt>
   217e0:	mov	r0, r4
   217e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   217e8:	andeq	sl, r2, r4, ror r4
   217ec:	ldr	r2, [r0, #4]
   217f0:	mov	r3, r0
   217f4:	ldr	r0, [r1, #4]
   217f8:	push	{r4, lr}
   217fc:	cmp	r2, r0
   21800:	bgt	21830 <_ZdlPv@@Base+0xd80>
   21804:	cmp	r2, #0
   21808:	bne	21814 <_ZdlPv@@Base+0xd64>
   2180c:	mov	r0, #1
   21810:	pop	{r4, pc}
   21814:	ldr	r1, [r1]
   21818:	ldr	r0, [r3]
   2181c:	bl	10ef4 <memcmp@plt>
   21820:	cmp	r0, #0
   21824:	movgt	r0, #0
   21828:	movle	r0, #1
   2182c:	pop	{r4, pc}
   21830:	cmp	r0, #0
   21834:	popeq	{r4, pc}
   21838:	mov	r2, r0
   2183c:	ldr	r1, [r1]
   21840:	ldr	r0, [r3]
   21844:	bl	10ef4 <memcmp@plt>
   21848:	lsr	r0, r0, #31
   2184c:	pop	{r4, pc}
   21850:	ldr	r2, [r0, #4]
   21854:	mov	r3, r0
   21858:	ldr	r0, [r1, #4]
   2185c:	push	{r4, lr}
   21860:	cmp	r2, r0
   21864:	bge	21894 <_ZdlPv@@Base+0xde4>
   21868:	cmp	r2, #0
   2186c:	bne	21878 <_ZdlPv@@Base+0xdc8>
   21870:	mov	r0, #1
   21874:	pop	{r4, pc}
   21878:	ldr	r1, [r1]
   2187c:	ldr	r0, [r3]
   21880:	bl	10ef4 <memcmp@plt>
   21884:	cmp	r0, #0
   21888:	movgt	r0, #0
   2188c:	movle	r0, #1
   21890:	pop	{r4, pc}
   21894:	cmp	r0, #0
   21898:	popeq	{r4, pc}
   2189c:	mov	r2, r0
   218a0:	ldr	r1, [r1]
   218a4:	ldr	r0, [r3]
   218a8:	bl	10ef4 <memcmp@plt>
   218ac:	lsr	r0, r0, #31
   218b0:	pop	{r4, pc}
   218b4:	mov	r3, r0
   218b8:	ldr	r2, [r1, #4]
   218bc:	ldr	r0, [r0, #4]
   218c0:	push	{r4, lr}
   218c4:	cmp	r0, r2
   218c8:	blt	218f4 <_ZdlPv@@Base+0xe44>
   218cc:	cmp	r2, #0
   218d0:	bne	218dc <_ZdlPv@@Base+0xe2c>
   218d4:	mov	r0, #1
   218d8:	pop	{r4, pc}
   218dc:	ldr	r1, [r1]
   218e0:	ldr	r0, [r3]
   218e4:	bl	10ef4 <memcmp@plt>
   218e8:	mvn	r0, r0
   218ec:	lsr	r0, r0, #31
   218f0:	pop	{r4, pc}
   218f4:	cmp	r0, #0
   218f8:	popeq	{r4, pc}
   218fc:	mov	r2, r0
   21900:	ldr	r1, [r1]
   21904:	ldr	r0, [r3]
   21908:	bl	10ef4 <memcmp@plt>
   2190c:	cmp	r0, #0
   21910:	movle	r0, #0
   21914:	movgt	r0, #1
   21918:	pop	{r4, pc}
   2191c:	mov	r3, r0
   21920:	ldr	r2, [r1, #4]
   21924:	ldr	r0, [r0, #4]
   21928:	push	{r4, lr}
   2192c:	cmp	r0, r2
   21930:	ble	2195c <_ZdlPv@@Base+0xeac>
   21934:	cmp	r2, #0
   21938:	bne	21944 <_ZdlPv@@Base+0xe94>
   2193c:	mov	r0, #1
   21940:	pop	{r4, pc}
   21944:	ldr	r1, [r1]
   21948:	ldr	r0, [r3]
   2194c:	bl	10ef4 <memcmp@plt>
   21950:	mvn	r0, r0
   21954:	lsr	r0, r0, #31
   21958:	pop	{r4, pc}
   2195c:	cmp	r0, #0
   21960:	popeq	{r4, pc}
   21964:	mov	r2, r0
   21968:	ldr	r1, [r1]
   2196c:	ldr	r0, [r3]
   21970:	bl	10ef4 <memcmp@plt>
   21974:	cmp	r0, #0
   21978:	movle	r0, #0
   2197c:	movgt	r0, #1
   21980:	pop	{r4, pc}
   21984:	push	{r4, r5, lr}
   21988:	subs	r5, r1, #0
   2198c:	sub	sp, sp, #12
   21990:	mov	r4, r0
   21994:	blt	219b0 <_ZdlPv@@Base+0xf00>
   21998:	ldr	r1, [r4, #8]
   2199c:	cmp	r1, r5
   219a0:	blt	219c8 <_ZdlPv@@Base+0xf18>
   219a4:	str	r5, [r4, #4]
   219a8:	add	sp, sp, #12
   219ac:	pop	{r4, r5, pc}
   219b0:	ldr	r1, [pc, #56]	; 219f0 <_ZdlPv@@Base+0xf40>
   219b4:	ldr	r0, [pc, #56]	; 219f4 <_ZdlPv@@Base+0xf44>
   219b8:	bl	1ef88 <__printf_chk@plt+0xe034>
   219bc:	ldr	r1, [r4, #8]
   219c0:	cmp	r1, r5
   219c4:	bge	219a4 <_ZdlPv@@Base+0xef4>
   219c8:	mov	r2, r4
   219cc:	mov	r3, r5
   219d0:	ldr	r0, [r2], #8
   219d4:	str	r2, [sp]
   219d8:	ldr	r2, [r4, #4]
   219dc:	bl	2122c <_ZdlPv@@Base+0x77c>
   219e0:	str	r5, [r4, #4]
   219e4:	str	r0, [r4]
   219e8:	add	sp, sp, #12
   219ec:	pop	{r4, r5, pc}
   219f0:	andeq	sl, r2, r4, ror r4
   219f4:	andeq	r0, r0, r7, lsl #2
   219f8:	mov	r3, #0
   219fc:	str	r3, [r0, #4]
   21a00:	bx	lr
   21a04:	push	{r4, lr}
   21a08:	ldr	r4, [r0]
   21a0c:	cmp	r4, #0
   21a10:	beq	21a30 <_ZdlPv@@Base+0xf80>
   21a14:	ldr	r2, [r0, #4]
   21a18:	mov	r0, r4
   21a1c:	bl	10ec4 <memchr@plt>
   21a20:	cmp	r0, #0
   21a24:	beq	21a30 <_ZdlPv@@Base+0xf80>
   21a28:	sub	r0, r0, r4
   21a2c:	pop	{r4, pc}
   21a30:	mvn	r0, #0
   21a34:	pop	{r4, pc}
   21a38:	push	{r4, r5, r6, lr}
   21a3c:	ldrd	r4, [r0]
   21a40:	cmp	r5, #0
   21a44:	add	r0, r5, #1
   21a48:	ble	21aa8 <_ZdlPv@@Base+0xff8>
   21a4c:	add	r5, r4, r5
   21a50:	sub	r4, r4, #1
   21a54:	sub	r5, r5, #1
   21a58:	mov	r3, r4
   21a5c:	mov	r1, #0
   21a60:	ldrb	r2, [r3, #1]!
   21a64:	cmp	r2, #0
   21a68:	addeq	r1, r1, #1
   21a6c:	cmp	r3, r5
   21a70:	bne	21a60 <_ZdlPv@@Base+0xfb0>
   21a74:	sub	r0, r0, r1
   21a78:	bl	10e58 <malloc@plt>
   21a7c:	mov	r1, r0
   21a80:	ldrb	r2, [r4, #1]!
   21a84:	mov	r3, r1
   21a88:	cmp	r2, #0
   21a8c:	strbne	r2, [r3], #1
   21a90:	movne	r1, r3
   21a94:	cmp	r4, r5
   21a98:	bne	21a80 <_ZdlPv@@Base+0xfd0>
   21a9c:	mov	r3, #0
   21aa0:	strb	r3, [r1]
   21aa4:	pop	{r4, r5, r6, pc}
   21aa8:	bl	10e58 <malloc@plt>
   21aac:	mov	r1, r0
   21ab0:	b	21a9c <_ZdlPv@@Base+0xfec>
   21ab4:	push	{r4, r5, r6, lr}
   21ab8:	ldr	r4, [r0, #4]
   21abc:	ldr	lr, [r0]
   21ac0:	subs	r6, r4, #1
   21ac4:	popmi	{r4, r5, r6, pc}
   21ac8:	ldrb	r3, [lr, r6]
   21acc:	mov	r5, r0
   21ad0:	cmp	r3, #32
   21ad4:	bne	21bac <_ZdlPv@@Base+0x10fc>
   21ad8:	add	r1, lr, r6
   21adc:	mov	r2, r6
   21ae0:	b	21af4 <_ZdlPv@@Base+0x1044>
   21ae4:	ldrb	ip, [r1, #-1]!
   21ae8:	cmp	ip, #32
   21aec:	bne	21b20 <_ZdlPv@@Base+0x1070>
   21af0:	mov	r2, r3
   21af4:	subs	r3, r2, #1
   21af8:	bcs	21ae4 <_ZdlPv@@Base+0x1034>
   21afc:	cmp	lr, #0
   21b00:	mov	r4, #0
   21b04:	str	r4, [r5, #4]
   21b08:	popeq	{r4, r5, r6, pc}
   21b0c:	mov	r0, lr
   21b10:	bl	10e10 <_ZdaPv@plt>
   21b14:	str	r4, [r5]
   21b18:	str	r4, [r5, #8]
   21b1c:	pop	{r4, r5, r6, pc}
   21b20:	cmp	r3, #0
   21b24:	beq	21bc8 <_ZdlPv@@Base+0x1118>
   21b28:	ldrb	r1, [lr]
   21b2c:	cmp	r1, #32
   21b30:	bne	21b98 <_ZdlPv@@Base+0x10e8>
   21b34:	add	r3, lr, r3
   21b38:	add	r2, lr, #1
   21b3c:	mov	r4, r2
   21b40:	sub	ip, r3, r2
   21b44:	ldrb	r1, [r2], #1
   21b48:	cmp	r1, #32
   21b4c:	beq	21b3c <_ZdlPv@@Base+0x108c>
   21b50:	cmp	r6, ip
   21b54:	popeq	{r4, r5, r6, pc}
   21b58:	cmp	ip, #0
   21b5c:	blt	21afc <_ZdlPv@@Base+0x104c>
   21b60:	add	r3, ip, #1
   21b64:	str	r3, [r5, #4]
   21b68:	ldr	r0, [r5, #8]
   21b6c:	bl	10d98 <_Znaj@plt>
   21b70:	mov	r1, r4
   21b74:	ldr	r2, [r5, #4]
   21b78:	mov	r6, r0
   21b7c:	bl	10e4c <memcpy@plt>
   21b80:	ldr	r0, [r5]
   21b84:	cmp	r0, #0
   21b88:	beq	21b90 <_ZdlPv@@Base+0x10e0>
   21b8c:	bl	10e10 <_ZdaPv@plt>
   21b90:	str	r6, [r5]
   21b94:	pop	{r4, r5, r6, pc}
   21b98:	cmp	r4, r2
   21b9c:	popeq	{r4, r5, r6, pc}
   21ba0:	mov	r4, lr
   21ba4:	mov	ip, r3
   21ba8:	b	21b60 <_ZdlPv@@Base+0x10b0>
   21bac:	cmp	r6, #0
   21bb0:	popeq	{r4, r5, r6, pc}
   21bb4:	ldrb	r3, [lr]
   21bb8:	cmp	r3, #32
   21bbc:	popne	{r4, r5, r6, pc}
   21bc0:	mov	r3, r6
   21bc4:	b	21b34 <_ZdlPv@@Base+0x1084>
   21bc8:	cmp	r6, #0
   21bcc:	bne	21ba0 <_ZdlPv@@Base+0x10f0>
   21bd0:	pop	{r4, r5, r6, pc}
   21bd4:	push	{r4, r5, r6, lr}
   21bd8:	ldrd	r4, [r0]
   21bdc:	cmp	r5, #0
   21be0:	pople	{r4, r5, r6, pc}
   21be4:	add	r5, r4, r5
   21be8:	mov	r6, r1
   21bec:	sub	r5, r5, #1
   21bf0:	sub	r4, r4, #1
   21bf4:	ldrb	r0, [r4, #1]!
   21bf8:	mov	r1, r6
   21bfc:	bl	10df8 <putc@plt>
   21c00:	cmp	r4, r5
   21c04:	bne	21bf4 <_ZdlPv@@Base+0x1144>
   21c08:	pop	{r4, r5, r6, pc}
   21c0c:	push	{r4, r5, lr}
   21c10:	sub	sp, sp, #12
   21c14:	ldr	r5, [pc, #48]	; 21c4c <_ZdlPv@@Base+0x119c>
   21c18:	mov	r4, r0
   21c1c:	str	r1, [sp]
   21c20:	ldr	r3, [pc, #40]	; 21c50 <_ZdlPv@@Base+0x11a0>
   21c24:	mov	r2, #12
   21c28:	mov	r0, r5
   21c2c:	mov	r1, #1
   21c30:	bl	10f00 <__sprintf_chk@plt>
   21c34:	mov	r1, r5
   21c38:	mov	r0, r4
   21c3c:	bl	21340 <_ZdlPv@@Base+0x890>
   21c40:	mov	r0, r4
   21c44:	add	sp, sp, #12
   21c48:	pop	{r4, r5, pc}
   21c4c:	andeq	r0, r4, r4, ror #6
   21c50:	andeq	r3, r2, r4, lsr ip
   21c54:	subs	r1, r0, #0
   21c58:	beq	21c84 <_ZdlPv@@Base+0x11d4>
   21c5c:	push	{r4, r5, r6, lr}
   21c60:	mov	r4, r1
   21c64:	bl	10e64 <strlen@plt>
   21c68:	add	r5, r0, #1
   21c6c:	mov	r0, r5
   21c70:	bl	10e58 <malloc@plt>
   21c74:	mov	r2, r5
   21c78:	mov	r1, r4
   21c7c:	bl	10e4c <memcpy@plt>
   21c80:	pop	{r4, r5, r6, pc}
   21c84:	mov	r0, r1
   21c88:	bx	lr
   21c8c:	push	{r4, r5, r6, lr}
   21c90:	mov	r5, r0
   21c94:	ldr	r4, [pc, #40]	; 21cc4 <_ZdlPv@@Base+0x1214>
   21c98:	ldr	r0, [r4]
   21c9c:	cmp	r0, #0
   21ca0:	beq	21cb4 <_ZdlPv@@Base+0x1204>
   21ca4:	mov	r1, r5
   21ca8:	bl	10eac <strcmp@plt>
   21cac:	cmp	r0, #0
   21cb0:	popeq	{r4, r5, r6, pc}
   21cb4:	mov	r0, r5
   21cb8:	bl	21c54 <_ZdlPv@@Base+0x11a4>
   21cbc:	str	r0, [r4]
   21cc0:	pop	{r4, r5, r6, pc}
   21cc4:	andeq	r0, r4, r4, ror #5
   21cc8:	ldr	r3, [pc, #4]	; 21cd4 <_ZdlPv@@Base+0x1224>
   21ccc:	str	r0, [r3]
   21cd0:	bx	lr
   21cd4:	andeq	r0, r4, r4, asr #6
   21cd8:	push	{r1, r2, r3}
   21cdc:	push	{r4, r5, r6, r7, r8, lr}
   21ce0:	sub	sp, sp, #2016	; 0x7e0
   21ce4:	ldr	r5, [pc, #228]	; 21dd0 <_ZdlPv@@Base+0x1320>
   21ce8:	sub	sp, sp, #4
   21cec:	add	r2, sp, #2048	; 0x800
   21cf0:	ldr	ip, [r5]
   21cf4:	add	r3, sp, #16
   21cf8:	add	r6, sp, #12
   21cfc:	sub	r1, r3, #12
   21d00:	str	ip, [sp, #2012]	; 0x7dc
   21d04:	mov	r3, r2
   21d08:	mov	ip, #2000	; 0x7d0
   21d0c:	str	r2, [sp, #8]
   21d10:	mov	r8, r0
   21d14:	ldr	r2, [sp, #2044]	; 0x7fc
   21d18:	mov	r0, r6
   21d1c:	str	ip, [sp, #4]
   21d20:	bl	21de4 <_ZdlPv@@Base+0x1334>
   21d24:	ldr	r4, [sp, #4]
   21d28:	subs	r7, r0, #0
   21d2c:	beq	21dbc <_ZdlPv@@Base+0x130c>
   21d30:	mov	r3, r8
   21d34:	mov	r2, r4
   21d38:	mov	r1, #1
   21d3c:	bl	10e40 <fwrite@plt>
   21d40:	cmp	r0, r4
   21d44:	bcc	21d84 <_ZdlPv@@Base+0x12d4>
   21d48:	cmp	r7, r6
   21d4c:	beq	21d58 <_ZdlPv@@Base+0x12a8>
   21d50:	mov	r0, r7
   21d54:	bl	10d38 <free@plt>
   21d58:	subs	r0, r4, #0
   21d5c:	blt	21db0 <_ZdlPv@@Base+0x1300>
   21d60:	ldr	r2, [sp, #2012]	; 0x7dc
   21d64:	ldr	r3, [r5]
   21d68:	cmp	r2, r3
   21d6c:	bne	21dcc <_ZdlPv@@Base+0x131c>
   21d70:	add	sp, sp, #2016	; 0x7e0
   21d74:	add	sp, sp, #4
   21d78:	pop	{r4, r5, r6, r7, r8, lr}
   21d7c:	add	sp, sp, #12
   21d80:	bx	lr
   21d84:	cmp	r7, r6
   21d88:	mvneq	r0, #0
   21d8c:	beq	21d60 <_ZdlPv@@Base+0x12b0>
   21d90:	bl	10eb8 <__errno_location@plt>
   21d94:	mov	r4, r0
   21d98:	mov	r0, r7
   21d9c:	ldr	r6, [r4]
   21da0:	bl	10d38 <free@plt>
   21da4:	str	r6, [r4]
   21da8:	mvn	r0, #0
   21dac:	b	21d60 <_ZdlPv@@Base+0x12b0>
   21db0:	bl	10eb8 <__errno_location@plt>
   21db4:	mov	r3, #75	; 0x4b
   21db8:	str	r3, [r0]
   21dbc:	mov	r0, r8
   21dc0:	bl	21dd4 <_ZdlPv@@Base+0x1324>
   21dc4:	mvn	r0, #0
   21dc8:	b	21d60 <_ZdlPv@@Base+0x12b0>
   21dcc:	bl	10de0 <__stack_chk_fail@plt>
   21dd0:			; <UNDEFINED> instruction: 0x0003bdb8
   21dd4:	ldr	r3, [r0]
   21dd8:	orr	r3, r3, #32
   21ddc:	str	r3, [r0]
   21de0:	bx	lr
   21de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21de8:	mov	r9, r2
   21dec:	ldr	r2, [pc, #3592]	; 22bfc <_ZdlPv@@Base+0x214c>
   21df0:	add	fp, sp, #32
   21df4:	sub	sp, sp, #540	; 0x21c
   21df8:	ldr	ip, [r2]
   21dfc:	str	r0, [fp, #-504]	; 0xfffffe08
   21e00:	str	r1, [fp, #-532]	; 0xfffffdec
   21e04:	mov	r0, r9
   21e08:	sub	r2, fp, #484	; 0x1e4
   21e0c:	sub	r1, fp, #364	; 0x16c
   21e10:	mov	r4, r3
   21e14:	str	ip, [fp, #-40]	; 0xffffffd8
   21e18:	bl	22d34 <_ZdlPv@@Base+0x2284>
   21e1c:	cmp	r0, #0
   21e20:	blt	223f8 <_ZdlPv@@Base+0x1948>
   21e24:	sub	r1, fp, #484	; 0x1e4
   21e28:	mov	r0, r4
   21e2c:	bl	22c00 <_ZdlPv@@Base+0x2150>
   21e30:	cmp	r0, #0
   21e34:	blt	229b4 <_ZdlPv@@Base+0x1f04>
   21e38:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   21e3c:	ldr	r3, [fp, #-352]	; 0xfffffea0
   21e40:	adds	r2, r2, #7
   21e44:	mvncs	r2, #0
   21e48:	adds	r3, r3, r2
   21e4c:	bcs	223ec <_ZdlPv@@Base+0x193c>
   21e50:	mov	r0, #6
   21e54:	adds	r0, r3, r0
   21e58:	bcs	223ec <_ZdlPv@@Base+0x193c>
   21e5c:	cmp	r0, #4000	; 0xfa0
   21e60:	bcc	22090 <_ZdlPv@@Base+0x15e0>
   21e64:	cmn	r0, #1
   21e68:	beq	223ec <_ZdlPv@@Base+0x193c>
   21e6c:	bl	10e58 <malloc@plt>
   21e70:	subs	r3, r0, #0
   21e74:	str	r3, [fp, #-516]	; 0xfffffdfc
   21e78:	beq	223ec <_ZdlPv@@Base+0x193c>
   21e7c:	str	r3, [fp, #-536]	; 0xfffffde8
   21e80:	ldr	r3, [fp, #-504]	; 0xfffffe08
   21e84:	ldr	sl, [fp, #-360]	; 0xfffffe98
   21e88:	cmp	r3, #0
   21e8c:	ldr	r5, [fp, #-504]	; 0xfffffe08
   21e90:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   21e94:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   21e98:	mov	r4, #0
   21e9c:	ldrne	r6, [r3]
   21ea0:	mov	r3, r5
   21ea4:	ldr	r5, [sl]
   21ea8:	str	r4, [fp, #-528]	; 0xfffffdf0
   21eac:	cmp	r5, r9
   21eb0:	beq	22308 <_ZdlPv@@Base+0x1858>
   21eb4:	sub	r5, r5, r9
   21eb8:	adds	r2, r4, r5
   21ebc:	mov	r7, r2
   21ec0:	bcs	22310 <_ZdlPv@@Base+0x1860>
   21ec4:	cmp	r6, r2
   21ec8:	bcs	21f3c <_ZdlPv@@Base+0x148c>
   21ecc:	cmp	r6, #0
   21ed0:	bne	22400 <_ZdlPv@@Base+0x1950>
   21ed4:	cmp	r2, #12
   21ed8:	movls	r6, #12
   21edc:	bhi	22410 <_ZdlPv@@Base+0x1960>
   21ee0:	ldr	r2, [fp, #-504]	; 0xfffffe08
   21ee4:	cmp	r3, r2
   21ee8:	cmpne	r3, #0
   21eec:	sub	r8, r3, r2
   21ef0:	clz	r8, r8
   21ef4:	lsr	r8, r8, #5
   21ef8:	bne	223a4 <_ZdlPv@@Base+0x18f4>
   21efc:	mov	r0, r6
   21f00:	str	r3, [fp, #-508]	; 0xfffffe04
   21f04:	bl	10e58 <malloc@plt>
   21f08:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21f0c:	subs	ip, r0, #0
   21f10:	beq	227c8 <_ZdlPv@@Base+0x1d18>
   21f14:	cmp	r4, #0
   21f18:	moveq	r8, #0
   21f1c:	cmp	r8, #0
   21f20:	moveq	r3, ip
   21f24:	beq	21f3c <_ZdlPv@@Base+0x148c>
   21f28:	mov	r1, r3
   21f2c:	mov	r2, r4
   21f30:	str	ip, [fp, #-508]	; 0xfffffe04
   21f34:	bl	10e4c <memcpy@plt>
   21f38:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21f3c:	add	r0, r3, r4
   21f40:	mov	r2, r5
   21f44:	mov	r1, r9
   21f48:	str	r3, [fp, #-508]	; 0xfffffe04
   21f4c:	bl	10e4c <memcpy@plt>
   21f50:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21f54:	ldr	r2, [fp, #-364]	; 0xfffffe94
   21f58:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   21f5c:	cmp	r2, r1
   21f60:	beq	22a9c <_ZdlPv@@Base+0x1fec>
   21f64:	ldrb	r1, [sl, #36]	; 0x24
   21f68:	ldr	r2, [sl, #40]	; 0x28
   21f6c:	cmp	r1, #37	; 0x25
   21f70:	beq	22250 <_ZdlPv@@Base+0x17a0>
   21f74:	cmn	r2, #1
   21f78:	beq	22bf8 <_ZdlPv@@Base+0x2148>
   21f7c:	ldr	r9, [fp, #-480]	; 0xfffffe20
   21f80:	cmp	r1, #110	; 0x6e
   21f84:	add	r1, r9, r2, lsl #4
   21f88:	ldr	r5, [r9, r2, lsl #4]
   21f8c:	beq	223c8 <_ZdlPv@@Base+0x1918>
   21f90:	ldr	r2, [sl, #8]
   21f94:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   21f98:	tst	r2, #1
   21f9c:	mov	r1, #37	; 0x25
   21fa0:	strb	r1, [r0]
   21fa4:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   21fa8:	movne	r1, #39	; 0x27
   21fac:	addne	r4, r0, #2
   21fb0:	strbne	r1, [r0, #1]
   21fb4:	addeq	r4, r0, #1
   21fb8:	tst	r2, #2
   21fbc:	movne	r1, #45	; 0x2d
   21fc0:	strbne	r1, [r4], #1
   21fc4:	tst	r2, #4
   21fc8:	movne	r1, #43	; 0x2b
   21fcc:	strbne	r1, [r4], #1
   21fd0:	tst	r2, #8
   21fd4:	movne	r1, #32
   21fd8:	strbne	r1, [r4], #1
   21fdc:	tst	r2, #16
   21fe0:	movne	r1, #35	; 0x23
   21fe4:	strbne	r1, [r4], #1
   21fe8:	tst	r2, #64	; 0x40
   21fec:	movne	r1, #73	; 0x49
   21ff0:	strbne	r1, [r4], #1
   21ff4:	tst	r2, #32
   21ff8:	movne	r2, #48	; 0x30
   21ffc:	strbne	r2, [r4], #1
   22000:	ldr	r1, [sl, #12]
   22004:	ldr	r8, [sl, #16]
   22008:	cmp	r1, r8
   2200c:	beq	2202c <_ZdlPv@@Base+0x157c>
   22010:	sub	r8, r8, r1
   22014:	mov	r0, r4
   22018:	mov	r2, r8
   2201c:	str	r3, [fp, #-508]	; 0xfffffe04
   22020:	bl	10e4c <memcpy@plt>
   22024:	ldr	r3, [fp, #-508]	; 0xfffffe04
   22028:	add	r4, r4, r8
   2202c:	ldr	r1, [sl, #24]
   22030:	ldr	r8, [sl, #28]
   22034:	cmp	r1, r8
   22038:	beq	22058 <_ZdlPv@@Base+0x15a8>
   2203c:	sub	r8, r8, r1
   22040:	mov	r0, r4
   22044:	mov	r2, r8
   22048:	str	r3, [fp, #-508]	; 0xfffffe04
   2204c:	bl	10e4c <memcpy@plt>
   22050:	ldr	r3, [fp, #-508]	; 0xfffffe04
   22054:	add	r4, r4, r8
   22058:	sub	r2, r5, #7
   2205c:	cmp	r2, #9
   22060:	ldrls	pc, [pc, r2, lsl #2]
   22064:	b	220c0 <_ZdlPv@@Base+0x1610>
   22068:	strheq	r2, [r2], -r8
   2206c:	strheq	r2, [r2], -r8
   22070:	strheq	r2, [r2], -r0
   22074:	strheq	r2, [r2], -r0
   22078:	andeq	r2, r2, r0, asr #1
   2207c:	andeq	r2, r2, r0, lsr #8
   22080:	andeq	r2, r2, r0, asr #1
   22084:	strheq	r2, [r2], -r8
   22088:	andeq	r2, r2, r0, asr #1
   2208c:	strheq	r2, [r2], -r8
   22090:	add	r3, r3, #13
   22094:	bic	r3, r3, #7
   22098:	sub	sp, sp, r3
   2209c:	add	r3, sp, #32
   220a0:	str	r3, [fp, #-516]	; 0xfffffdfc
   220a4:	mov	r3, #0
   220a8:	str	r3, [fp, #-536]	; 0xfffffde8
   220ac:	b	21e80 <_ZdlPv@@Base+0x13d0>
   220b0:	mov	r2, #108	; 0x6c
   220b4:	strb	r2, [r4], #1
   220b8:	mov	r2, #108	; 0x6c
   220bc:	strb	r2, [r4], #1
   220c0:	ldrb	r2, [sl, #36]	; 0x24
   220c4:	mov	r1, #0
   220c8:	strb	r1, [r4, #1]
   220cc:	strb	r2, [r4]
   220d0:	ldr	r2, [sl, #20]
   220d4:	cmn	r2, #1
   220d8:	beq	22878 <_ZdlPv@@Base+0x1dc8>
   220dc:	ldr	r1, [r9, r2, lsl #4]
   220e0:	add	r2, r9, r2, lsl #4
   220e4:	cmp	r1, #5
   220e8:	bne	22bf8 <_ZdlPv@@Base+0x2148>
   220ec:	ldr	r2, [r2, #8]
   220f0:	mov	r8, #1
   220f4:	str	r2, [fp, #-492]	; 0xfffffe14
   220f8:	ldr	r2, [sl, #32]
   220fc:	cmn	r2, #1
   22100:	beq	22128 <_ZdlPv@@Base+0x1678>
   22104:	ldr	r1, [r9, r2, lsl #4]
   22108:	add	r9, r9, r2, lsl #4
   2210c:	cmp	r1, #5
   22110:	bne	22bf8 <_ZdlPv@@Base+0x2148>
   22114:	sub	r2, fp, #36	; 0x24
   22118:	add	r2, r2, r8, lsl #2
   2211c:	ldr	r1, [r9, #8]
   22120:	add	r8, r8, #1
   22124:	str	r1, [r2, #-456]	; 0xfffffe38
   22128:	mov	r2, #2
   2212c:	adds	r2, r7, r2
   22130:	str	r2, [fp, #-524]	; 0xfffffdf4
   22134:	bcs	228b0 <_ZdlPv@@Base+0x1e00>
   22138:	cmp	r6, r2
   2213c:	bcs	228b8 <_ZdlPv@@Base+0x1e08>
   22140:	cmp	r6, #0
   22144:	bne	22774 <_ZdlPv@@Base+0x1cc4>
   22148:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   2214c:	cmp	r2, #12
   22150:	movls	r6, #12
   22154:	bhi	22788 <_ZdlPv@@Base+0x1cd8>
   22158:	ldr	r1, [fp, #-504]	; 0xfffffe08
   2215c:	sub	r2, r3, r1
   22160:	cmp	r3, r1
   22164:	cmpne	r3, #0
   22168:	clz	r2, r2
   2216c:	lsr	r2, r2, #5
   22170:	str	r2, [fp, #-508]	; 0xfffffe04
   22174:	bne	22880 <_ZdlPv@@Base+0x1dd0>
   22178:	mov	r0, r6
   2217c:	str	r3, [fp, #-512]	; 0xfffffe00
   22180:	bl	10e58 <malloc@plt>
   22184:	ldr	r3, [fp, #-512]	; 0xfffffe00
   22188:	ldr	r2, [fp, #-508]	; 0xfffffe04
   2218c:	subs	r9, r0, #0
   22190:	beq	227c8 <_ZdlPv@@Base+0x1d18>
   22194:	cmp	r7, #0
   22198:	moveq	r2, #0
   2219c:	cmp	r2, #0
   221a0:	beq	221b0 <_ZdlPv@@Base+0x1700>
   221a4:	mov	r1, r3
   221a8:	mov	r2, r7
   221ac:	bl	10e4c <memcpy@plt>
   221b0:	mov	r3, #0
   221b4:	strb	r3, [r9, r7]
   221b8:	bl	10eb8 <__errno_location@plt>
   221bc:	sub	r3, r5, #1
   221c0:	str	r3, [fp, #-520]	; 0xfffffdf8
   221c4:	ldr	r3, [r0]
   221c8:	str	r0, [fp, #-508]	; 0xfffffe04
   221cc:	str	r3, [fp, #-540]	; 0xfffffde4
   221d0:	sub	r3, r6, r7
   221d4:	str	r3, [fp, #-512]	; 0xfffffe00
   221d8:	ldr	r3, [fp, #-512]	; 0xfffffe00
   221dc:	mvn	r2, #0
   221e0:	cmp	r3, #0
   221e4:	str	r2, [fp, #-496]	; 0xfffffe10
   221e8:	ldr	r2, [fp, #-508]	; 0xfffffe04
   221ec:	movge	r5, r3
   221f0:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   221f4:	mov	r1, #0
   221f8:	str	r1, [r2]
   221fc:	mvnlt	r5, #-2147483648	; 0x80000000
   22200:	cmp	r3, #16
   22204:	ldrls	pc, [pc, r3, lsl #2]
   22208:	b	22bf8 <_ZdlPv@@Base+0x2148>
   2220c:	andeq	r2, r2, r4, asr r7
   22210:	andeq	r2, r2, r4, lsr r7
   22214:	ldrdeq	r2, [r2], -r8
   22218:	andeq	r2, r2, ip, lsl #13
   2221c:	andeq	r2, r2, ip, lsr #8
   22220:	andeq	r2, r2, ip, lsr #8
   22224:	andeq	r2, r2, ip, lsr #8
   22228:	andeq	r2, r2, ip, lsr #8
   2222c:	andeq	r2, r2, r0, asr r5
   22230:	andeq	r2, r2, r0, asr r5
   22234:	andeq	r2, r2, r0, asr #12
   22238:	andeq	r2, r2, r0, asr #12
   2223c:	andeq	r2, r2, ip, lsr #8
   22240:	andeq	r2, r2, ip, lsr #8
   22244:	andeq	r2, r2, ip, lsr #8
   22248:	andeq	r2, r2, ip, lsr #8
   2224c:	andeq	r2, r2, ip, lsr #8
   22250:	cmn	r2, #1
   22254:	bne	22bf8 <_ZdlPv@@Base+0x2148>
   22258:	mov	r2, #1
   2225c:	adds	r2, r7, r2
   22260:	mov	r4, r2
   22264:	bcs	228a0 <_ZdlPv@@Base+0x1df0>
   22268:	cmp	r6, r2
   2226c:	bcs	222e0 <_ZdlPv@@Base+0x1830>
   22270:	cmp	r6, #0
   22274:	bne	227c4 <_ZdlPv@@Base+0x1d14>
   22278:	cmp	r2, #12
   2227c:	movls	r6, #12
   22280:	bhi	229fc <_ZdlPv@@Base+0x1f4c>
   22284:	ldr	r2, [fp, #-504]	; 0xfffffe08
   22288:	cmp	r3, r2
   2228c:	cmpne	r3, #0
   22290:	sub	r5, r3, r2
   22294:	clz	r5, r5
   22298:	lsr	r5, r5, #5
   2229c:	bne	22990 <_ZdlPv@@Base+0x1ee0>
   222a0:	mov	r0, r6
   222a4:	str	r3, [fp, #-508]	; 0xfffffe04
   222a8:	bl	10e58 <malloc@plt>
   222ac:	ldr	r3, [fp, #-508]	; 0xfffffe04
   222b0:	subs	ip, r0, #0
   222b4:	beq	227c8 <_ZdlPv@@Base+0x1d18>
   222b8:	cmp	r7, #0
   222bc:	moveq	r5, #0
   222c0:	cmp	r5, #0
   222c4:	moveq	r3, ip
   222c8:	beq	222e0 <_ZdlPv@@Base+0x1830>
   222cc:	mov	r1, r3
   222d0:	mov	r2, r7
   222d4:	str	ip, [fp, #-508]	; 0xfffffe04
   222d8:	bl	10e4c <memcpy@plt>
   222dc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   222e0:	mov	r2, #37	; 0x25
   222e4:	strb	r2, [r3, r7]
   222e8:	ldr	r9, [sl, #4]
   222ec:	add	sl, sl, #44	; 0x2c
   222f0:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   222f4:	ldr	r5, [sl]
   222f8:	add	r2, r2, #1
   222fc:	cmp	r5, r9
   22300:	str	r2, [fp, #-528]	; 0xfffffdf0
   22304:	bne	21eb4 <_ZdlPv@@Base+0x1404>
   22308:	mov	r7, r4
   2230c:	b	21f54 <_ZdlPv@@Base+0x14a4>
   22310:	cmn	r6, #1
   22314:	beq	22988 <_ZdlPv@@Base+0x1ed8>
   22318:	mov	r5, r3
   2231c:	bl	10eb8 <__errno_location@plt>
   22320:	mov	r9, r5
   22324:	str	r0, [fp, #-508]	; 0xfffffe04
   22328:	ldr	r3, [fp, #-504]	; 0xfffffe08
   2232c:	cmp	r9, r3
   22330:	cmpne	r9, #0
   22334:	bne	227e4 <_ZdlPv@@Base+0x1d34>
   22338:	ldr	r3, [fp, #-536]	; 0xfffffde8
   2233c:	cmp	r3, #0
   22340:	beq	2234c <_ZdlPv@@Base+0x189c>
   22344:	mov	r0, r3
   22348:	bl	10d38 <free@plt>
   2234c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   22350:	sub	r3, fp, #348	; 0x15c
   22354:	cmp	r0, r3
   22358:	beq	22360 <_ZdlPv@@Base+0x18b0>
   2235c:	bl	10d38 <free@plt>
   22360:	ldr	r0, [fp, #-480]	; 0xfffffe20
   22364:	sub	r3, fp, #476	; 0x1dc
   22368:	cmp	r0, r3
   2236c:	beq	22374 <_ZdlPv@@Base+0x18c4>
   22370:	bl	10d38 <free@plt>
   22374:	ldr	r2, [fp, #-508]	; 0xfffffe04
   22378:	mov	r5, #0
   2237c:	mov	r3, #12
   22380:	str	r3, [r2]
   22384:	ldr	r3, [pc, #2160]	; 22bfc <_ZdlPv@@Base+0x214c>
   22388:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2238c:	mov	r0, r5
   22390:	ldr	r3, [r3]
   22394:	cmp	r2, r3
   22398:	bne	22be8 <_ZdlPv@@Base+0x2138>
   2239c:	sub	sp, fp, #32
   223a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   223a4:	mov	r0, r3
   223a8:	mov	r1, r6
   223ac:	str	r3, [fp, #-508]	; 0xfffffe04
   223b0:	bl	10dbc <realloc@plt>
   223b4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   223b8:	cmp	r0, #0
   223bc:	beq	22b80 <_ZdlPv@@Base+0x20d0>
   223c0:	mov	r3, r0
   223c4:	b	21f3c <_ZdlPv@@Base+0x148c>
   223c8:	sub	r5, r5, #18
   223cc:	cmp	r5, #4
   223d0:	ldrls	pc, [pc, r5, lsl #2]
   223d4:	b	22bf8 <_ZdlPv@@Base+0x2148>
   223d8:	andeq	r2, r2, r8, lsl r8
   223dc:	andeq	r2, r2, r8, lsl #16
   223e0:			; <UNDEFINED> instruction: 0x000227b4
   223e4:			; <UNDEFINED> instruction: 0x000227b4
   223e8:	strdeq	r2, [r2], -r0
   223ec:	bl	10eb8 <__errno_location@plt>
   223f0:	str	r0, [fp, #-508]	; 0xfffffe04
   223f4:	b	2234c <_ZdlPv@@Base+0x189c>
   223f8:	mov	r5, #0
   223fc:	b	22384 <_ZdlPv@@Base+0x18d4>
   22400:	blt	227c8 <_ZdlPv@@Base+0x1d18>
   22404:	lsl	r6, r6, #1
   22408:	cmp	r6, r2
   2240c:	bcs	21ee0 <_ZdlPv@@Base+0x1430>
   22410:	cmn	r2, #1
   22414:	beq	22318 <_ZdlPv@@Base+0x1868>
   22418:	mov	r6, r2
   2241c:	b	21ee0 <_ZdlPv@@Base+0x1430>
   22420:	mov	r2, #76	; 0x4c
   22424:	strb	r2, [r4], #1
   22428:	b	220c0 <_ZdlPv@@Base+0x1610>
   2242c:	ldr	r2, [sl, #40]	; 0x28
   22430:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22434:	cmp	r8, #1
   22438:	add	r3, r3, r2, lsl #4
   2243c:	add	r0, r9, r7
   22440:	ldr	r3, [r3, #8]
   22444:	beq	226a8 <_ZdlPv@@Base+0x1bf8>
   22448:	cmp	r8, #2
   2244c:	beq	226fc <_ZdlPv@@Base+0x1c4c>
   22450:	str	r3, [sp, #4]
   22454:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22458:	sub	r2, fp, #496	; 0x1f0
   2245c:	str	r2, [sp, #8]
   22460:	str	r3, [sp]
   22464:	mov	r2, #1
   22468:	mvn	r3, #0
   2246c:	mov	r1, r5
   22470:	bl	10e70 <__snprintf_chk@plt>
   22474:	ldr	r2, [fp, #-496]	; 0xfffffe10
   22478:	cmp	r2, #0
   2247c:	blt	225a4 <_ZdlPv@@Base+0x1af4>
   22480:	cmp	r2, r5
   22484:	mov	r3, r2
   22488:	bcs	2249c <_ZdlPv@@Base+0x19ec>
   2248c:	add	r1, r9, r2
   22490:	ldrb	r1, [r1, r7]
   22494:	cmp	r1, #0
   22498:	bne	22bf8 <_ZdlPv@@Base+0x2148>
   2249c:	cmp	r2, r0
   224a0:	bge	224ac <_ZdlPv@@Base+0x19fc>
   224a4:	mov	r3, r0
   224a8:	str	r0, [fp, #-496]	; 0xfffffe10
   224ac:	add	r2, r3, #1
   224b0:	cmp	r2, r5
   224b4:	bcc	22a0c <_ZdlPv@@Base+0x1f5c>
   224b8:	cmn	r5, #-2147483647	; 0x80000001
   224bc:	beq	22a24 <_ZdlPv@@Base+0x1f74>
   224c0:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   224c4:	add	r3, r3, r2
   224c8:	cmp	r7, r3
   224cc:	mvnhi	r3, #0
   224d0:	cmp	r6, #0
   224d4:	blt	22828 <_ZdlPv@@Base+0x1d78>
   224d8:	lsl	r2, r6, #1
   224dc:	cmp	r2, r3
   224e0:	movcs	r3, r2
   224e4:	cmp	r6, r3
   224e8:	bcs	221d8 <_ZdlPv@@Base+0x1728>
   224ec:	cmp	r2, r3
   224f0:	bcc	22834 <_ZdlPv@@Base+0x1d84>
   224f4:	mov	r6, r2
   224f8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   224fc:	cmp	r9, r3
   22500:	cmpne	r9, #0
   22504:	sub	r5, r9, r3
   22508:	clz	r5, r5
   2250c:	lsr	r5, r5, #5
   22510:	bne	22844 <_ZdlPv@@Base+0x1d94>
   22514:	mov	r0, r6
   22518:	bl	10e58 <malloc@plt>
   2251c:	subs	r3, r0, #0
   22520:	beq	22328 <_ZdlPv@@Base+0x1878>
   22524:	cmp	r7, #0
   22528:	moveq	r5, #0
   2252c:	cmp	r5, #0
   22530:	beq	22868 <_ZdlPv@@Base+0x1db8>
   22534:	mov	r1, r9
   22538:	mov	r2, r7
   2253c:	mov	r9, r3
   22540:	bl	10e4c <memcpy@plt>
   22544:	sub	r3, r6, r7
   22548:	str	r3, [fp, #-512]	; 0xfffffe00
   2254c:	b	221d8 <_ZdlPv@@Base+0x1728>
   22550:	ldr	r2, [sl, #40]	; 0x28
   22554:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22558:	cmp	r8, #1
   2255c:	add	r3, r3, r2, lsl #4
   22560:	add	r0, r9, r7
   22564:	ldrd	r2, [r3, #8]
   22568:	beq	228f4 <_ZdlPv@@Base+0x1e44>
   2256c:	cmp	r8, #2
   22570:	beq	228c0 <_ZdlPv@@Base+0x1e10>
   22574:	strd	r2, [sp, #8]
   22578:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2257c:	sub	r1, fp, #496	; 0x1f0
   22580:	str	r1, [sp, #16]
   22584:	str	r3, [sp]
   22588:	mov	r2, #1
   2258c:	mvn	r3, #0
   22590:	mov	r1, r5
   22594:	bl	10e70 <__snprintf_chk@plt>
   22598:	ldr	r2, [fp, #-496]	; 0xfffffe10
   2259c:	cmp	r2, #0
   225a0:	bge	22480 <_ZdlPv@@Base+0x19d0>
   225a4:	ldrb	r3, [r4, #1]
   225a8:	cmp	r3, #0
   225ac:	movne	r3, #0
   225b0:	strbne	r3, [r4, #1]
   225b4:	bne	221d8 <_ZdlPv@@Base+0x1728>
   225b8:	cmp	r0, #0
   225bc:	bge	224a4 <_ZdlPv@@Base+0x19f4>
   225c0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   225c4:	ldr	r4, [r3]
   225c8:	cmp	r4, #0
   225cc:	bne	225e4 <_ZdlPv@@Base+0x1b34>
   225d0:	ldrb	r3, [sl, #36]	; 0x24
   225d4:	and	r3, r3, #239	; 0xef
   225d8:	cmp	r3, #99	; 0x63
   225dc:	moveq	r4, #84	; 0x54
   225e0:	movne	r4, #22
   225e4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   225e8:	cmp	r9, r3
   225ec:	cmpne	r9, #0
   225f0:	bne	22a84 <_ZdlPv@@Base+0x1fd4>
   225f4:	ldr	r3, [fp, #-536]	; 0xfffffde8
   225f8:	cmp	r3, #0
   225fc:	beq	22608 <_ZdlPv@@Base+0x1b58>
   22600:	mov	r0, r3
   22604:	bl	10d38 <free@plt>
   22608:	ldr	r0, [fp, #-360]	; 0xfffffe98
   2260c:	sub	r3, fp, #348	; 0x15c
   22610:	cmp	r0, r3
   22614:	beq	2261c <_ZdlPv@@Base+0x1b6c>
   22618:	bl	10d38 <free@plt>
   2261c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   22620:	sub	r3, fp, #476	; 0x1dc
   22624:	cmp	r0, r3
   22628:	beq	22630 <_ZdlPv@@Base+0x1b80>
   2262c:	bl	10d38 <free@plt>
   22630:	ldr	r3, [fp, #-508]	; 0xfffffe04
   22634:	mov	r5, #0
   22638:	str	r4, [r3]
   2263c:	b	22384 <_ZdlPv@@Base+0x18d4>
   22640:	ldr	r2, [sl, #40]	; 0x28
   22644:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22648:	cmp	r8, #1
   2264c:	add	r3, r3, r2, lsl #4
   22650:	add	r0, r9, r7
   22654:	ldrd	r2, [r3, #8]
   22658:	beq	22958 <_ZdlPv@@Base+0x1ea8>
   2265c:	cmp	r8, #2
   22660:	beq	22924 <_ZdlPv@@Base+0x1e74>
   22664:	strd	r2, [sp, #8]
   22668:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2266c:	sub	r1, fp, #496	; 0x1f0
   22670:	str	r1, [sp, #16]
   22674:	str	r3, [sp]
   22678:	mov	r2, #1
   2267c:	mvn	r3, #0
   22680:	mov	r1, r5
   22684:	bl	10e70 <__snprintf_chk@plt>
   22688:	b	22474 <_ZdlPv@@Base+0x19c4>
   2268c:	ldr	r2, [sl, #40]	; 0x28
   22690:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22694:	cmp	r8, #1
   22698:	add	r3, r3, r2, lsl #4
   2269c:	add	r0, r9, r7
   226a0:	ldrh	r3, [r3, #8]
   226a4:	bne	22448 <_ZdlPv@@Base+0x1998>
   226a8:	ldr	r2, [fp, #-492]	; 0xfffffe14
   226ac:	str	r3, [sp, #8]
   226b0:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   226b4:	sub	r1, fp, #496	; 0x1f0
   226b8:	str	r1, [sp, #12]
   226bc:	str	r3, [sp]
   226c0:	str	r2, [sp, #4]
   226c4:	mvn	r3, #0
   226c8:	mov	r2, r8
   226cc:	mov	r1, r5
   226d0:	bl	10e70 <__snprintf_chk@plt>
   226d4:	b	22474 <_ZdlPv@@Base+0x19c4>
   226d8:	ldr	r2, [sl, #40]	; 0x28
   226dc:	ldr	r3, [fp, #-480]	; 0xfffffe20
   226e0:	cmp	r8, #1
   226e4:	add	r3, r3, r2, lsl #4
   226e8:	add	r0, r9, r7
   226ec:	ldrsh	r3, [r3, #8]
   226f0:	beq	226a8 <_ZdlPv@@Base+0x1bf8>
   226f4:	cmp	r8, #2
   226f8:	bne	22450 <_ZdlPv@@Base+0x19a0>
   226fc:	ldr	r1, [fp, #-488]	; 0xfffffe18
   22700:	ldr	r2, [fp, #-492]	; 0xfffffe14
   22704:	str	r3, [sp, #12]
   22708:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2270c:	sub	ip, fp, #496	; 0x1f0
   22710:	str	r3, [sp]
   22714:	str	r1, [sp, #8]
   22718:	str	r2, [sp, #4]
   2271c:	str	ip, [sp, #16]
   22720:	mvn	r3, #0
   22724:	mov	r2, #1
   22728:	mov	r1, r5
   2272c:	bl	10e70 <__snprintf_chk@plt>
   22730:	b	22474 <_ZdlPv@@Base+0x19c4>
   22734:	ldr	r2, [sl, #40]	; 0x28
   22738:	ldr	r3, [fp, #-480]	; 0xfffffe20
   2273c:	cmp	r8, #1
   22740:	add	r3, r3, r2, lsl #4
   22744:	add	r0, r9, r7
   22748:	ldrb	r3, [r3, #8]
   2274c:	bne	22448 <_ZdlPv@@Base+0x1998>
   22750:	b	226a8 <_ZdlPv@@Base+0x1bf8>
   22754:	ldr	r2, [sl, #40]	; 0x28
   22758:	ldr	r3, [fp, #-480]	; 0xfffffe20
   2275c:	cmp	r8, #1
   22760:	add	r3, r3, r2, lsl #4
   22764:	add	r0, r9, r7
   22768:	ldrsb	r3, [r3, #8]
   2276c:	bne	22448 <_ZdlPv@@Base+0x1998>
   22770:	b	226a8 <_ZdlPv@@Base+0x1bf8>
   22774:	blt	227c8 <_ZdlPv@@Base+0x1d18>
   22778:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   2277c:	lsl	r6, r6, #1
   22780:	cmp	r6, r2
   22784:	bcs	22158 <_ZdlPv@@Base+0x16a8>
   22788:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   2278c:	mov	r1, #0
   22790:	cmn	r2, #1
   22794:	movne	r2, #0
   22798:	moveq	r2, #1
   2279c:	cmp	r1, r1
   227a0:	movne	r2, #255	; 0xff
   227a4:	cmp	r2, r1
   227a8:	bne	22318 <_ZdlPv@@Base+0x1868>
   227ac:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   227b0:	b	22158 <_ZdlPv@@Base+0x16a8>
   227b4:	ldr	r2, [r1, #8]
   227b8:	mov	r4, r7
   227bc:	str	r7, [r2]
   227c0:	b	222e8 <_ZdlPv@@Base+0x1838>
   227c4:	bge	229f0 <_ZdlPv@@Base+0x1f40>
   227c8:	mov	r9, r3
   227cc:	bl	10eb8 <__errno_location@plt>
   227d0:	ldr	r3, [fp, #-504]	; 0xfffffe08
   227d4:	cmp	r9, r3
   227d8:	cmpne	r9, #0
   227dc:	str	r0, [fp, #-508]	; 0xfffffe04
   227e0:	beq	22338 <_ZdlPv@@Base+0x1888>
   227e4:	mov	r0, r9
   227e8:	bl	10d38 <free@plt>
   227ec:	b	22338 <_ZdlPv@@Base+0x1888>
   227f0:	ldr	r2, [r1, #8]
   227f4:	mov	r1, #0
   227f8:	mov	r4, r7
   227fc:	str	r7, [r2]
   22800:	str	r1, [r2, #4]
   22804:	b	222e8 <_ZdlPv@@Base+0x1838>
   22808:	ldr	r2, [r1, #8]
   2280c:	mov	r4, r7
   22810:	strh	r7, [r2]
   22814:	b	222e8 <_ZdlPv@@Base+0x1838>
   22818:	ldr	r2, [r1, #8]
   2281c:	mov	r4, r7
   22820:	strb	r7, [r2]
   22824:	b	222e8 <_ZdlPv@@Base+0x1838>
   22828:	cmn	r6, #1
   2282c:	beq	221d8 <_ZdlPv@@Base+0x1728>
   22830:	b	22328 <_ZdlPv@@Base+0x1878>
   22834:	cmn	r3, #1
   22838:	beq	22328 <_ZdlPv@@Base+0x1878>
   2283c:	mov	r6, r3
   22840:	b	224f8 <_ZdlPv@@Base+0x1a48>
   22844:	mov	r1, r6
   22848:	mov	r0, r9
   2284c:	bl	10dbc <realloc@plt>
   22850:	cmp	r0, #0
   22854:	beq	22328 <_ZdlPv@@Base+0x1878>
   22858:	sub	r3, r6, r7
   2285c:	mov	r9, r0
   22860:	str	r3, [fp, #-512]	; 0xfffffe00
   22864:	b	221d8 <_ZdlPv@@Base+0x1728>
   22868:	mov	r9, r3
   2286c:	sub	r3, r6, r7
   22870:	str	r3, [fp, #-512]	; 0xfffffe00
   22874:	b	221d8 <_ZdlPv@@Base+0x1728>
   22878:	mov	r8, #0
   2287c:	b	220f8 <_ZdlPv@@Base+0x1648>
   22880:	mov	r0, r3
   22884:	mov	r1, r6
   22888:	str	r3, [fp, #-508]	; 0xfffffe04
   2288c:	bl	10dbc <realloc@plt>
   22890:	ldr	r3, [fp, #-508]	; 0xfffffe04
   22894:	subs	r9, r0, #0
   22898:	bne	221b0 <_ZdlPv@@Base+0x1700>
   2289c:	b	227c8 <_ZdlPv@@Base+0x1d18>
   228a0:	cmn	r6, #1
   228a4:	bne	22318 <_ZdlPv@@Base+0x1868>
   228a8:	mov	r4, r6
   228ac:	b	222e0 <_ZdlPv@@Base+0x1830>
   228b0:	cmn	r6, #1
   228b4:	bne	22318 <_ZdlPv@@Base+0x1868>
   228b8:	mov	r9, r3
   228bc:	b	221b0 <_ZdlPv@@Base+0x1700>
   228c0:	ldr	r1, [fp, #-492]	; 0xfffffe14
   228c4:	ldr	ip, [fp, #-488]	; 0xfffffe18
   228c8:	strd	r2, [sp, #16]
   228cc:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   228d0:	sub	lr, fp, #496	; 0x1f0
   228d4:	str	r3, [sp]
   228d8:	stmib	sp, {r1, ip}
   228dc:	str	lr, [sp, #24]
   228e0:	mvn	r3, #0
   228e4:	mov	r2, #1
   228e8:	mov	r1, r5
   228ec:	bl	10e70 <__snprintf_chk@plt>
   228f0:	b	22474 <_ZdlPv@@Base+0x19c4>
   228f4:	ldr	r1, [fp, #-492]	; 0xfffffe14
   228f8:	strd	r2, [sp, #8]
   228fc:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22900:	sub	ip, fp, #496	; 0x1f0
   22904:	str	r3, [sp]
   22908:	str	r1, [sp, #4]
   2290c:	str	ip, [sp, #16]
   22910:	mvn	r3, #0
   22914:	mov	r2, r8
   22918:	mov	r1, r5
   2291c:	bl	10e70 <__snprintf_chk@plt>
   22920:	b	22474 <_ZdlPv@@Base+0x19c4>
   22924:	ldr	r1, [fp, #-492]	; 0xfffffe14
   22928:	ldr	ip, [fp, #-488]	; 0xfffffe18
   2292c:	strd	r2, [sp, #16]
   22930:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22934:	sub	lr, fp, #496	; 0x1f0
   22938:	str	r3, [sp]
   2293c:	stmib	sp, {r1, ip}
   22940:	str	lr, [sp, #24]
   22944:	mvn	r3, #0
   22948:	mov	r2, #1
   2294c:	mov	r1, r5
   22950:	bl	10e70 <__snprintf_chk@plt>
   22954:	b	22474 <_ZdlPv@@Base+0x19c4>
   22958:	ldr	r1, [fp, #-492]	; 0xfffffe14
   2295c:	strd	r2, [sp, #8]
   22960:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22964:	sub	ip, fp, #496	; 0x1f0
   22968:	str	r3, [sp]
   2296c:	str	r1, [sp, #4]
   22970:	str	ip, [sp, #16]
   22974:	mvn	r3, #0
   22978:	mov	r2, r8
   2297c:	mov	r1, r5
   22980:	bl	10e70 <__snprintf_chk@plt>
   22984:	b	22474 <_ZdlPv@@Base+0x19c4>
   22988:	mov	r7, r6
   2298c:	b	21f3c <_ZdlPv@@Base+0x148c>
   22990:	mov	r0, r3
   22994:	mov	r1, r6
   22998:	str	r3, [fp, #-508]	; 0xfffffe04
   2299c:	bl	10dbc <realloc@plt>
   229a0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   229a4:	cmp	r0, #0
   229a8:	beq	22b80 <_ZdlPv@@Base+0x20d0>
   229ac:	mov	r3, r0
   229b0:	b	222e0 <_ZdlPv@@Base+0x1830>
   229b4:	ldr	r0, [fp, #-360]	; 0xfffffe98
   229b8:	sub	r3, fp, #348	; 0x15c
   229bc:	cmp	r0, r3
   229c0:	beq	229c8 <_ZdlPv@@Base+0x1f18>
   229c4:	bl	10d38 <free@plt>
   229c8:	ldr	r0, [fp, #-480]	; 0xfffffe20
   229cc:	sub	r3, fp, #476	; 0x1dc
   229d0:	cmp	r0, r3
   229d4:	beq	229dc <_ZdlPv@@Base+0x1f2c>
   229d8:	bl	10d38 <free@plt>
   229dc:	bl	10eb8 <__errno_location@plt>
   229e0:	mov	r3, #22
   229e4:	mov	r5, #0
   229e8:	str	r3, [r0]
   229ec:	b	22384 <_ZdlPv@@Base+0x18d4>
   229f0:	lsl	r6, r6, #1
   229f4:	cmp	r6, r2
   229f8:	bcs	22284 <_ZdlPv@@Base+0x17d4>
   229fc:	cmn	r2, #1
   22a00:	beq	22318 <_ZdlPv@@Base+0x1868>
   22a04:	mov	r6, r2
   22a08:	b	22284 <_ZdlPv@@Base+0x17d4>
   22a0c:	add	r4, r7, r3
   22a10:	ldr	r3, [fp, #-508]	; 0xfffffe04
   22a14:	ldr	r2, [fp, #-540]	; 0xfffffde4
   22a18:	str	r2, [r3]
   22a1c:	mov	r3, r9
   22a20:	b	222e8 <_ZdlPv@@Base+0x1838>
   22a24:	ldr	r3, [fp, #-504]	; 0xfffffe08
   22a28:	cmp	r9, r3
   22a2c:	cmpne	r9, #0
   22a30:	bne	22a90 <_ZdlPv@@Base+0x1fe0>
   22a34:	ldr	r3, [fp, #-536]	; 0xfffffde8
   22a38:	cmp	r3, #0
   22a3c:	beq	22a48 <_ZdlPv@@Base+0x1f98>
   22a40:	mov	r0, r3
   22a44:	bl	10d38 <free@plt>
   22a48:	ldr	r0, [fp, #-360]	; 0xfffffe98
   22a4c:	sub	r3, fp, #348	; 0x15c
   22a50:	cmp	r0, r3
   22a54:	beq	22a5c <_ZdlPv@@Base+0x1fac>
   22a58:	bl	10d38 <free@plt>
   22a5c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   22a60:	sub	r3, fp, #476	; 0x1dc
   22a64:	cmp	r0, r3
   22a68:	beq	22a70 <_ZdlPv@@Base+0x1fc0>
   22a6c:	bl	10d38 <free@plt>
   22a70:	ldr	r2, [fp, #-508]	; 0xfffffe04
   22a74:	mov	r3, #75	; 0x4b
   22a78:	mov	r5, #0
   22a7c:	str	r3, [r2]
   22a80:	b	22384 <_ZdlPv@@Base+0x18d4>
   22a84:	mov	r0, r9
   22a88:	bl	10d38 <free@plt>
   22a8c:	b	225f4 <_ZdlPv@@Base+0x1b44>
   22a90:	mov	r0, r9
   22a94:	bl	10d38 <free@plt>
   22a98:	b	22a34 <_ZdlPv@@Base+0x1f84>
   22a9c:	mov	r5, r3
   22aa0:	mov	r3, #1
   22aa4:	adds	r4, r7, r3
   22aa8:	mov	r8, r7
   22aac:	bcs	22bec <_ZdlPv@@Base+0x213c>
   22ab0:	cmp	r6, r4
   22ab4:	bcs	22b20 <_ZdlPv@@Base+0x2070>
   22ab8:	cmp	r6, #0
   22abc:	bne	22bc8 <_ZdlPv@@Base+0x2118>
   22ac0:	cmp	r4, #12
   22ac4:	movls	r6, #12
   22ac8:	bhi	22bd8 <_ZdlPv@@Base+0x2128>
   22acc:	ldr	r3, [fp, #-504]	; 0xfffffe08
   22ad0:	cmp	r5, r3
   22ad4:	cmpne	r5, #0
   22ad8:	sub	r7, r5, r3
   22adc:	clz	r7, r7
   22ae0:	lsr	r7, r7, #5
   22ae4:	bne	22bac <_ZdlPv@@Base+0x20fc>
   22ae8:	mov	r0, r6
   22aec:	bl	10e58 <malloc@plt>
   22af0:	subs	r3, r0, #0
   22af4:	beq	2231c <_ZdlPv@@Base+0x186c>
   22af8:	cmp	r8, #0
   22afc:	movne	r2, r7
   22b00:	moveq	r2, #0
   22b04:	cmp	r2, #0
   22b08:	moveq	r5, r3
   22b0c:	beq	22b20 <_ZdlPv@@Base+0x2070>
   22b10:	mov	r1, r5
   22b14:	mov	r2, r8
   22b18:	mov	r5, r3
   22b1c:	bl	10e4c <memcpy@plt>
   22b20:	ldr	r3, [fp, #-504]	; 0xfffffe08
   22b24:	cmp	r5, r3
   22b28:	cmpne	r6, r4
   22b2c:	mov	r3, #0
   22b30:	strb	r3, [r5, r8]
   22b34:	bhi	22b94 <_ZdlPv@@Base+0x20e4>
   22b38:	ldr	r3, [fp, #-536]	; 0xfffffde8
   22b3c:	cmp	r3, #0
   22b40:	beq	22b4c <_ZdlPv@@Base+0x209c>
   22b44:	mov	r0, r3
   22b48:	bl	10d38 <free@plt>
   22b4c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   22b50:	sub	r3, fp, #348	; 0x15c
   22b54:	cmp	r0, r3
   22b58:	beq	22b60 <_ZdlPv@@Base+0x20b0>
   22b5c:	bl	10d38 <free@plt>
   22b60:	ldr	r0, [fp, #-480]	; 0xfffffe20
   22b64:	sub	r3, fp, #476	; 0x1dc
   22b68:	cmp	r0, r3
   22b6c:	beq	22b74 <_ZdlPv@@Base+0x20c4>
   22b70:	bl	10d38 <free@plt>
   22b74:	ldr	r3, [fp, #-532]	; 0xfffffdec
   22b78:	str	r8, [r3]
   22b7c:	b	22384 <_ZdlPv@@Base+0x18d4>
   22b80:	mov	r5, r3
   22b84:	bl	10eb8 <__errno_location@plt>
   22b88:	mov	r9, r5
   22b8c:	str	r0, [fp, #-508]	; 0xfffffe04
   22b90:	b	227e4 <_ZdlPv@@Base+0x1d34>
   22b94:	mov	r0, r5
   22b98:	mov	r1, r4
   22b9c:	bl	10dbc <realloc@plt>
   22ba0:	cmp	r0, #0
   22ba4:	movne	r5, r0
   22ba8:	b	22b38 <_ZdlPv@@Base+0x2088>
   22bac:	mov	r1, r6
   22bb0:	mov	r0, r5
   22bb4:	bl	10dbc <realloc@plt>
   22bb8:	cmp	r0, #0
   22bbc:	beq	22b84 <_ZdlPv@@Base+0x20d4>
   22bc0:	mov	r5, r0
   22bc4:	b	22b20 <_ZdlPv@@Base+0x2070>
   22bc8:	blt	2231c <_ZdlPv@@Base+0x186c>
   22bcc:	lsl	r6, r6, #1
   22bd0:	cmp	r6, r4
   22bd4:	bcs	22acc <_ZdlPv@@Base+0x201c>
   22bd8:	cmn	r4, #1
   22bdc:	movne	r6, r4
   22be0:	bne	22acc <_ZdlPv@@Base+0x201c>
   22be4:	b	2231c <_ZdlPv@@Base+0x186c>
   22be8:	bl	10de0 <__stack_chk_fail@plt>
   22bec:	cmn	r6, #1
   22bf0:	beq	22b20 <_ZdlPv@@Base+0x2070>
   22bf4:	b	2231c <_ZdlPv@@Base+0x186c>
   22bf8:	bl	10da4 <abort@plt>
   22bfc:			; <UNDEFINED> instruction: 0x0003bdb8
   22c00:	ldr	r3, [r1]
   22c04:	ldr	r2, [r1, #4]
   22c08:	cmp	r3, #0
   22c0c:	beq	22d1c <_ZdlPv@@Base+0x226c>
   22c10:	push	{r4, r5, r6, lr}
   22c14:	add	r2, r2, #8
   22c18:	ldr	r6, [pc, #268]	; 22d2c <_ZdlPv@@Base+0x227c>
   22c1c:	ldr	lr, [pc, #268]	; 22d30 <_ZdlPv@@Base+0x2280>
   22c20:	mov	ip, #0
   22c24:	ldr	r3, [r2, #-8]
   22c28:	sub	r3, r3, #1
   22c2c:	cmp	r3, #21
   22c30:	ldrls	pc, [pc, r3, lsl #2]
   22c34:	b	22d24 <_ZdlPv@@Base+0x2274>
   22c38:	ldrdeq	r2, [r2], -r4
   22c3c:	ldrdeq	r2, [r2], -r4
   22c40:	andeq	r2, r2, r8, asr #25
   22c44:	andeq	r2, r2, r8, asr #25
   22c48:	muleq	r2, r0, ip
   22c4c:	muleq	r2, r0, ip
   22c50:	muleq	r2, r0, ip
   22c54:	muleq	r2, r0, ip
   22c58:			; <UNDEFINED> instruction: 0x00022cb4
   22c5c:			; <UNDEFINED> instruction: 0x00022cb4
   22c60:	andeq	r2, r2, r0, ror #25
   22c64:	andeq	r2, r2, r0, ror #25
   22c68:	muleq	r2, r0, ip
   22c6c:	muleq	r2, r0, ip
   22c70:	strdeq	r2, [r2], -r4
   22c74:	andeq	r2, r2, r8, lsl #26
   22c78:	muleq	r2, r0, ip
   22c7c:	muleq	r2, r0, ip
   22c80:	muleq	r2, r0, ip
   22c84:	muleq	r2, r0, ip
   22c88:	muleq	r2, r0, ip
   22c8c:	muleq	r2, r0, ip
   22c90:	ldr	r3, [r0], #4
   22c94:	str	r3, [r2]
   22c98:	ldr	r3, [r1]
   22c9c:	add	ip, ip, #1
   22ca0:	cmp	r3, ip
   22ca4:	add	r2, r2, #16
   22ca8:	bhi	22c24 <_ZdlPv@@Base+0x2174>
   22cac:	mov	r0, #0
   22cb0:	pop	{r4, r5, r6, pc}
   22cb4:	add	r0, r0, #7
   22cb8:	bic	r0, r0, #7
   22cbc:	ldrd	r4, [r0], #8
   22cc0:	strd	r4, [r2]
   22cc4:	b	22c98 <_ZdlPv@@Base+0x21e8>
   22cc8:	ldr	r3, [r0], #4
   22ccc:	strh	r3, [r2]
   22cd0:	b	22c98 <_ZdlPv@@Base+0x21e8>
   22cd4:	ldr	r3, [r0], #4
   22cd8:	strb	r3, [r2]
   22cdc:	b	22c98 <_ZdlPv@@Base+0x21e8>
   22ce0:	add	r0, r0, #7
   22ce4:	bic	r0, r0, #7
   22ce8:	ldrd	r4, [r0], #8
   22cec:	strd	r4, [r2]
   22cf0:	b	22c98 <_ZdlPv@@Base+0x21e8>
   22cf4:	ldr	r3, [r0], #4
   22cf8:	cmp	r3, #0
   22cfc:	streq	lr, [r2]
   22d00:	bne	22c94 <_ZdlPv@@Base+0x21e4>
   22d04:	b	22c98 <_ZdlPv@@Base+0x21e8>
   22d08:	ldr	r3, [r0], #4
   22d0c:	cmp	r3, #0
   22d10:	streq	r6, [r2]
   22d14:	bne	22c94 <_ZdlPv@@Base+0x21e4>
   22d18:	b	22c98 <_ZdlPv@@Base+0x21e8>
   22d1c:	mov	r0, #0
   22d20:	bx	lr
   22d24:	mvn	r0, #0
   22d28:	pop	{r4, r5, r6, pc}
   22d2c:	andeq	sl, r2, ip, lsr #9
   22d30:	andeq	sl, r2, r8, asr #9
   22d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d38:	mov	sl, r2
   22d3c:	sub	sp, sp, #44	; 0x2c
   22d40:	mov	fp, r1
   22d44:	mov	r3, r1
   22d48:	mov	r1, sl
   22d4c:	mov	r2, #0
   22d50:	mov	ip, #7
   22d54:	str	r2, [r3], #16
   22d58:	str	fp, [sp, #4]
   22d5c:	str	r3, [fp, #4]
   22d60:	mov	r4, r2
   22d64:	str	r2, [r1], #8
   22d68:	str	ip, [sp, #8]
   22d6c:	mov	r7, r0
   22d70:	str	r3, [sp, #36]	; 0x24
   22d74:	str	r2, [sp, #28]
   22d78:	str	r1, [sp, #12]
   22d7c:	str	r2, [sp, #16]
   22d80:	str	r1, [sl, #4]
   22d84:	str	r2, [sp, #32]
   22d88:	mov	r9, r2
   22d8c:	str	ip, [sp, #24]
   22d90:	mov	fp, sl
   22d94:	b	22da4 <_ZdlPv@@Base+0x22f4>
   22d98:	cmp	r0, #37	; 0x25
   22d9c:	mov	r5, r7
   22da0:	beq	22de4 <_ZdlPv@@Base+0x2334>
   22da4:	mov	r2, r7
   22da8:	ldrb	r0, [r7], #1
   22dac:	cmp	r0, #0
   22db0:	bne	22d98 <_ZdlPv@@Base+0x22e8>
   22db4:	add	ip, r4, r4, lsl #2
   22db8:	ldr	fp, [sp, #4]
   22dbc:	add	r4, r4, ip, lsl #1
   22dc0:	mov	r1, r0
   22dc4:	str	r2, [r3, r4, lsl #2]
   22dc8:	ldr	r3, [sp, #16]
   22dcc:	str	r3, [fp, #8]
   22dd0:	ldr	r3, [sp, #28]
   22dd4:	str	r3, [fp, #12]
   22dd8:	mov	r0, r1
   22ddc:	add	sp, sp, #44	; 0x2c
   22de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22de4:	add	r1, r4, r4, lsl #2
   22de8:	mvn	r8, #0
   22dec:	add	r4, r4, r1, lsl #1
   22df0:	add	r6, r3, r4, lsl #2
   22df4:	str	r2, [r3, r4, lsl #2]
   22df8:	str	r9, [r6, #8]
   22dfc:	str	r9, [r6, #12]
   22e00:	str	r9, [r6, #16]
   22e04:	str	r9, [r6, #24]
   22e08:	str	r9, [r6, #28]
   22e0c:	str	r8, [r6, #20]
   22e10:	str	r8, [r6, #32]
   22e14:	str	r8, [r6, #40]	; 0x28
   22e18:	ldrb	r4, [r7]
   22e1c:	sub	r0, r4, #48	; 0x30
   22e20:	uxtb	r3, r0
   22e24:	cmp	r3, #9
   22e28:	bhi	22e74 <_ZdlPv@@Base+0x23c4>
   22e2c:	b	232ec <_ZdlPv@@Base+0x283c>
   22e30:	cmp	r4, #45	; 0x2d
   22e34:	beq	22e90 <_ZdlPv@@Base+0x23e0>
   22e38:	cmp	r4, #43	; 0x2b
   22e3c:	beq	22ea0 <_ZdlPv@@Base+0x23f0>
   22e40:	cmp	r4, #32
   22e44:	beq	22eb0 <_ZdlPv@@Base+0x2400>
   22e48:	cmp	r4, #35	; 0x23
   22e4c:	beq	22ec0 <_ZdlPv@@Base+0x2410>
   22e50:	cmp	r4, #48	; 0x30
   22e54:	beq	22ed0 <_ZdlPv@@Base+0x2420>
   22e58:	cmp	r4, #73	; 0x49
   22e5c:	bne	22ee0 <_ZdlPv@@Base+0x2430>
   22e60:	ldr	r3, [r6, #8]
   22e64:	orr	r3, r3, #64	; 0x40
   22e68:	str	r3, [r6, #8]
   22e6c:	ldrb	r4, [r7]
   22e70:	mov	r5, r7
   22e74:	cmp	r4, #39	; 0x27
   22e78:	add	r7, r5, #1
   22e7c:	bne	22e30 <_ZdlPv@@Base+0x2380>
   22e80:	ldr	r3, [r6, #8]
   22e84:	orr	r3, r3, #1
   22e88:	str	r3, [r6, #8]
   22e8c:	b	22e6c <_ZdlPv@@Base+0x23bc>
   22e90:	ldr	r3, [r6, #8]
   22e94:	orr	r3, r3, #2
   22e98:	str	r3, [r6, #8]
   22e9c:	b	22e6c <_ZdlPv@@Base+0x23bc>
   22ea0:	ldr	r3, [r6, #8]
   22ea4:	orr	r3, r3, #4
   22ea8:	str	r3, [r6, #8]
   22eac:	b	22e6c <_ZdlPv@@Base+0x23bc>
   22eb0:	ldr	r3, [r6, #8]
   22eb4:	orr	r3, r3, #8
   22eb8:	str	r3, [r6, #8]
   22ebc:	b	22e6c <_ZdlPv@@Base+0x23bc>
   22ec0:	ldr	r3, [r6, #8]
   22ec4:	orr	r3, r3, #16
   22ec8:	str	r3, [r6, #8]
   22ecc:	b	22e6c <_ZdlPv@@Base+0x23bc>
   22ed0:	ldr	r3, [r6, #8]
   22ed4:	orr	r3, r3, #32
   22ed8:	str	r3, [r6, #8]
   22edc:	b	22e6c <_ZdlPv@@Base+0x23bc>
   22ee0:	cmp	r4, #42	; 0x2a
   22ee4:	beq	230bc <_ZdlPv@@Base+0x260c>
   22ee8:	sub	r3, r4, #48	; 0x30
   22eec:	cmp	r3, #9
   22ef0:	bls	236dc <_ZdlPv@@Base+0x2c2c>
   22ef4:	cmp	r4, #46	; 0x2e
   22ef8:	beq	23154 <_ZdlPv@@Base+0x26a4>
   22efc:	add	r5, r5, #1
   22f00:	mov	r3, #0
   22f04:	mov	r1, #1
   22f08:	b	22f10 <_ZdlPv@@Base+0x2460>
   22f0c:	ldrb	r4, [r5], #1
   22f10:	cmp	r4, #104	; 0x68
   22f14:	andeq	r2, r3, #1
   22f18:	mov	r7, r5
   22f1c:	orreq	r3, r3, r1, lsl r2
   22f20:	beq	22f0c <_ZdlPv@@Base+0x245c>
   22f24:	cmp	r4, #76	; 0x4c
   22f28:	orreq	r3, r3, #4
   22f2c:	beq	22f0c <_ZdlPv@@Base+0x245c>
   22f30:	cmp	r4, #108	; 0x6c
   22f34:	addeq	r3, r3, #8
   22f38:	beq	22f0c <_ZdlPv@@Base+0x245c>
   22f3c:	cmp	r4, #106	; 0x6a
   22f40:	addeq	r3, r3, #16
   22f44:	beq	22f0c <_ZdlPv@@Base+0x245c>
   22f48:	and	r2, r4, #223	; 0xdf
   22f4c:	cmp	r2, #90	; 0x5a
   22f50:	beq	22f0c <_ZdlPv@@Base+0x245c>
   22f54:	cmp	r4, #116	; 0x74
   22f58:	beq	22f0c <_ZdlPv@@Base+0x245c>
   22f5c:	sub	r2, r4, #37	; 0x25
   22f60:	cmp	r2, #83	; 0x53
   22f64:	ldrls	pc, [pc, r2, lsl #2]
   22f68:	b	2335c <_ZdlPv@@Base+0x28ac>
   22f6c:	andeq	r3, r2, r0, asr r2
   22f70:	andeq	r3, r2, ip, asr r3
   22f74:	andeq	r3, r2, ip, asr r3
   22f78:	andeq	r3, r2, ip, asr r3
   22f7c:	andeq	r3, r2, ip, asr r3
   22f80:	andeq	r3, r2, ip, asr r3
   22f84:	andeq	r3, r2, ip, asr r3
   22f88:	andeq	r3, r2, ip, asr r3
   22f8c:	andeq	r3, r2, ip, asr r3
   22f90:	andeq	r3, r2, ip, asr r3
   22f94:	andeq	r3, r2, ip, asr r3
   22f98:	andeq	r3, r2, ip, asr r3
   22f9c:	andeq	r3, r2, ip, asr r3
   22fa0:	andeq	r3, r2, ip, asr r3
   22fa4:	andeq	r3, r2, ip, asr r3
   22fa8:	andeq	r3, r2, ip, asr r3
   22fac:	andeq	r3, r2, ip, asr r3
   22fb0:	andeq	r3, r2, ip, asr r3
   22fb4:	andeq	r3, r2, ip, asr r3
   22fb8:	andeq	r3, r2, ip, asr r3
   22fbc:	andeq	r3, r2, ip, asr r3
   22fc0:	andeq	r3, r2, ip, asr r3
   22fc4:	andeq	r3, r2, ip, asr r3
   22fc8:	andeq	r3, r2, ip, asr r3
   22fcc:	andeq	r3, r2, ip, asr r3
   22fd0:	andeq	r3, r2, ip, asr r3
   22fd4:	andeq	r3, r2, ip, asr r3
   22fd8:	andeq	r3, r2, ip, asr r3
   22fdc:	andeq	r3, r2, r4, lsr #9
   22fe0:	andeq	r3, r2, ip, asr r3
   22fe4:	strdeq	r3, [r2], -r0
   22fe8:	andeq	r3, r2, ip, asr r3
   22fec:	andeq	r3, r2, r4, lsr #9
   22ff0:	andeq	r3, r2, r4, lsr #9
   22ff4:	andeq	r3, r2, r4, lsr #9
   22ff8:	andeq	r3, r2, ip, asr r3
   22ffc:	andeq	r3, r2, ip, asr r3
   23000:	andeq	r3, r2, ip, asr r3
   23004:	andeq	r3, r2, ip, asr r3
   23008:	andeq	r3, r2, ip, asr r3
   2300c:	andeq	r3, r2, ip, asr r3
   23010:	andeq	r3, r2, ip, asr r3
   23014:	andeq	r3, r2, ip, asr r3
   23018:	andeq	r3, r2, ip, asr r3
   2301c:	andeq	r3, r2, ip, asr r3
   23020:	andeq	r3, r2, ip, asr r3
   23024:	andeq	r3, r2, r8, ror #11
   23028:	andeq	r3, r2, ip, asr r3
   2302c:	andeq	r3, r2, ip, asr r3
   23030:	andeq	r3, r2, ip, asr r3
   23034:	andeq	r3, r2, ip, asr r3
   23038:	andeq	r3, r2, r4, lsr #11
   2303c:	andeq	r3, r2, ip, asr r3
   23040:	andeq	r3, r2, ip, asr r3
   23044:	andeq	r3, r2, ip, asr r3
   23048:	andeq	r3, r2, ip, asr r3
   2304c:	andeq	r3, r2, ip, asr r3
   23050:	andeq	r3, r2, ip, asr r3
   23054:	andeq	r3, r2, ip, asr r3
   23058:	andeq	r3, r2, ip, asr r3
   2305c:	andeq	r3, r2, r4, lsr #9
   23060:	andeq	r3, r2, ip, asr r3
   23064:	muleq	r2, r0, r5
   23068:	andeq	r3, r2, ip, asr #10
   2306c:	andeq	r3, r2, r4, lsr #9
   23070:	andeq	r3, r2, r4, lsr #9
   23074:	andeq	r3, r2, r4, lsr #9
   23078:	andeq	r3, r2, ip, asr r3
   2307c:	andeq	r3, r2, ip, asr #10
   23080:	andeq	r3, r2, ip, asr r3
   23084:	andeq	r3, r2, ip, asr r3
   23088:	andeq	r3, r2, ip, asr r3
   2308c:	andeq	r3, r2, ip, asr r3
   23090:	andeq	r3, r2, r4, lsl #12
   23094:	andeq	r3, r2, r4, lsr #11
   23098:	strdeq	r3, [r2], -r8
   2309c:	andeq	r3, r2, ip, asr r3
   230a0:	andeq	r3, r2, ip, asr r3
   230a4:	andeq	r3, r2, r8, lsr r5
   230a8:	andeq	r3, r2, ip, asr r3
   230ac:	andeq	r3, r2, r4, lsr #11
   230b0:	andeq	r3, r2, ip, asr r3
   230b4:	andeq	r3, r2, ip, asr r3
   230b8:	andeq	r3, r2, r4, lsr #11
   230bc:	str	r5, [r6, #12]
   230c0:	str	r7, [r6, #16]
   230c4:	ldrb	r3, [r5, #1]
   230c8:	ldr	r2, [sp, #16]
   230cc:	sub	r3, r3, #48	; 0x30
   230d0:	cmp	r2, #0
   230d4:	moveq	r2, #1
   230d8:	str	r2, [sp, #16]
   230dc:	uxtb	r2, r3
   230e0:	cmp	r2, #9
   230e4:	bls	234c8 <_ZdlPv@@Base+0x2a18>
   230e8:	ldr	r4, [r6, #20]
   230ec:	cmn	r4, #1
   230f0:	beq	23484 <_ZdlPv@@Base+0x29d4>
   230f4:	ldr	r3, [sp, #8]
   230f8:	ldr	sl, [fp, #4]
   230fc:	cmp	r3, r4
   23100:	bls	233ec <_ZdlPv@@Base+0x293c>
   23104:	ldr	r2, [fp]
   23108:	cmp	r2, r4
   2310c:	bhi	23128 <_ZdlPv@@Base+0x2678>
   23110:	sub	r1, sl, #16
   23114:	add	r2, r2, #1
   23118:	cmp	r2, r4
   2311c:	str	r9, [r1, r2, lsl #4]
   23120:	bls	23114 <_ZdlPv@@Base+0x2664>
   23124:	str	r2, [fp]
   23128:	ldr	r3, [sl, r4, lsl #4]
   2312c:	cmp	r3, #0
   23130:	bne	23738 <_ZdlPv@@Base+0x2c88>
   23134:	mov	r3, r7
   23138:	mov	r2, #5
   2313c:	str	r2, [sl, r4, lsl #4]
   23140:	ldrb	r4, [r3], #1
   23144:	mov	r5, r7
   23148:	cmp	r4, #46	; 0x2e
   2314c:	mov	r7, r3
   23150:	bne	22efc <_ZdlPv@@Base+0x244c>
   23154:	ldrb	r3, [r5, #1]
   23158:	cmp	r3, #42	; 0x2a
   2315c:	bne	233a4 <_ZdlPv@@Base+0x28f4>
   23160:	add	r7, r5, #2
   23164:	str	r5, [r6, #24]
   23168:	str	r7, [r6, #28]
   2316c:	ldrb	r1, [r5, #2]
   23170:	ldr	r3, [sp, #28]
   23174:	sub	r1, r1, #48	; 0x30
   23178:	cmp	r3, #2
   2317c:	movcc	r3, #2
   23180:	str	r3, [sp, #28]
   23184:	uxtb	r3, r1
   23188:	cmp	r3, #9
   2318c:	bls	238b8 <_ZdlPv@@Base+0x2e08>
   23190:	ldr	r4, [r6, #32]
   23194:	cmn	r4, #1
   23198:	beq	23898 <_ZdlPv@@Base+0x2de8>
   2319c:	ldr	r3, [sp, #8]
   231a0:	ldr	sl, [fp, #4]
   231a4:	cmp	r3, r4
   231a8:	bls	237bc <_ZdlPv@@Base+0x2d0c>
   231ac:	ldr	r2, [fp]
   231b0:	cmp	r2, r4
   231b4:	bhi	231d0 <_ZdlPv@@Base+0x2720>
   231b8:	sub	r1, sl, #16
   231bc:	add	r2, r2, #1
   231c0:	cmp	r2, r4
   231c4:	str	r9, [r1, r2, lsl #4]
   231c8:	bls	231bc <_ZdlPv@@Base+0x270c>
   231cc:	str	r2, [fp]
   231d0:	ldr	r3, [sl, r4, lsl #4]
   231d4:	cmp	r3, #0
   231d8:	bne	2381c <_ZdlPv@@Base+0x2d6c>
   231dc:	mov	r3, #5
   231e0:	str	r3, [sl, r4, lsl #4]
   231e4:	mov	r5, r7
   231e8:	ldrb	r4, [r7]
   231ec:	b	22efc <_ZdlPv@@Base+0x244c>
   231f0:	mov	r4, #99	; 0x63
   231f4:	mov	r3, #14
   231f8:	str	r3, [sp, #20]
   231fc:	cmn	r8, #1
   23200:	strne	r8, [r6, #40]	; 0x28
   23204:	beq	236bc <_ZdlPv@@Base+0x2c0c>
   23208:	ldr	r3, [sp, #8]
   2320c:	ldr	sl, [fp, #4]
   23210:	cmp	r3, r8
   23214:	bls	23660 <_ZdlPv@@Base+0x2bb0>
   23218:	ldr	r3, [fp]
   2321c:	cmp	r3, r8
   23220:	bhi	2323c <_ZdlPv@@Base+0x278c>
   23224:	sub	r1, sl, #16
   23228:	add	r3, r3, #1
   2322c:	cmp	r3, r8
   23230:	str	r9, [r1, r3, lsl #4]
   23234:	bls	23228 <_ZdlPv@@Base+0x2778>
   23238:	str	r3, [fp]
   2323c:	ldr	r3, [sl, r8, lsl #4]
   23240:	cmp	r3, #0
   23244:	bne	23648 <_ZdlPv@@Base+0x2b98>
   23248:	ldr	r3, [sp, #20]
   2324c:	str	r3, [sl, r8, lsl #4]
   23250:	ldr	r3, [sp, #4]
   23254:	strb	r4, [r6, #36]	; 0x24
   23258:	ldr	r2, [sp, #24]
   2325c:	ldr	r4, [r3]
   23260:	str	r5, [r6, #4]
   23264:	add	r4, r4, #1
   23268:	cmp	r2, r4
   2326c:	str	r4, [r3]
   23270:	ldrhi	r3, [r3, #4]
   23274:	bhi	22da4 <_ZdlPv@@Base+0x22f4>
   23278:	ldr	r3, [sp, #24]
   2327c:	cmp	r3, #0
   23280:	blt	239a0 <_ZdlPv@@Base+0x2ef0>
   23284:	ldr	r3, [sp, #24]
   23288:	ldr	r2, [pc, #1872]	; 239e0 <_ZdlPv@@Base+0x2f30>
   2328c:	lsl	r5, r3, #1
   23290:	cmp	r5, r2
   23294:	bhi	239a0 <_ZdlPv@@Base+0x2ef0>
   23298:	ldr	r2, [sp, #4]
   2329c:	add	r1, r3, r3, lsl #2
   232a0:	ldr	r6, [r2, #4]
   232a4:	add	r1, r3, r1, lsl #1
   232a8:	ldr	r3, [sp, #36]	; 0x24
   232ac:	lsl	r1, r1, #3
   232b0:	cmp	r3, r6
   232b4:	beq	2344c <_ZdlPv@@Base+0x299c>
   232b8:	mov	r0, r6
   232bc:	bl	10dbc <realloc@plt>
   232c0:	subs	r3, r0, #0
   232c4:	beq	239a0 <_ZdlPv@@Base+0x2ef0>
   232c8:	ldr	r2, [sp, #4]
   232cc:	ldm	r2, {r4, r6}
   232d0:	ldr	r2, [sp, #36]	; 0x24
   232d4:	cmp	r2, r6
   232d8:	beq	2345c <_ZdlPv@@Base+0x29ac>
   232dc:	ldr	r2, [sp, #4]
   232e0:	str	r5, [sp, #24]
   232e4:	str	r3, [r2, #4]
   232e8:	b	22da4 <_ZdlPv@@Base+0x22f4>
   232ec:	mov	r2, r7
   232f0:	ldrb	r3, [r2, #1]!
   232f4:	sub	r1, r3, #48	; 0x30
   232f8:	cmp	r1, #9
   232fc:	bls	232f0 <_ZdlPv@@Base+0x2840>
   23300:	cmp	r3, #36	; 0x24
   23304:	mvnne	r8, #0
   23308:	bne	22e74 <_ZdlPv@@Base+0x23c4>
   2330c:	mov	r2, #0
   23310:	b	2331c <_ZdlPv@@Base+0x286c>
   23314:	cmp	ip, #9
   23318:	bhi	23928 <_ZdlPv@@Base+0x2e78>
   2331c:	ldr	r3, [pc, #1728]	; 239e4 <_ZdlPv@@Base+0x2f34>
   23320:	mov	r1, r5
   23324:	cmp	r2, r3
   23328:	addls	r2, r2, r2, lsl #2
   2332c:	mvnhi	r3, #0
   23330:	lslls	r3, r2, #1
   23334:	ldrb	ip, [r5, #1]!
   23338:	adds	r3, r0, r3
   2333c:	mov	r2, r3
   23340:	sub	r0, ip, #48	; 0x30
   23344:	uxtb	ip, r0
   23348:	bcc	23314 <_ZdlPv@@Base+0x2864>
   2334c:	cmp	ip, #9
   23350:	mvn	r3, #0
   23354:	mov	r1, r5
   23358:	bls	23334 <_ZdlPv@@Base+0x2884>
   2335c:	mov	sl, fp
   23360:	ldr	fp, [sp, #4]
   23364:	ldr	r3, [sl, #4]
   23368:	ldr	r2, [sp, #12]
   2336c:	cmp	r2, r3
   23370:	beq	2337c <_ZdlPv@@Base+0x28cc>
   23374:	mov	r0, r3
   23378:	bl	10d38 <free@plt>
   2337c:	ldr	r0, [fp, #4]
   23380:	ldr	r3, [sp, #36]	; 0x24
   23384:	cmp	r3, r0
   23388:	beq	23390 <_ZdlPv@@Base+0x28e0>
   2338c:	bl	10d38 <free@plt>
   23390:	bl	10eb8 <__errno_location@plt>
   23394:	mov	r3, #22
   23398:	mvn	r1, #0
   2339c:	str	r3, [r0]
   233a0:	b	22dd8 <_ZdlPv@@Base+0x2328>
   233a4:	str	r5, [r6, #24]
   233a8:	ldrb	r3, [r5, #1]
   233ac:	sub	r3, r3, #48	; 0x30
   233b0:	cmp	r3, #9
   233b4:	bhi	239bc <_ZdlPv@@Base+0x2f0c>
   233b8:	ldrb	r3, [r7, #1]!
   233bc:	sub	r3, r3, #48	; 0x30
   233c0:	cmp	r3, #9
   233c4:	bls	233b8 <_ZdlPv@@Base+0x2908>
   233c8:	sub	r3, r7, r5
   233cc:	mov	r5, r7
   233d0:	ldr	r2, [sp, #28]
   233d4:	str	r7, [r6, #28]
   233d8:	cmp	r2, r3
   233dc:	movcs	r3, r2
   233e0:	ldrb	r4, [r7]
   233e4:	str	r3, [sp, #28]
   233e8:	b	22efc <_ZdlPv@@Base+0x244c>
   233ec:	ldr	r3, [sp, #8]
   233f0:	lsl	r3, r3, #1
   233f4:	cmp	r3, r4
   233f8:	str	r3, [sp, #8]
   233fc:	addls	r3, r4, #1
   23400:	strls	r3, [sp, #8]
   23404:	ldr	r3, [sp, #8]
   23408:	cmn	r3, #-268435455	; 0xf0000001
   2340c:	bhi	239c8 <_ZdlPv@@Base+0x2f18>
   23410:	ldr	r2, [sp, #12]
   23414:	lsl	r1, r3, #4
   23418:	cmp	r2, sl
   2341c:	beq	23778 <_ZdlPv@@Base+0x2cc8>
   23420:	mov	r0, sl
   23424:	bl	10dbc <realloc@plt>
   23428:	ldr	r1, [fp, #4]
   2342c:	subs	sl, r0, #0
   23430:	beq	239cc <_ZdlPv@@Base+0x2f1c>
   23434:	ldr	r3, [sp, #12]
   23438:	ldr	r2, [fp]
   2343c:	cmp	r3, r1
   23440:	beq	23860 <_ZdlPv@@Base+0x2db0>
   23444:	str	sl, [fp, #4]
   23448:	b	23108 <_ZdlPv@@Base+0x2658>
   2344c:	mov	r0, r1
   23450:	bl	10e58 <malloc@plt>
   23454:	subs	r3, r0, #0
   23458:	beq	23874 <_ZdlPv@@Base+0x2dc4>
   2345c:	add	r2, r4, r4, lsl #2
   23460:	mov	r0, r3
   23464:	add	r2, r4, r2, lsl #1
   23468:	mov	r1, r6
   2346c:	lsl	r2, r2, #2
   23470:	bl	10e4c <memcpy@plt>
   23474:	ldr	r2, [sp, #4]
   23478:	ldr	r4, [r2]
   2347c:	mov	r3, r0
   23480:	b	232dc <_ZdlPv@@Base+0x282c>
   23484:	ldr	r3, [sp, #32]
   23488:	cmn	r3, #1
   2348c:	str	r3, [r6, #20]
   23490:	add	r3, r3, #1
   23494:	beq	2335c <_ZdlPv@@Base+0x28ac>
   23498:	ldr	r4, [sp, #32]
   2349c:	str	r3, [sp, #32]
   234a0:	b	230f4 <_ZdlPv@@Base+0x2644>
   234a4:	cmp	r3, #15
   234a8:	movgt	r3, #12
   234ac:	strgt	r3, [sp, #20]
   234b0:	bgt	231fc <_ZdlPv@@Base+0x274c>
   234b4:	tst	r3, #4
   234b8:	movne	r3, #12
   234bc:	moveq	r3, #11
   234c0:	str	r3, [sp, #20]
   234c4:	b	231fc <_ZdlPv@@Base+0x274c>
   234c8:	mov	r1, r7
   234cc:	ldrb	r2, [r1, #1]!
   234d0:	sub	r0, r2, #48	; 0x30
   234d4:	cmp	r0, #9
   234d8:	bls	234cc <_ZdlPv@@Base+0x2a1c>
   234dc:	cmp	r2, #36	; 0x24
   234e0:	bne	230e8 <_ZdlPv@@Base+0x2638>
   234e4:	mov	r1, #0
   234e8:	b	234f4 <_ZdlPv@@Base+0x2a44>
   234ec:	cmp	ip, #9
   234f0:	bhi	23970 <_ZdlPv@@Base+0x2ec0>
   234f4:	ldr	r2, [pc, #1256]	; 239e4 <_ZdlPv@@Base+0x2f34>
   234f8:	mov	r0, r7
   234fc:	cmp	r1, r2
   23500:	addls	r1, r1, r1, lsl #2
   23504:	mvnhi	r2, #0
   23508:	lslls	r2, r1, #1
   2350c:	ldrb	ip, [r7, #1]!
   23510:	adds	r2, r3, r2
   23514:	mov	r1, r2
   23518:	sub	r3, ip, #48	; 0x30
   2351c:	uxtb	ip, r3
   23520:	bcc	234ec <_ZdlPv@@Base+0x2a3c>
   23524:	cmp	ip, #9
   23528:	mvn	r2, #0
   2352c:	mov	r0, r7
   23530:	bls	2350c <_ZdlPv@@Base+0x2a5c>
   23534:	b	2335c <_ZdlPv@@Base+0x28ac>
   23538:	cmp	r3, #7
   2353c:	movgt	r3, #16
   23540:	movle	r3, #15
   23544:	str	r3, [sp, #20]
   23548:	b	231fc <_ZdlPv@@Base+0x274c>
   2354c:	cmp	r3, #15
   23550:	bgt	23848 <_ZdlPv@@Base+0x2d98>
   23554:	tst	r3, #4
   23558:	bne	23848 <_ZdlPv@@Base+0x2d98>
   2355c:	cmp	r3, #7
   23560:	movgt	r3, #7
   23564:	strgt	r3, [sp, #20]
   23568:	bgt	231fc <_ZdlPv@@Base+0x274c>
   2356c:	tst	r3, #2
   23570:	movne	r3, #1
   23574:	strne	r3, [sp, #20]
   23578:	bne	231fc <_ZdlPv@@Base+0x274c>
   2357c:	tst	r3, #1
   23580:	movne	r3, #3
   23584:	moveq	r3, #5
   23588:	str	r3, [sp, #20]
   2358c:	b	231fc <_ZdlPv@@Base+0x274c>
   23590:	cmp	r3, #7
   23594:	movgt	r3, #14
   23598:	movle	r3, #13
   2359c:	str	r3, [sp, #20]
   235a0:	b	231fc <_ZdlPv@@Base+0x274c>
   235a4:	cmp	r3, #15
   235a8:	bgt	2383c <_ZdlPv@@Base+0x2d8c>
   235ac:	tst	r3, #4
   235b0:	bne	2383c <_ZdlPv@@Base+0x2d8c>
   235b4:	cmp	r3, #7
   235b8:	movgt	r3, #8
   235bc:	strgt	r3, [sp, #20]
   235c0:	bgt	231fc <_ZdlPv@@Base+0x274c>
   235c4:	tst	r3, #2
   235c8:	movne	r3, #2
   235cc:	strne	r3, [sp, #20]
   235d0:	bne	231fc <_ZdlPv@@Base+0x274c>
   235d4:	tst	r3, #1
   235d8:	movne	r3, #4
   235dc:	moveq	r3, #6
   235e0:	str	r3, [sp, #20]
   235e4:	b	231fc <_ZdlPv@@Base+0x274c>
   235e8:	mov	r3, #16
   235ec:	str	r3, [sp, #20]
   235f0:	mov	r4, #115	; 0x73
   235f4:	b	231fc <_ZdlPv@@Base+0x274c>
   235f8:	mov	r3, #17
   235fc:	str	r3, [sp, #20]
   23600:	b	231fc <_ZdlPv@@Base+0x274c>
   23604:	cmp	r3, #15
   23608:	bgt	23830 <_ZdlPv@@Base+0x2d80>
   2360c:	tst	r3, #4
   23610:	bne	23830 <_ZdlPv@@Base+0x2d80>
   23614:	cmp	r3, #7
   23618:	movgt	r3, #21
   2361c:	strgt	r3, [sp, #20]
   23620:	bgt	231fc <_ZdlPv@@Base+0x274c>
   23624:	tst	r3, #2
   23628:	movne	r3, #18
   2362c:	strne	r3, [sp, #20]
   23630:	bne	231fc <_ZdlPv@@Base+0x274c>
   23634:	tst	r3, #1
   23638:	movne	r3, #19
   2363c:	moveq	r3, #20
   23640:	str	r3, [sp, #20]
   23644:	b	231fc <_ZdlPv@@Base+0x274c>
   23648:	ldr	r2, [sp, #20]
   2364c:	cmp	r3, r2
   23650:	beq	23250 <_ZdlPv@@Base+0x27a0>
   23654:	mov	r3, sl
   23658:	ldr	fp, [sp, #4]
   2365c:	b	23368 <_ZdlPv@@Base+0x28b8>
   23660:	ldr	r3, [sp, #8]
   23664:	lsl	r3, r3, #1
   23668:	cmp	r3, r8
   2366c:	str	r3, [sp, #8]
   23670:	addls	r3, r8, #1
   23674:	strls	r3, [sp, #8]
   23678:	ldr	r3, [sp, #8]
   2367c:	cmn	r3, #-268435455	; 0xf0000001
   23680:	bhi	239c8 <_ZdlPv@@Base+0x2f18>
   23684:	ldr	r2, [sp, #12]
   23688:	lsl	r1, r3, #4
   2368c:	cmp	r2, sl
   23690:	beq	2374c <_ZdlPv@@Base+0x2c9c>
   23694:	mov	r0, sl
   23698:	bl	10dbc <realloc@plt>
   2369c:	subs	sl, r0, #0
   236a0:	beq	239a0 <_ZdlPv@@Base+0x2ef0>
   236a4:	ldr	r3, [fp, #4]
   236a8:	ldr	r2, [sp, #12]
   236ac:	cmp	r2, r3
   236b0:	beq	239d4 <_ZdlPv@@Base+0x2f24>
   236b4:	str	sl, [fp, #4]
   236b8:	b	23218 <_ZdlPv@@Base+0x2768>
   236bc:	ldr	r3, [sp, #32]
   236c0:	cmn	r3, #1
   236c4:	str	r3, [r6, #40]	; 0x28
   236c8:	add	r3, r3, #1
   236cc:	beq	2335c <_ZdlPv@@Base+0x28ac>
   236d0:	ldr	r8, [sp, #32]
   236d4:	str	r3, [sp, #32]
   236d8:	b	23208 <_ZdlPv@@Base+0x2758>
   236dc:	str	r5, [r6, #12]
   236e0:	ldrb	r3, [r5]
   236e4:	sub	r3, r3, #48	; 0x30
   236e8:	cmp	r3, #9
   236ec:	bhi	2372c <_ZdlPv@@Base+0x2c7c>
   236f0:	mov	r7, r5
   236f4:	b	236fc <_ZdlPv@@Base+0x2c4c>
   236f8:	mov	r7, r2
   236fc:	ldrb	r3, [r7, #1]
   23700:	add	r2, r7, #1
   23704:	sub	r3, r3, #48	; 0x30
   23708:	cmp	r3, #9
   2370c:	bls	236f8 <_ZdlPv@@Base+0x2c48>
   23710:	ldr	r3, [sp, #16]
   23714:	sub	r5, r2, r5
   23718:	cmp	r3, r5
   2371c:	movcc	r3, r5
   23720:	add	r7, r7, #2
   23724:	mov	r5, r2
   23728:	str	r3, [sp, #16]
   2372c:	str	r5, [r6, #16]
   23730:	ldrb	r4, [r5]
   23734:	b	22ef4 <_ZdlPv@@Base+0x2444>
   23738:	cmp	r3, #5
   2373c:	bne	23654 <_ZdlPv@@Base+0x2ba4>
   23740:	mov	r5, r7
   23744:	ldrb	r4, [r7], #1
   23748:	b	22ef4 <_ZdlPv@@Base+0x2444>
   2374c:	mov	r0, r1
   23750:	bl	10e58 <malloc@plt>
   23754:	subs	r3, r0, #0
   23758:	beq	23788 <_ZdlPv@@Base+0x2cd8>
   2375c:	ldr	r2, [fp]
   23760:	mov	r1, sl
   23764:	mov	r0, r3
   23768:	lsl	r2, r2, #4
   2376c:	bl	10e4c <memcpy@plt>
   23770:	mov	sl, r0
   23774:	b	236b4 <_ZdlPv@@Base+0x2c04>
   23778:	mov	r0, r1
   2377c:	bl	10e58 <malloc@plt>
   23780:	cmp	r0, #0
   23784:	bne	23854 <_ZdlPv@@Base+0x2da4>
   23788:	ldr	fp, [sp, #4]
   2378c:	ldr	r0, [fp, #4]
   23790:	ldr	r3, [sp, #36]	; 0x24
   23794:	cmp	r3, r0
   23798:	beq	237a0 <_ZdlPv@@Base+0x2cf0>
   2379c:	bl	10d38 <free@plt>
   237a0:	bl	10eb8 <__errno_location@plt>
   237a4:	mov	r3, #12
   237a8:	mvn	r1, #0
   237ac:	str	r3, [r0]
   237b0:	mov	r0, r1
   237b4:	add	sp, sp, #44	; 0x2c
   237b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   237bc:	ldr	r3, [sp, #8]
   237c0:	lsl	r3, r3, #1
   237c4:	cmp	r3, r4
   237c8:	str	r3, [sp, #8]
   237cc:	addls	r3, r4, #1
   237d0:	strls	r3, [sp, #8]
   237d4:	ldr	r3, [sp, #8]
   237d8:	cmn	r3, #-268435455	; 0xf0000001
   237dc:	bhi	239c8 <_ZdlPv@@Base+0x2f18>
   237e0:	ldr	r2, [sp, #12]
   237e4:	lsl	r1, r3, #4
   237e8:	cmp	r2, sl
   237ec:	beq	23940 <_ZdlPv@@Base+0x2e90>
   237f0:	mov	r0, sl
   237f4:	bl	10dbc <realloc@plt>
   237f8:	ldr	r1, [fp, #4]
   237fc:	subs	sl, r0, #0
   23800:	beq	239cc <_ZdlPv@@Base+0x2f1c>
   23804:	ldr	r3, [sp, #12]
   23808:	ldr	r2, [fp]
   2380c:	cmp	r3, r1
   23810:	beq	2395c <_ZdlPv@@Base+0x2eac>
   23814:	str	sl, [fp, #4]
   23818:	b	231b0 <_ZdlPv@@Base+0x2700>
   2381c:	cmp	r3, #5
   23820:	bne	23654 <_ZdlPv@@Base+0x2ba4>
   23824:	ldrb	r4, [r7]
   23828:	mov	r5, r7
   2382c:	b	22efc <_ZdlPv@@Base+0x244c>
   23830:	mov	r3, #22
   23834:	str	r3, [sp, #20]
   23838:	b	231fc <_ZdlPv@@Base+0x274c>
   2383c:	mov	r3, #10
   23840:	str	r3, [sp, #20]
   23844:	b	231fc <_ZdlPv@@Base+0x274c>
   23848:	mov	r3, #9
   2384c:	str	r3, [sp, #20]
   23850:	b	231fc <_ZdlPv@@Base+0x274c>
   23854:	ldr	r2, [fp]
   23858:	ldr	r1, [sp, #12]
   2385c:	mov	sl, r0
   23860:	lsl	r2, r2, #4
   23864:	mov	r0, sl
   23868:	bl	10e4c <memcpy@plt>
   2386c:	ldr	r2, [fp]
   23870:	b	23444 <_ZdlPv@@Base+0x2994>
   23874:	mov	sl, fp
   23878:	ldr	r3, [sp, #12]
   2387c:	ldr	r1, [sl, #4]
   23880:	ldr	fp, [sp, #4]
   23884:	cmp	r3, r1
   23888:	beq	237a0 <_ZdlPv@@Base+0x2cf0>
   2388c:	mov	r0, r1
   23890:	bl	10d38 <free@plt>
   23894:	b	2378c <_ZdlPv@@Base+0x2cdc>
   23898:	ldr	r3, [sp, #32]
   2389c:	cmn	r3, #1
   238a0:	str	r3, [r6, #32]
   238a4:	add	r3, r3, #1
   238a8:	beq	2335c <_ZdlPv@@Base+0x28ac>
   238ac:	ldr	r4, [sp, #32]
   238b0:	str	r3, [sp, #32]
   238b4:	b	2319c <_ZdlPv@@Base+0x26ec>
   238b8:	mov	r2, r7
   238bc:	ldrb	r3, [r2, #1]!
   238c0:	sub	r0, r3, #48	; 0x30
   238c4:	cmp	r0, #9
   238c8:	bls	238bc <_ZdlPv@@Base+0x2e0c>
   238cc:	cmp	r3, #36	; 0x24
   238d0:	bne	23190 <_ZdlPv@@Base+0x26e0>
   238d4:	mov	r2, #0
   238d8:	b	238e4 <_ZdlPv@@Base+0x2e34>
   238dc:	cmp	ip, #9
   238e0:	bhi	23988 <_ZdlPv@@Base+0x2ed8>
   238e4:	ldr	r3, [pc, #248]	; 239e4 <_ZdlPv@@Base+0x2f34>
   238e8:	mov	r0, r7
   238ec:	cmp	r2, r3
   238f0:	addls	r2, r2, r2, lsl #2
   238f4:	mvnhi	r3, #0
   238f8:	lslls	r3, r2, #1
   238fc:	ldrb	ip, [r7, #1]!
   23900:	adds	r3, r1, r3
   23904:	mov	r2, r3
   23908:	sub	r1, ip, #48	; 0x30
   2390c:	uxtb	ip, r1
   23910:	bcc	238dc <_ZdlPv@@Base+0x2e2c>
   23914:	cmp	ip, #9
   23918:	mvn	r3, #0
   2391c:	mov	r0, r7
   23920:	bls	238fc <_ZdlPv@@Base+0x2e4c>
   23924:	b	2335c <_ZdlPv@@Base+0x28ac>
   23928:	sub	r8, r3, #1
   2392c:	cmn	r8, #3
   23930:	bhi	2335c <_ZdlPv@@Base+0x28ac>
   23934:	add	r5, r1, #2
   23938:	ldrb	r4, [r1, #2]
   2393c:	b	22e74 <_ZdlPv@@Base+0x23c4>
   23940:	mov	r0, r1
   23944:	bl	10e58 <malloc@plt>
   23948:	cmp	r0, #0
   2394c:	beq	23788 <_ZdlPv@@Base+0x2cd8>
   23950:	ldr	r2, [fp]
   23954:	ldr	r1, [sp, #12]
   23958:	mov	sl, r0
   2395c:	lsl	r2, r2, #4
   23960:	mov	r0, sl
   23964:	bl	10e4c <memcpy@plt>
   23968:	ldr	r2, [fp]
   2396c:	b	23814 <_ZdlPv@@Base+0x2d64>
   23970:	sub	r4, r2, #1
   23974:	cmn	r4, #3
   23978:	bhi	2335c <_ZdlPv@@Base+0x28ac>
   2397c:	str	r4, [r6, #20]
   23980:	add	r7, r0, #2
   23984:	b	230f4 <_ZdlPv@@Base+0x2644>
   23988:	sub	r4, r3, #1
   2398c:	cmn	r4, #3
   23990:	bhi	2335c <_ZdlPv@@Base+0x28ac>
   23994:	str	r4, [r6, #32]
   23998:	add	r7, r0, #2
   2399c:	b	2319c <_ZdlPv@@Base+0x26ec>
   239a0:	mov	sl, fp
   239a4:	ldr	fp, [sp, #4]
   239a8:	ldr	r1, [sl, #4]
   239ac:	ldr	r3, [sp, #12]
   239b0:	cmp	r3, r1
   239b4:	bne	2388c <_ZdlPv@@Base+0x2ddc>
   239b8:	b	2378c <_ZdlPv@@Base+0x2cdc>
   239bc:	mov	r5, r7
   239c0:	mov	r3, #1
   239c4:	b	233d0 <_ZdlPv@@Base+0x2920>
   239c8:	mov	r1, sl
   239cc:	ldr	fp, [sp, #4]
   239d0:	b	239ac <_ZdlPv@@Base+0x2efc>
   239d4:	mov	r3, sl
   239d8:	mov	sl, r2
   239dc:	b	2375c <_ZdlPv@@Base+0x2cac>
   239e0:	ldrbeq	r7, [r1, #1117]	; 0x45d
   239e4:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   239e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   239ec:	mov	r7, r0
   239f0:	ldr	r6, [pc, #72]	; 23a40 <_ZdlPv@@Base+0x2f90>
   239f4:	ldr	r5, [pc, #72]	; 23a44 <_ZdlPv@@Base+0x2f94>
   239f8:	add	r6, pc, r6
   239fc:	add	r5, pc, r5
   23a00:	sub	r6, r6, r5
   23a04:	mov	r8, r1
   23a08:	mov	r9, r2
   23a0c:	bl	10d00 <__aeabi_atexit@plt-0x20>
   23a10:	asrs	r6, r6, #2
   23a14:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23a18:	mov	r4, #0
   23a1c:	add	r4, r4, #1
   23a20:	ldr	r3, [r5], #4
   23a24:	mov	r2, r9
   23a28:	mov	r1, r8
   23a2c:	mov	r0, r7
   23a30:	blx	r3
   23a34:	cmp	r6, r4
   23a38:	bne	23a1c <_ZdlPv@@Base+0x2f6c>
   23a3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23a40:			; <UNDEFINED> instruction: 0x000183b4
   23a44:	andeq	r8, r1, r0, ror #6
   23a48:	bx	lr

Disassembly of section .fini:

00023a4c <.fini>:
   23a4c:	push	{r3, lr}
   23a50:	pop	{r3, pc}
