Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jun 13 09:09:19 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6819)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3230)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6819)
---------------------------
 There are 689 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_valid_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/bk_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3230)
---------------------------------------------------
 There are 3230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.168        0.000                      0                41843        0.049        0.000                      0                41843        0.000        0.000                       0                 16880  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         77.054        0.000                      0                32948        0.049        0.000                      0                32948       13.360        0.000                       0                 16039  
  clk_out2_design_1_clk_wiz_0_0         15.573        0.000                      0                 1170        0.128        0.000                      0                 1170       24.500        0.000                       0                   836  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       10.168        0.000                      0                 3088        0.557        0.000                      0                 3088  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       21.070        0.000                      0                  120        0.105        0.000                      0                  120  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       91.011        0.000                      0                 5254        0.513        0.000                      0                 5254  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       20.153        0.000                      0                  108       24.921        0.000                      0                  108  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       13.155        0.000                      0                  832        0.463        0.000                      0                  832  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       40.136        0.000                      0                  208        0.227        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y26  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.054ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        122.405ns  (logic 40.167ns (32.815%)  route 82.238ns (67.185%))
  Logic Levels:           158  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=5 LUT3=7 LUT4=6 LUT5=15 LUT6=38)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.668     1.668    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X32Y8          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.518     2.186 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=23, routed)          1.043     3.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     3.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.903 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.903    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.017 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.017    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.245    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.516 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.156     5.672    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X40Y3          LUT3 (Prop_lut3_I1_O)        0.373     6.045 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.045    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.595 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.595    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.709 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.823    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.045 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.270     8.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.299     8.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_301/O
                         net (fo=1, routed)           0.000     8.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_301_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.164    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.392    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.506 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.506    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.918    10.646    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.299    10.945 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_197/O
                         net (fo=6, routed)           0.689    11.634    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_197_n_0
    SLICE_X42Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.758 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_247/O
                         net (fo=1, routed)           0.000    11.758    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_247_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.138 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_171/CO[3]
                         net (fo=1, routed)           0.000    12.138    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_171_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.255 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.372 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.372    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.591 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.037    13.628    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.295    13.923 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_274/O
                         net (fo=5, routed)           0.355    14.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_274_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.676 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_250/CO[3]
                         net (fo=1, routed)           0.000    14.676    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_250_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.790    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.904    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.018    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.240 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.075    16.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X47Y4          LUT5 (Prop_lut5_I3_O)        0.299    16.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_260/O
                         net (fo=5, routed)           0.345    16.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_260_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.357 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    17.357    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_187_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.471 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    17.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.921 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.916    18.837    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X44Y3          LUT5 (Prop_lut5_I3_O)        0.299    19.136 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_202/O
                         net (fo=5, routed)           0.492    19.629    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_202_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.155 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.269 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.269    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.383 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.383    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          0.950    21.554    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X47Y4          LUT5 (Prop_lut5_I3_O)        0.299    21.853 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_211/O
                         net (fo=3, routed)           0.531    22.384    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_211_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.934 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.934    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_135_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.051 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.051    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.168 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.387 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.790    24.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X48Y5          LUT5 (Prop_lut5_I3_O)        0.295    24.472 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.568    25.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_148_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.566 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.680 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.680    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.902 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.488    26.390    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.299    26.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.564    27.253    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.124    27.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           2.268    29.645    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X3Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    33.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    35.396 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    35.398    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.518    36.916 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[42]
                         net (fo=2, routed)           1.381    38.297    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[59]
    SLICE_X92Y11         LUT3 (Prop_lut3_I1_O)        0.153    38.450 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_248/O
                         net (fo=2, routed)           0.822    39.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_248_n_0
    SLICE_X92Y11         LUT4 (Prop_lut4_I3_O)        0.331    39.604 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_252/O
                         net (fo=1, routed)           0.000    39.604    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_252_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    39.980    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    40.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000    40.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/CO[3]
                         net (fo=1, routed)           0.000    40.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.448 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    40.448    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_203_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.565 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    40.565    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_211_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.682 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    40.682    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_114_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.000    40.799    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_214_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.916 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_205/CO[3]
                         net (fo=1, routed)           0.000    40.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_205_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_208/CO[3]
                         net (fo=1, routed)           0.000    41.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_208_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.356 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_51_reg_i_117/O[1]
                         net (fo=4, routed)           1.870    43.226    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_i_54[8]
    SLICE_X72Y14         LUT3 (Prop_lut3_I2_O)        0.332    43.558 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_136/O
                         net (fo=8, routed)           1.284    44.842    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[33]
    SLICE_X72Y7          LUT5 (Prop_lut5_I1_O)        0.326    45.168 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[1]_i_61/O
                         net (fo=1, routed)           0.667    45.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[1]_i_61_n_0
    SLICE_X72Y7          LUT6 (Prop_lut6_I5_O)        0.124    45.959 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[1]_i_30/O
                         net (fo=4, routed)           0.478    46.436    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[1]_i_61_0
    SLICE_X72Y7          LUT6 (Prop_lut6_I5_O)        0.124    46.560 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_53/O
                         net (fo=5, routed)           1.157    47.717    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[51]
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.124    47.841 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_11/O
                         net (fo=1, routed)           0.640    48.481    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_11_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I1_O)        0.124    48.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           1.036    49.641    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.124    49.765 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.482    51.246    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.124    51.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.373    52.743    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.124    52.867 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.798    54.665    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124    54.789 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           1.049    55.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.146    55.984 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           1.037    57.021    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.328    57.349 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.172    57.521    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124    57.645 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.643    58.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.944 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.944    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[1]
                         net (fo=8, routed)           0.717    59.995    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.303    60.298 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_98/O
                         net (fo=1, routed)           0.165    60.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_98_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I5_O)        0.124    60.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_32/O
                         net (fo=2, routed)           0.842    61.428    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124    61.552 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_36/O
                         net (fo=1, routed)           0.000    61.552    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_36_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.102    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.436 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[1]
                         net (fo=2, routed)           1.280    63.716    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_14_nl__0[10]
    SLICE_X36Y11         LUT6 (Prop_lut6_I3_O)        0.303    64.019 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          0.887    64.907    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.124    65.031 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_4/O
                         net (fo=7, routed)           0.491    65.521    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_e_dif_sat_sva_reg[3]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124    65.646 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_303/O
                         net (fo=3, routed)           1.014    66.660    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_520_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    66.784 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_109/O
                         net (fo=43, routed)          2.254    69.038    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_300_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    69.162 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_120/O
                         net (fo=15, routed)          2.597    71.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_113_2
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    71.883 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_493/O
                         net (fo=1, routed)           0.413    72.296    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_493_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    72.420 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_302/O
                         net (fo=1, routed)           1.497    73.917    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_302_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.124    74.041 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_121/O
                         net (fo=1, routed)           1.587    75.627    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_121_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.124    75.751 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_45/O
                         net (fo=2, routed)           0.671    76.422    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_45_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.124    76.546 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           1.058    77.604    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124    77.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           0.848    78.576    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    79.209 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.218    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.332    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.560 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.560    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.674    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.788 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.788    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.902 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.902    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.016 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    80.016    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.130 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    80.130    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.464 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/O[1]
                         net (fo=6, routed)           1.022    81.485    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[38]
    SLICE_X46Y37         LUT4 (Prop_lut4_I0_O)        0.303    81.788 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[2]_i_7/O
                         net (fo=3, routed)           0.656    82.444    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[2]_i_7_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.150    82.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_15/O
                         net (fo=4, routed)           0.974    83.568    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_15_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.328    83.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_9/O
                         net (fo=2, routed)           1.252    85.149    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_9_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.152    85.301 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.521    85.822    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.332    86.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[2]_i_1/O
                         net (fo=12, routed)          2.511    88.665    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[2]
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    88.789 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.706    89.496    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    89.620 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.542    90.162    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I4_O)        0.124    90.286 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.562    90.848    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.124    90.972 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.972    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    91.348 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    91.567 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/O[0]
                         net (fo=2, routed)           0.662    92.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X11Y10         LUT1 (Prop_lut1_I0_O)        0.295    92.524 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_30/O
                         net (fo=1, routed)           0.000    92.524    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_30_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.056 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.369 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.091    94.460    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.306    94.766 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_123/O
                         net (fo=5, routed)           0.424    95.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_12_in1526_in
    SLICE_X13Y3          LUT6 (Prop_lut6_I4_O)        0.124    95.314 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_73/O
                         net (fo=1, routed)           0.404    95.718    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_73_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124    95.842 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_72/O
                         net (fo=1, routed)           1.059    96.901    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_72_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124    97.025 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_68/O
                         net (fo=1, routed)           0.263    97.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_68_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I5_O)        0.124    97.412 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53/O
                         net (fo=12, routed)          3.115   100.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X83Y21         LUT2 (Prop_lut2_I1_O)        0.150   100.677 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.350   102.027    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X72Y18         LUT2 (Prop_lut2_I0_O)        0.352   102.379 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_38/O
                         net (fo=4, routed)           1.299   103.679    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[2]
    SLICE_X67Y16         LUT6 (Prop_lut6_I0_O)        0.326   104.005 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_30/O
                         net (fo=2, routed)           0.468   104.472    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_40_2
    SLICE_X62Y15         LUT6 (Prop_lut6_I5_O)        0.124   104.596 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_10/O
                         net (fo=2, routed)           0.602   105.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[4]
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124   105.323 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_40/O
                         net (fo=1, routed)           0.655   105.977    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_40_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124   106.101 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_20/O
                         net (fo=1, routed)           0.303   106.404    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_20_n_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I1_O)        0.124   106.528 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   106.528    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.060 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.060    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.174 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.402 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.402    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.516 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.516    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.630 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.630    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.744 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.744    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.858 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.858    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.972 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.972    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.086 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.086    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.200 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.200    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.314 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.314    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   108.627 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/O[3]
                         net (fo=10, routed)          2.234   110.861    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_i_10_0[3]
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.306   111.167 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_op_smaller_qr_51_lpi_3_dfm_i_13/O
                         net (fo=9, routed)           3.434   114.601    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_op_smaller_qr_51_lpi_3_dfm_i_13_n_0
    SLICE_X70Y35         LUT6 (Prop_lut6_I0_O)        0.124   114.725 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0[49]_i_41/O
                         net (fo=1, routed)           0.000   114.725    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0[49]_i_41_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.126 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_19/CO[3]
                         net (fo=1, routed)           0.000   115.126    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_19_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   115.348 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_6/O[0]
                         net (fo=14, routed)          2.704   118.052    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_24_nl[53]
    SLICE_X28Y20         LUT4 (Prop_lut4_I2_O)        0.299   118.351 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_11/O
                         net (fo=18, routed)          1.323   119.674    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_11_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.152   119.826 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[49]_i_12/O
                         net (fo=50, routed)          1.888   121.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[49]_i_12_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.326   122.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_6/O
                         net (fo=1, routed)           0.404   122.443    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_6_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I4_O)        0.124   122.567 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_4/O
                         net (fo=1, routed)           0.151   122.719    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_4_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I2_O)        0.124   122.843 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_3/O
                         net (fo=1, routed)           0.433   123.276    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_3_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124   123.400 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_2/O
                         net (fo=1, routed)           0.549   123.949    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_2_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124   124.073 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1[34]_i_1/O
                         net (fo=1, routed)           0.000   124.073    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst_n_402
    SLICE_X63Y41         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.555   201.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X63Y41         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1_reg[34]/C
                         clock pessimism              0.004   201.559    
                         clock uncertainty           -0.464   201.095    
    SLICE_X63Y41         FDCE (Setup_fdce_C_D)        0.031   201.126    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_17_m_r_50_0_lpi_3_dfm_rsp_1_reg[34]
  -------------------------------------------------------------------
                         required time                        201.126    
                         arrival time                        -124.073    
  -------------------------------------------------------------------
                         slack                                 77.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.606%)  route 0.196ns (54.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.557     0.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=55, routed)          0.196     0.916    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.911     0.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039     0.867    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y18     design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y40     design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y40     design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.573ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        4.054ns  (logic 0.800ns (19.731%)  route 3.254ns (80.269%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 51.721 - 50.000 ) 
    Source Clock Delay      (SCD):    6.776ns = ( 31.776 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.366    27.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.124    27.490 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.613    29.103    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.227 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.726    29.953    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.054 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.722    31.776    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X82Y99         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.524    32.300 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           2.293    34.593    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[0]
    SLICE_X82Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.717 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__1/O
                         net (fo=1, routed)           0.962    35.679    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__1_n_0
    SLICE_X88Y100        LUT3 (Prop_lut3_I2_O)        0.152    35.831 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    35.831    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__1_n_0
    SLICE_X88Y100        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.721    51.721    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X88Y100        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.711    
                         clock uncertainty           -0.382    51.329    
    SLICE_X88Y100        FDCE (Setup_fdce_C_D)        0.075    51.404    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.404    
                         arrival time                         -35.831    
  -------------------------------------------------------------------
                         slack                                 15.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X63Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/Q
                         net (fo=3, routed)           0.076     0.786    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq[1]
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt[1]_i_1_n_0
    SLICE_X62Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.835     0.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X62Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X62Y72         FDCE (Hold_fdce_C_D)         0.121     0.703    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X56Y50     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X56Y50     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        13.901ns  (logic 1.756ns (12.632%)  route 12.145ns (87.368%))
  Logic Levels:           8  (BUFG=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 201.545 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 176.716 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.716   176.716    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X82Y86         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDCE (Prop_fdce_C_Q)         0.524   177.240 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.684   180.924    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X80Y85         LUT2 (Prop_lut2_I1_O)        0.124   181.048 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           2.084   183.132    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101   183.233 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         2.380   185.612    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X87Y87         LUT4 (Prop_lut4_I0_O)        0.124   185.736 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.402   186.139    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I4_O)        0.124   186.263 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.882   187.145    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X90Y88         LUT6 (Prop_lut6_I0_O)        0.124   187.269 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   187.269    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X90Y88         MUXF7 (Prop_muxf7_I1_O)      0.214   187.483 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.452   187.935    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.297   188.232 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.261   190.493    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124   190.617 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, routed)           0.000   190.617    design_1_i/caravel_0/inst/housekeeping/hkspi_n_81
    SLICE_X88Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.545   201.545    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X88Y58         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C
                         clock pessimism             -0.204   201.341    
                         clock uncertainty           -0.584   200.757    
    SLICE_X88Y58         FDSE (Setup_fdse_C_D)        0.029   200.786    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                        200.786    
                         arrival time                        -190.617    
  -------------------------------------------------------------------
                         slack                                 10.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.341ns (21.334%)  route 1.257ns (78.666%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.581     0.581    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X83Y88         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]/Q
                         net (fo=1, routed)           0.156     0.878    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[17]
    SLICE_X83Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.923 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.382     1.305    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata18_in
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.043     1.348 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[4]_INST_0/O
                         net (fo=7, routed)           0.719     2.067    design_1_i/caravel_0/inst/housekeeping/mprj_i[12]
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.112     2.179 r  design_1_i/caravel_0/inst/housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, routed)           0.000     2.179    design_1_i/caravel_0/inst/soc/core/user_irq[3]
    SLICE_X90Y75         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.860     0.860    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X90Y75         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.584     1.502    
    SLICE_X90Y75         FDRE (Hold_fdre_C_D)         0.120     1.622    design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.070ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.606ns (22.108%)  route 2.135ns (77.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 26.541 - 25.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.714     1.714    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X61Y96         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.456     2.170 r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/Q
                         net (fo=2, routed)           1.368     3.538    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/axi_rdata[0]
    SLICE_X83Y86         LUT5 (Prop_lut5_I2_O)        0.150     3.688 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.767     4.455    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X82Y86         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.541    26.541    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X82Y86         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.337    
                         clock uncertainty           -0.584    25.753    
    SLICE_X82Y86         FDCE (Setup_fdce_C_D)       -0.228    25.525    design_1_i/ps_axil_0/inst/PL_IS/txen_reg
  -------------------------------------------------------------------
                         required time                         25.525    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 21.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.060ns  (logic 0.146ns (13.771%)  route 0.914ns (86.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.570ns = ( 100.570 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.570   100.570    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X61Y70         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.146   100.716 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[3]/Q
                         net (fo=1, routed)           0.914   101.630    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf[3]
    SLICE_X65Y71         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.836   100.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X65Y71         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]/C
                         clock pessimism              0.058   100.894    
                         clock uncertainty            0.584   101.478    
    SLICE_X65Y71         FDCE (Hold_fdce_C_D)         0.047   101.525    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.525    
                         arrival time                         101.630    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       91.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.011ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 0.575ns (7.394%)  route 7.202ns (92.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 101.544 - 100.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.686     1.686    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     2.142 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          5.557     7.699    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.119     7.818 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.645     9.463    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y91         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.544   101.544    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y91         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.548    
                         clock uncertainty           -0.464   101.084    
    SLICE_X81Y91         FDCE (Recov_fdce_C_CLR)     -0.610   100.474    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]
  -------------------------------------------------------------------
                         required time                        100.474    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 91.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.727%)  route 0.188ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.624     0.624    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y42          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.148     0.772 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.071     0.843    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.098     0.941 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.116     1.057    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y42          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.893     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y42          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.253     0.640    
    SLICE_X5Y42          FDPE (Remov_fdpe_C_PRE)     -0.095     0.545    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.153ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.438ns  (logic 0.583ns (16.958%)  route 2.855ns (83.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 101.478 - 100.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 76.697 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.697    76.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDCE (Prop_fdce_C_Q)         0.459    77.156 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.988    78.144    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.124    78.268 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.867    80.135    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X48Y52         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.478   101.478    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X48Y52         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.274    
                         clock uncertainty           -0.584   100.690    
    SLICE_X48Y52         FDCE (Recov_fdce_C_CLR)     -0.402   100.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]
  -------------------------------------------------------------------
                         required time                        100.288    
                         arrival time                         -80.135    
  -------------------------------------------------------------------
                         slack                                 20.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.921ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_1T_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.674ns  (logic 0.210ns (31.171%)  route 0.464ns (68.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns = ( 25.579 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.579    25.579    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X82Y86         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDCE (Prop_fdce_C_Q)         0.167    25.746 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.254    26.000    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X83Y85         LUT2 (Prop_lut2_I1_O)        0.043    26.043 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.209    26.252    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X83Y87         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_1T_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.848     0.848    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X83Y87         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_1T_reg/C
                         clock pessimism              0.059     0.907    
                         clock uncertainty            0.584     1.490    
    SLICE_X83Y87         FDCE (Remov_fdce_C_CLR)     -0.159     1.331    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_1T_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                          26.252    
  -------------------------------------------------------------------
                         slack                                 24.921    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.155ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 0.580ns (5.427%)  route 10.107ns (94.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 26.717 - 25.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       1.686     1.686    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X29Y79         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     2.142 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          5.557     7.699    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X83Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.823 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         4.550    12.373    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X87Y111        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.717    26.717    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X87Y111        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.513    
                         clock uncertainty           -0.584    25.929    
    SLICE_X87Y111        FDCE (Recov_fdce_C_CLR)     -0.402    25.527    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.527    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                 13.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.209ns (16.667%)  route 1.045ns (83.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16039, routed)       0.573     0.573    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X66Y67         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDCE (Prop_fdce_C_Q)         0.164     0.737 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.768     1.504    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.549 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.277     1.827    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X45Y70         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.813     0.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X45Y70         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/C
                         clock pessimism              0.059     0.872    
                         clock uncertainty            0.584     1.455    
    SLICE_X45Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       40.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.136ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.563ns  (logic 0.612ns (4.871%)  route 11.951ns (95.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 80.352 - 75.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 26.702 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.702    26.702    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y69         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.459    27.161 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           5.634    32.795    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.153    32.948 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         6.316    39.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X42Y69         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.895    76.895    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X80Y85         LUT2 (Prop_lut2_I0_O)        0.100    76.995 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.799    78.794    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.885 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.468    80.352    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X42Y69         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.342    
                         clock uncertainty           -0.382    79.960    
    SLICE_X42Y69         FDCE (Recov_fdce_C_CLR)     -0.559    79.401    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         79.401    
                         arrival time                         -39.265    
  -------------------------------------------------------------------
                         slack                                 40.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.681ns  (logic 0.189ns (7.051%)  route 2.492ns (92.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 28.188 - 25.000 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 25.583 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.583    25.583    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X84Y95         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDCE (Prop_fdce_C_Q)         0.146    25.729 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.299    27.027    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X84Y95         LUT2 (Prop_lut2_I1_O)        0.043    27.070 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.193    28.263    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]_0
    SLICE_X83Y95         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.112    26.112    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.056    26.168 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.778    26.946    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.002 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.305    27.307    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.336 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.852    28.188    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X83Y95         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.188    
    SLICE_X83Y95         FDCE (Remov_fdce_C_CLR)     -0.152    28.036    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.036    
                         arrival time                          28.263    
  -------------------------------------------------------------------
                         slack                                  0.227    





