Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/server_011.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3205816 heartbeat IPC: 3.11933 cumulative IPC: 3.11933 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6416331 heartbeat IPC: 3.11476 cumulative IPC: 3.11705 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9671862 heartbeat IPC: 3.0717 cumulative IPC: 3.10178 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12873715 heartbeat IPC: 3.12319 cumulative IPC: 3.10711 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16083180 heartbeat IPC: 3.11578 cumulative IPC: 3.10884 (Simulation time: 0 hr 1 min 28 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16083181 (Simulation time: 0 hr 1 min 28 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23474685 heartbeat IPC: 1.3529 cumulative IPC: 1.3529 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31391424 heartbeat IPC: 1.26315 cumulative IPC: 1.30649 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 40298094 heartbeat IPC: 1.12275 cumulative IPC: 1.23891 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 47911583 heartbeat IPC: 1.31346 cumulative IPC: 1.25674 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 55298588 heartbeat IPC: 1.35373 cumulative IPC: 1.27501 (Simulation time: 0 hr 2 min 49 sec) 
Finished CPU 0 instructions: 50000003 cycles: 39215419 cumulative IPC: 1.27501 (Simulation time: 0 hr 2 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.27501 instructions: 50000003 cycles: 39215419
L1D TOTAL     ACCESS:   18219285  HIT:   17188046  MISS:    1031239
L1D LOAD      ACCESS:    6810664  HIT:    6329867  MISS:     480797
L1D RFO       ACCESS:    4836426  HIT:    4754381  MISS:      82045
L1D PREFETCH  ACCESS:    6572195  HIT:    6103798  MISS:     468397
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6847698  ISSUED:    6755308  USEFUL:     138019  USELESS:     330374
L1D AVERAGE MISS LATENCY: 39.8083 cycles
L1I TOTAL     ACCESS:   10765009  HIT:    9015842  MISS:    1749167
L1I LOAD      ACCESS:    8849322  HIT:    8649648  MISS:     199674
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1915687  HIT:     366194  MISS:    1549493
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    2210785  ISSUED:    2210785  USEFUL:    1091446  USELESS:     457974
L1I AVERAGE MISS LATENCY: 28.6135 cycles
L2C TOTAL     ACCESS:    3660250  HIT:    2589635  MISS:    1070615
L2C LOAD      ACCESS:     554542  HIT:     304286  MISS:     250256
L2C RFO       ACCESS:      80142  HIT:      35541  MISS:      44601
L2C PREFETCH  ACCESS:    2757448  HIT:    1982929  MISS:     774519
L2C WRITEBACK ACCESS:     268118  HIT:     266879  MISS:       1239
L2C PREFETCH  REQUESTED:    2450611  ISSUED:    2448148  USEFUL:      27799  USELESS:     746768
L2C AVERAGE MISS LATENCY: 49.6032 cycles
LLC TOTAL     ACCESS:    2003343  HIT:    1838191  MISS:     165152
LLC LOAD      ACCESS:     250130  HIT:     221470  MISS:      28660
LLC RFO       ACCESS:      44597  HIT:      31337  MISS:      13260
LLC PREFETCH  ACCESS:    1559548  HIT:    1436633  MISS:     122915
LLC WRITEBACK ACCESS:     149068  HIT:     148751  MISS:        317
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      15143  USELESS:     105199
LLC AVERAGE MISS LATENCY: 174.506 cycles
Major fault: 0 Minor fault: 6971
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32712  ROW_BUFFER_MISS:     132104
 DBUS_CONGESTED:      71923
 WQ ROW_BUFFER_HIT:      12672  ROW_BUFFER_MISS:      47290  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 97.5565% MPKI: 4.59006 Average ROB Occupancy at Mispredict: 60.2328

Branch types
NOT_BRANCH: 40607199 81.2144%
BRANCH_DIRECT_JUMP: 451601 0.903202%
BRANCH_INDIRECT: 151580 0.30316%
BRANCH_CONDITIONAL: 7041635 14.0833%
BRANCH_DIRECT_CALL: 647827 1.29565%
BRANCH_INDIRECT_CALL: 211373 0.422746%
BRANCH_RETURN: 888439 1.77688%
BRANCH_OTHER: 0 0%

