// Seed: 3025326363
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  tri0 id_2
);
  logic [7:0] id_4;
  wire id_5;
  assign #1 id_1 = 1'b0 * 1;
  initial #1 id_4[1] = 1'b0;
  tri1 id_6, id_7, id_8;
  supply0 id_9;
  assign id_5 = 1'b0;
  assign id_8 = id_8;
  assign id_6 = id_5;
  wand id_10, id_11, id_12;
  if (1) always $display;
  else wor id_13;
  assign id_9 = id_10 && id_13;
  wire id_14 = 1;
  assign id_5 = id_14 ==? {id_12};
  wire id_15;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  uwire id_3, id_4;
  assign id_1 = id_4;
  tri1 id_5, id_6, id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
