{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438817174565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus II License Agreement, " "Subscription Agreement, the Altera Quartus II License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  5 19:26:14 2015 " "Processing started: Wed Aug  5 19:26:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438817174568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map de0_nano " "Command: quartus_map de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438817174569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1438817176519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_biu " "Found entity 1: adbg_wb_biu" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_status_reg " "Found entity 1: adbg_or1k_status_reg" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_biu " "Found entity 1: adbg_jsp_biu" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_module " "Found entity 1: adbg_or1k_module" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncflop " "Found entity 1: syncflop" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_crc32 " "Found entity 1: adbg_crc32" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_module " "Found entity 1: adbg_jsp_module" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_top " "Found entity 1: adbg_top" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bytefifo " "Found entity 1: bytefifo" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_biu " "Found entity 1: adbg_or1k_biu" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncreg " "Found entity 1: syncreg" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_module " "Found entity 1: adbg_wb_module" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_virtual_jtag " "Found entity 1: altera_virtual_jtag" {  } { { "../src/altera_virtual_jtag/altera_virtual_jtag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/gpio/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../src/gpio/gpio.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/gpio/gpio.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v(194) " "Unrecognized synthesis attribute \"enum_state\" at ../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v(194)" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438817219619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219621 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v(244) " "Unrecognized synthesis attribute \"enum_state\" at ../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v(244)" {  } { { "../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438817219624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../src/i2c/rtl/verilog/i2c_master_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/jtag_tap/tap/rtl/verilog/tap_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/jtag_tap/tap/rtl/verilog/tap_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tap_top " "Found entity 1: tap_top" {  } { { "../src/jtag_tap/tap/rtl/verilog/tap_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/jtag_tap/tap/rtl/verilog/tap_top.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_branch_prediction.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_branch_prediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_branch_prediction " "Found entity 1: mor1kx_branch_prediction" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_branch_prediction.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_branch_prediction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_avalon " "Found entity 1: mor1kx_bus_if_avalon" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_avalon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_avalon.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_wb32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_wb32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_wb32 " "Found entity 1: mor1kx_bus_if_wb32" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_wb32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_wb32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cache_lru.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cache_lru.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cache_lru " "Found entity 1: mor1kx_cache_lru" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_cache_lru.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cache_lru.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cfgrs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cfgrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cfgrs " "Found entity 1: mor1kx_cfgrs" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_cfgrs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cfgrs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_cappuccino " "Found entity 1: mor1kx_cpu_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_cappuccino.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_espresso " "Found entity 1: mor1kx_cpu_espresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_espresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_espresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_prontoespresso " "Found entity 1: mor1kx_cpu_prontoespresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_prontoespresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_prontoespresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu " "Found entity 1: mor1kx_cpu" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_cpu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_cappuccino " "Found entity 1: mor1kx_ctrl_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_cappuccino.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_espresso " "Found entity 1: mor1kx_ctrl_espresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_espresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_espresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_prontoespresso " "Found entity 1: mor1kx_ctrl_prontoespresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_prontoespresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_prontoespresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_dcache.v(73) " "Verilog HDL Declaration information at mor1kx_dcache.v(73): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_dcache.v(74) " "Verilog HDL Declaration information at mor1kx_dcache.v(74): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write mor1kx_dcache.v(75) " "Verilog HDL Declaration information at mor1kx_dcache.v(75): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_dcache.v(76) " "Verilog HDL Declaration information at mor1kx_dcache.v(76): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_dcache.v(77) " "Verilog HDL Declaration information at mor1kx_dcache.v(77): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dcache " "Found entity 1: mor1kx_dcache" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode_execute_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode_execute_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode_execute_cappuccino " "Found entity 1: mor1kx_decode_execute_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_decode_execute_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode_execute_cappuccino.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode " "Found entity 1: mor1kx_decode" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_decode.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dmmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dmmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dmmu " "Found entity 1: mor1kx_dmmu" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_dmmu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dmmu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_alu " "Found entity 1: mor1kx_execute_alu" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_execute_alu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_ctrl_cappuccino " "Found entity 1: mor1kx_execute_ctrl_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ic_refill IC_REFILL mor1kx_fetch_cappuccino.v(125) " "Verilog HDL Declaration information at mor1kx_fetch_cappuccino.v(125): object \"ic_refill\" differs only in case from object \"IC_REFILL\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_cappuccino " "Found entity 1: mor1kx_fetch_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_espresso " "Found entity 1: mor1kx_fetch_espresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_espresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_espresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_prontoespresso " "Found entity 1: mor1kx_fetch_prontoespresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_prontoespresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_prontoespresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_tcm_prontoespresso " "Found entity 1: mor1kx_fetch_tcm_prontoespresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_icache.v(57) " "Verilog HDL Declaration information at mor1kx_icache.v(57): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_icache.v(58) " "Verilog HDL Declaration information at mor1kx_icache.v(58): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_icache.v(59) " "Verilog HDL Declaration information at mor1kx_icache.v(59): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_icache.v(60) " "Verilog HDL Declaration information at mor1kx_icache.v(60): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_icache " "Found entity 1: mor1kx_icache" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_immu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_immu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_immu " "Found entity 1: mor1kx_immu" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_immu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_immu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dc_refill DC_REFILL mor1kx_lsu_cappuccino.v(152) " "Verilog HDL Declaration information at mor1kx_lsu_cappuccino.v(152): object \"dc_refill\" differs only in case from object \"DC_REFILL\" in the same scope" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817219770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_cappuccino " "Found entity 1: mor1kx_lsu_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_espresso " "Found entity 1: mor1kx_lsu_espresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_espresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_espresso.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_pic " "Found entity 1: mor1kx_pic" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_pic.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_pic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_cappuccino " "Found entity 1: mor1kx_rf_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_rf_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_espresso " "Found entity 1: mor1kx_rf_espresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_rf_espresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_simple_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_simple_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_simple_dpram_sclk " "Found entity 1: mor1kx_simple_dpram_sclk" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_simple_dpram_sclk.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_simple_dpram_sclk.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_store_buffer " "Found entity 1: mor1kx_store_buffer" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_store_buffer.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_store_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ticktimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ticktimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ticktimer " "Found entity 1: mor1kx_ticktimer" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_ticktimer.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ticktimer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_true_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_true_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_true_dpram_sclk " "Found entity 1: mor1kx_true_dpram_sclk" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_true_dpram_sclk.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_true_dpram_sclk.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx " "Found entity 1: mor1kx" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_cappuccino " "Found entity 1: mor1kx_wb_mux_cappuccino" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_cappuccino.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_espresso " "Found entity 1: mor1kx_wb_mux_espresso" {  } { { "../src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_espresso.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_alu " "Found entity 1: or1200_alu" {  } { { "../src/or1200/rtl/verilog/or1200_alu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_amultp2_32x32.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_amultp2_32x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cfgr " "Found entity 1: or1200_cfgr" {  } { { "../src/or1200/rtl/verilog/or1200_cfgr.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cpu " "Found entity 1: or1200_cpu" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ctrl " "Found entity 1: or1200_ctrl" {  } { { "../src/or1200/rtl/verilog/or1200_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_fsm " "Found entity 1: or1200_dc_fsm" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_ram " "Found entity 1: or1200_dc_ram" {  } { { "../src/or1200/rtl/verilog/or1200_dc_ram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_ram.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_tag " "Found entity 1: or1200_dc_tag" {  } { { "../src/or1200/rtl/verilog/or1200_dc_tag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_tag.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_top " "Found entity 1: or1200_dc_top" {  } { { "../src/or1200/rtl/verilog/or1200_dc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_tlb " "Found entity 1: or1200_dmmu_tlb" {  } { { "../src/or1200/rtl/verilog/or1200_dmmu_tlb.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_tlb.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_top " "Found entity 1: or1200_dmmu_top" {  } { { "../src/or1200/rtl/verilog/or1200_dmmu_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_256x32 " "Found entity 1: or1200_dpram_256x32" {  } { { "../src/or1200/rtl/verilog/or1200_dpram_256x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_256x32.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_32x32 " "Found entity 1: or1200_dpram_32x32" {  } { { "../src/or1200/rtl/verilog/or1200_dpram_32x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_32x32.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram " "Found entity 1: or1200_dpram" {  } { { "../src/or1200/rtl/verilog/or1200_dpram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_du " "Found entity 1: or1200_du" {  } { { "../src/or1200/rtl/verilog/or1200_du.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_except " "Found entity 1: or1200_except" {  } { { "../src/or1200/rtl/verilog/or1200_except.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_addsub " "Found entity 1: or1200_fpu_addsub" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_addsub.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_addsub.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817219977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817219977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_arith.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_arith " "Found entity 1: or1200_fpu_arith" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_arith.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_arith.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_div " "Found entity 1: or1200_fpu_div" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_div.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_fcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_fcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_fcmp " "Found entity 1: or1200_fpu_fcmp" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_fcmp.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_fcmp.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "snan SNAN or1200_fpu_intfloat_conv.v(78) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(78): object \"snan\" differs only in case from object \"SNAN\" in the same scope" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817220017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INF inf or1200_fpu_intfloat_conv.v(86) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(86): object \"INF\" differs only in case from object \"inf\" in the same scope" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817220018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QNAN qnan or1200_fpu_intfloat_conv.v(87) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(87): object \"QNAN\" differs only in case from object \"qnan\" in the same scope" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438817220018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv " "Found entity 1: or1200_fpu_intfloat_conv" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv_except " "Found entity 1: or1200_fpu_intfloat_conv_except" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_intfloat_conv_except.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv_except.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_mul " "Found entity 1: or1200_fpu_mul" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_mul.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_addsub " "Found entity 1: or1200_fpu_post_norm_addsub" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_post_norm_addsub.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_div " "Found entity 1: or1200_fpu_post_norm_div" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_post_norm_div.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_div.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_intfloat_conv " "Found entity 1: or1200_fpu_post_norm_intfloat_conv" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_intfloat_conv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_mul " "Found entity 1: or1200_fpu_post_norm_mul" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_post_norm_mul.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_addsub " "Found entity 1: or1200_fpu_pre_norm_addsub" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_div " "Found entity 1: or1200_fpu_pre_norm_div" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_pre_norm_div.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_mul " "Found entity 1: or1200_fpu_pre_norm_mul" {  } { { "../src/or1200/rtl/verilog/or1200_fpu_pre_norm_mul.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu " "Found entity 1: or1200_fpu" {  } { { "../src/or1200/rtl/verilog/or1200_fpu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_freeze.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_freeze.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_freeze " "Found entity 1: or1200_freeze" {  } { { "../src/or1200/rtl/verilog/or1200_freeze.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_freeze.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_genpc " "Found entity 1: or1200_genpc" {  } { { "../src/or1200/rtl/verilog/or1200_genpc.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_gmultp2_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_gmultp2_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_gmultp2_32x32 " "Found entity 1: or1200_gmultp2_32x32" {  } { { "../src/or1200/rtl/verilog/or1200_gmultp2_32x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_gmultp2_32x32.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_fsm " "Found entity 1: or1200_ic_fsm" {  } { { "../src/or1200/rtl/verilog/or1200_ic_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_ram " "Found entity 1: or1200_ic_ram" {  } { { "../src/or1200/rtl/verilog/or1200_ic_ram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_ram.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_tag " "Found entity 1: or1200_ic_tag" {  } { { "../src/or1200/rtl/verilog/or1200_ic_tag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_tag.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_top " "Found entity 1: or1200_ic_top" {  } { { "../src/or1200/rtl/verilog/or1200_ic_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_if " "Found entity 1: or1200_if" {  } { { "../src/or1200/rtl/verilog/or1200_if.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_if.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_tlb " "Found entity 1: or1200_immu_tlb" {  } { { "../src/or1200/rtl/verilog/or1200_immu_tlb.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_top " "Found entity 1: or1200_immu_top" {  } { { "../src/or1200/rtl/verilog/or1200_immu_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_iwb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_iwb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_iwb_biu " "Found entity 1: or1200_iwb_biu" {  } { { "../src/or1200/rtl/verilog/or1200_iwb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_iwb_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_lsu " "Found entity 1: or1200_lsu" {  } { { "../src/or1200/rtl/verilog/or1200_lsu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mem2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mem2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mem2reg " "Found entity 1: or1200_mem2reg" {  } { { "../src/or1200/rtl/verilog/or1200_mem2reg.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mem2reg.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mult_mac " "Found entity 1: or1200_mult_mac" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_operandmuxes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_operandmuxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_operandmuxes " "Found entity 1: or1200_operandmuxes" {  } { { "../src/or1200/rtl/verilog/or1200_operandmuxes.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_operandmuxes.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pic " "Found entity 1: or1200_pic" {  } { { "../src/or1200/rtl/verilog/or1200_pic.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pic.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pm " "Found entity 1: or1200_pm" {  } { { "../src/or1200/rtl/verilog/or1200_pm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pm.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_qmem_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_qmem_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_qmem_top " "Found entity 1: or1200_qmem_top" {  } { { "../src/or1200/rtl/verilog/or1200_qmem_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_qmem_top.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_reg2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_reg2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_reg2mem " "Found entity 1: or1200_reg2mem" {  } { { "../src/or1200/rtl/verilog/or1200_reg2mem.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_reg2mem.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rfram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rfram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rfram_generic " "Found entity 1: or1200_rfram_generic" {  } { { "../src/or1200/rtl/verilog/or1200_rfram_generic.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rfram_generic.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rf " "Found entity 1: or1200_rf" {  } { { "../src/or1200/rtl/verilog/or1200_rf.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb_fifo " "Found entity 1: or1200_sb_fifo" {  } { { "../src/or1200/rtl/verilog/or1200_sb_fifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb " "Found entity 1: or1200_sb" {  } { { "../src/or1200/rtl/verilog/or1200_sb.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32_bw " "Found entity 1: or1200_spram_1024x32_bw" {  } { { "../src/or1200/rtl/verilog/or1200_spram_1024x32_bw.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32_bw.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32 " "Found entity 1: or1200_spram_1024x32" {  } { { "../src/or1200/rtl/verilog/or1200_spram_1024x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x8 " "Found entity 1: or1200_spram_1024x8" {  } { { "../src/or1200/rtl/verilog/or1200_spram_1024x8.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_128x32 " "Found entity 1: or1200_spram_128x32" {  } { { "../src/or1200/rtl/verilog/or1200_spram_128x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_128x32.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32_bw " "Found entity 1: or1200_spram_2048x32_bw" {  } { { "../src/or1200/rtl/verilog/or1200_spram_2048x32_bw.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32_bw.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32 " "Found entity 1: or1200_spram_2048x32" {  } { { "../src/or1200/rtl/verilog/or1200_spram_2048x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x8 " "Found entity 1: or1200_spram_2048x8" {  } { { "../src/or1200/rtl/verilog/or1200_spram_2048x8.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_256x21.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_256x21.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_256x21 " "Found entity 1: or1200_spram_256x21" {  } { { "../src/or1200/rtl/verilog/or1200_spram_256x21.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_256x21.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32_bw " "Found entity 1: or1200_spram_32_bw" {  } { { "../src/or1200/rtl/verilog/or1200_spram_32_bw.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32_bw.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32x24 " "Found entity 1: or1200_spram_32x24" {  } { { "../src/or1200/rtl/verilog/or1200_spram_32x24.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32x24.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_512x20.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_512x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_512x20 " "Found entity 1: or1200_spram_512x20" {  } { { "../src/or1200/rtl/verilog/or1200_spram_512x20.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_512x20.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x14.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x14 " "Found entity 1: or1200_spram_64x14" {  } { { "../src/or1200/rtl/verilog/or1200_spram_64x14.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x14.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x22.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x22.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x22 " "Found entity 1: or1200_spram_64x22" {  } { { "../src/or1200/rtl/verilog/or1200_spram_64x22.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x22.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x24 " "Found entity 1: or1200_spram_64x24" {  } { { "../src/or1200/rtl/verilog/or1200_spram_64x24.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x24.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram " "Found entity 1: or1200_spram" {  } { { "../src/or1200/rtl/verilog/or1200_spram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sprs " "Found entity 1: or1200_sprs" {  } { { "../src/or1200/rtl/verilog/or1200_sprs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_top " "Found entity 1: or1200_top" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tpram_32x32 " "Found entity 1: or1200_tpram_32x32" {  } { { "../src/or1200/rtl/verilog/or1200_tpram_32x32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tpram_32x32.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tt.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tt " "Found entity 1: or1200_tt" {  } { { "../src/or1200/rtl/verilog/or1200_tt.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wb_biu " "Found entity 1: or1200_wb_biu" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wbmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wbmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wbmux " "Found entity 1: or1200_wbmux" {  } { { "../src/or1200/rtl/verilog/or1200_wbmux.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wbmux.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_xcv_ram32x8d.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_xcv_ram32x8d.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_bootrom " "Found entity 1: wb_bootrom" {  } { { "../src/or1k_bootloaders-0.9/wb_bootrom.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_spi " "Found entity 1: simple_spi" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "../src/uart16550-1.5/rtl/verilog/raminfr.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_debug_if.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_receiver.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_rfifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_tfifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_transmitter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_wb.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog-arbiter-r1/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog-arbiter-r1/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/verilog-arbiter-r1/src/arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog-arbiter-r1/src/arbiter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_arbiter " "Found entity 1: wb_arbiter" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_data_resize " "Found entity 1: wb_data_resize" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_upsizer " "Found entity 1: wb_upsizer" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux " "Found entity 1: wb_mux" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_mux.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "../src/wb_ram/rtl/verilog/wb_ram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram_generic " "Found entity 1: wb_ram_generic" {  } { { "../src/wb_ram/rtl/verilog/wb_ram_generic.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram_generic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port_arbiter " "Found entity 1: wb_port_arbiter" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/bufram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dpram_generic.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "../src/de0_nano/rtl/verilog/clkgen.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "orpsoc_top.v(517) " "Verilog HDL warning at orpsoc_top.v(517): extended using \"x\" or \"z\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 517 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1438817220612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 orpsoc_top " "Found entity 1: orpsoc_top" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/de0_nano/backend/rtl/verilog/pll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_intercon " "Found entity 1: wb_intercon" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_intercon_dbg " "Found entity 1: wb_intercon_dbg" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon_dbg.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817220638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817220638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_reset i2c_master_byte_ctrl.v(197) " "Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for \"slave_reset\"" {  } { { "../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_req i2c_master_top.v(271) " "Verilog HDL Implicit Net warning at i2c_master_top.v(271): created implicit net for \"slave_dat_req\"" {  } { { "../src/i2c/rtl/verilog/i2c_master_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_avail i2c_master_top.v(272) " "Verilog HDL Implicit Net warning at i2c_master_top.v(272): created implicit net for \"slave_dat_avail\"" {  } { { "../src/i2c/rtl/verilog/i2c_master_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "du_flush_pipe or1200_top.v(668) " "Verilog HDL Implicit Net warning at or1200_top.v(668): created implicit net for \"du_flush_pipe\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 668 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbs_d_spi0_err_o orpsoc_top.v(754) " "Verilog HDL Implicit Net warning at orpsoc_top.v(754): created implicit net for \"wbs_d_spi0_err_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 754 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbs_d_spi0_rty_o orpsoc_top.v(755) " "Verilog HDL Implicit Net warning at orpsoc_top.v(755): created implicit net for \"wbs_d_spi0_rty_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 755 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi0_hold_n_o orpsoc_top.v(756) " "Verilog HDL Implicit Net warning at orpsoc_top.v(756): created implicit net for \"spi0_hold_n_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 756 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi0_w_n_o orpsoc_top.v(757) " "Verilog HDL Implicit Net warning at orpsoc_top.v(757): created implicit net for \"spi0_w_n_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 757 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbs_d_spi1_err_o orpsoc_top.v(802) " "Verilog HDL Implicit Net warning at orpsoc_top.v(802): created implicit net for \"wbs_d_spi1_err_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 802 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbs_d_spi1_rty_o orpsoc_top.v(803) " "Verilog HDL Implicit Net warning at orpsoc_top.v(803): created implicit net for \"wbs_d_spi1_rty_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 803 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi1_hold_n_o orpsoc_top.v(804) " "Verilog HDL Implicit Net warning at orpsoc_top.v(804): created implicit net for \"spi1_hold_n_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 804 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi1_w_n_o orpsoc_top.v(805) " "Verilog HDL Implicit Net warning at orpsoc_top.v(805): created implicit net for \"spi1_w_n_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 805 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbs_d_spi2_err_o orpsoc_top.v(850) " "Verilog HDL Implicit Net warning at orpsoc_top.v(850): created implicit net for \"wbs_d_spi2_err_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 850 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbs_d_spi2_rty_o orpsoc_top.v(851) " "Verilog HDL Implicit Net warning at orpsoc_top.v(851): created implicit net for \"wbs_d_spi2_rty_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 851 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi2_hold_n_o orpsoc_top.v(852) " "Verilog HDL Implicit Net warning at orpsoc_top.v(852): created implicit net for \"spi2_hold_n_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 852 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi2_w_n_o orpsoc_top.v(853) " "Verilog HDL Implicit Net warning at orpsoc_top.v(853): created implicit net for \"spi2_w_n_o\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 853 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817220652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "orpsoc_top orpsoc_top.v(117) " "Verilog HDL Parameter Declaration warning at orpsoc_top.v(117): Parameter Declaration in module \"orpsoc_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1438817220923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orpsoc_top " "Elaborating entity \"orpsoc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438817221520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_d_spi0_err_o orpsoc_top.v(754) " "Verilog HDL or VHDL warning at orpsoc_top.v(754): object \"wbs_d_spi0_err_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221540 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_d_spi0_rty_o orpsoc_top.v(755) " "Verilog HDL or VHDL warning at orpsoc_top.v(755): object \"wbs_d_spi0_rty_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 755 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221540 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi0_hold_n_o orpsoc_top.v(756) " "Verilog HDL or VHDL warning at orpsoc_top.v(756): object \"spi0_hold_n_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221540 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi0_w_n_o orpsoc_top.v(757) " "Verilog HDL or VHDL warning at orpsoc_top.v(757): object \"spi0_w_n_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 757 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221540 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_d_spi1_err_o orpsoc_top.v(802) " "Verilog HDL or VHDL warning at orpsoc_top.v(802): object \"wbs_d_spi1_err_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 802 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221540 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_d_spi1_rty_o orpsoc_top.v(803) " "Verilog HDL or VHDL warning at orpsoc_top.v(803): object \"wbs_d_spi1_rty_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 803 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221541 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi1_hold_n_o orpsoc_top.v(804) " "Verilog HDL or VHDL warning at orpsoc_top.v(804): object \"spi1_hold_n_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221541 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi1_w_n_o orpsoc_top.v(805) " "Verilog HDL or VHDL warning at orpsoc_top.v(805): object \"spi1_w_n_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 805 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221541 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_d_spi2_err_o orpsoc_top.v(850) " "Verilog HDL or VHDL warning at orpsoc_top.v(850): object \"wbs_d_spi2_err_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 850 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221541 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_d_spi2_rty_o orpsoc_top.v(851) " "Verilog HDL or VHDL warning at orpsoc_top.v(851): object \"wbs_d_spi2_rty_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221541 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi2_hold_n_o orpsoc_top.v(852) " "Verilog HDL or VHDL warning at orpsoc_top.v(852): object \"spi2_hold_n_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221541 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi2_w_n_o orpsoc_top.v(853) " "Verilog HDL or VHDL warning at orpsoc_top.v(853): object \"spi2_w_n_o\" assigned a value but never read" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 853 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817221542 "|orpsoc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clkgen0 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clkgen0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "clkgen0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817221876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clkgen:clkgen0\|pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\"" {  } { { "../src/de0_nano/rtl/verilog/clkgen.v" "pll0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817221885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../src/de0_nano/backend/rtl/verilog/pll.v" "altpll_component" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../src/de0_nano/backend/rtl/verilog/pll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817222771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -1806 " "Parameter \"clk0_phase_shift\" = \"-1806\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222774 ""}  } { { "../src/de0_nano/backend/rtl/verilog/pll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817222774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817222919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817222919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817222922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_intercon_dbg wb_intercon_dbg:wb_intercon_dbg0 " "Elaborating entity \"wb_intercon_dbg\" for hierarchy \"wb_intercon_dbg:wb_intercon_dbg0\"" {  } { { "wb_intercon_dbg.vh" "wb_intercon_dbg0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.vh" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux wb_intercon_dbg:wb_intercon_dbg0\|wb_mux:wb_mux_or1k_d " "Elaborating entity \"wb_mux\" for hierarchy \"wb_intercon_dbg:wb_intercon_dbg0\|wb_mux:wb_mux_or1k_d\"" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon_dbg.v" "wb_mux_or1k_d" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wb_mux.v(109) " "Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (1)" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_mux.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817223272 "|orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_or1k_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_arbiter wb_intercon_dbg:wb_intercon_dbg0\|wb_arbiter:wb_arbiter_dbus " "Elaborating entity \"wb_arbiter\" for hierarchy \"wb_intercon_dbg:wb_intercon_dbg0\|wb_arbiter:wb_arbiter_dbus\"" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon_dbg.v" "wb_arbiter_dbus" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_intercon_dbg:wb_intercon_dbg0\|wb_arbiter:wb_arbiter_dbus\|arbiter:arbiter0 " "Elaborating entity \"arbiter\" for hierarchy \"wb_intercon_dbg:wb_intercon_dbg0\|wb_arbiter:wb_arbiter_dbus\|arbiter:arbiter0\"" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v" "arbiter0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(57) " "Verilog HDL assignment warning at arbiter.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog-arbiter-r1/src/arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog-arbiter-r1/src/arbiter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817223397 "|orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_intercon wb_intercon:wb_intercon0 " "Elaborating entity \"wb_intercon\" for hierarchy \"wb_intercon:wb_intercon0\"" {  } { { "wb_intercon.vh" "wb_intercon0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.vh" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223406 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_uart0_sel_o wb_intercon.v(56) " "Output port \"wb_uart0_sel_o\" at wb_intercon.v(56) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223425 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_gpio0_sel_o wb_intercon.v(68) " "Output port \"wb_gpio0_sel_o\" at wb_intercon.v(68) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223425 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_gpio1_sel_o wb_intercon.v(80) " "Output port \"wb_gpio1_sel_o\" at wb_intercon.v(80) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223425 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_i2c0_sel_o wb_intercon.v(92) " "Output port \"wb_i2c0_sel_o\" at wb_intercon.v(92) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223425 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_i2c1_sel_o wb_intercon.v(104) " "Output port \"wb_i2c1_sel_o\" at wb_intercon.v(104) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223425 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_spi0_sel_o wb_intercon.v(116) " "Output port \"wb_spi0_sel_o\" at wb_intercon.v(116) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223425 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_spi1_sel_o wb_intercon.v(128) " "Output port \"wb_spi1_sel_o\" at wb_intercon.v(128) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223426 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wb_spi2_sel_o wb_intercon.v(140) " "Output port \"wb_spi2_sel_o\" at wb_intercon.v(140) has no driver" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438817223426 "|orpsoc_top|wb_intercon:wb_intercon0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux wb_intercon:wb_intercon0\|wb_mux:wb_mux_or1k_i " "Elaborating entity \"wb_mux\" for hierarchy \"wb_intercon:wb_intercon0\|wb_mux:wb_mux_or1k_i\"" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "wb_mux_or1k_i" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wb_mux.v(109) " "Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (1)" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_mux.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817223503 "|orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_or1k_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux wb_intercon:wb_intercon0\|wb_mux:wb_mux_dbus " "Elaborating entity \"wb_mux\" for hierarchy \"wb_intercon:wb_intercon0\|wb_mux:wb_mux_dbus\"" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "wb_mux_dbus" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wb_mux.v(109) " "Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (4)" {  } { { "../src/wb_intercon-1.0/rtl/verilog/wb_mux.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817223531 "|orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_data_resize wb_intercon:wb_intercon0\|wb_data_resize:wb_data_resize_uart0 " "Elaborating entity \"wb_data_resize\" for hierarchy \"wb_intercon:wb_intercon0\|wb_data_resize:wb_data_resize_uart0\"" {  } { { "../src/de0_nano/rtl/verilog/wb_intercon.v" "wb_data_resize_uart0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_virtual_jtag altera_virtual_jtag:jtag_tap0 " "Elaborating entity \"altera_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "jtag_tap0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../src/altera_virtual_jtag/altera_virtual_jtag.v" "sld_virtual_jtag_component" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../src/altera_virtual_jtag/altera_virtual_jtag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817223688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223689 ""}  } { { "../src/altera_virtual_jtag/altera_virtual_jtag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817223689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../src/altera_virtual_jtag/altera_virtual_jtag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../src/altera_virtual_jtag/altera_virtual_jtag.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817223743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_top or1200_top:or1200_top0 " "Elaborating entity \"or1200_top\" for hierarchy \"or1200_top:or1200_top0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "or1200_top0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wb_biu or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu " "Elaborating entity \"or1200_wb_biu\" for hierarchy \"or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "iwb_biu" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "retry_cnt or1200_wb_biu.v(155) " "Verilog HDL or VHDL warning at or1200_wb_biu.v(155): object \"retry_cnt\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225293 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(208) " "Verilog HDL assignment warning at or1200_wb_biu.v(208): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225294 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(210) " "Verilog HDL assignment warning at or1200_wb_biu.v(210): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225294 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(223) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(223): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225295 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(228) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(228): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225295 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(230) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(230): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225295 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(233) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(233): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225295 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(245) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(245): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225295 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(248) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(248): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225296 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(250) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(250): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225296 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(253) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(253): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225296 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(262) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(262): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225296 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(264) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(264): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225296 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_wb_biu.v(320) " "Verilog HDL assignment warning at or1200_wb_biu.v(320): truncated value with size 32 to match size of target (2)" {  } { { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225297 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "wb_fsm_state_cur " "Can't recognize finite state machine \"wb_fsm_state_cur\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1438817225306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_top or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top " "Elaborating entity \"or1200_immu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_immu_top" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_tlb or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb " "Elaborating entity \"or1200_immu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\"" {  } { { "../src/or1200/rtl/verilog/or1200_immu_top.v" "or1200_immu_tlb" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\"" {  } { { "../src/or1200/rtl/verilog/or1200_immu_tlb.v" "itlb_mr_ram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\"" {  } { { "../src/or1200/rtl/verilog/or1200_immu_tlb.v" "itlb_tr_ram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_top or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top " "Elaborating entity \"or1200_ic_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_ic_top" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ic_inv_q or1200_ic_top.v(159) " "Verilog HDL or VHDL warning at or1200_ic_top.v(159): object \"ic_inv_q\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_ic_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225452 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_fsm or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm " "Elaborating entity \"or1200_ic_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm\"" {  } { { "../src/or1200/rtl/verilog/or1200_ic_top.v" "or1200_ic_fsm" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_ic_fsm.v(200) " "Verilog HDL assignment warning at or1200_ic_fsm.v(200): truncated value with size 32 to match size of target (2)" {  } { { "../src/or1200/rtl/verilog/or1200_ic_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225470 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_ic_fsm.v(202) " "Verilog HDL assignment warning at or1200_ic_fsm.v(202): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_ic_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225470 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_ic_fsm.v(239) " "Verilog HDL assignment warning at or1200_ic_fsm.v(239): truncated value with size 32 to match size of target (2)" {  } { { "../src/or1200/rtl/verilog/or1200_ic_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225471 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_ram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram " "Elaborating entity \"or1200_ic_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\"" {  } { { "../src/or1200/rtl/verilog/or1200_ic_top.v" "or1200_ic_ram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\"" {  } { { "../src/or1200/rtl/verilog/or1200_ic_ram.v" "ic_ram0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_ram.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_tag or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag " "Elaborating entity \"or1200_ic_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\"" {  } { { "../src/or1200/rtl/verilog/or1200_ic_top.v" "or1200_ic_tag" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\"" {  } { { "../src/or1200/rtl/verilog/or1200_ic_tag.v" "ic_tag0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_tag.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu " "Elaborating entity \"or1200_cpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_cpu" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_genpc or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc " "Elaborating entity \"or1200_genpc\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_genpc" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "genpc_refetch_r or1200_genpc.v(125) " "Verilog HDL or VHDL warning at or1200_genpc.v(125): object \"genpc_refetch_r\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_genpc.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225706 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "spr_dat_npc or1200_genpc.v(253) " "Verilog HDL Always Construct warning at or1200_genpc.v(253): variable \"spr_dat_npc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/or1200/rtl/verilog/or1200_genpc.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438817225708 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 or1200_genpc.v(289) " "Verilog HDL assignment warning at or1200_genpc.v(289): truncated value with size 32 to match size of target (30)" {  } { { "../src/or1200/rtl/verilog/or1200_genpc.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817225710 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_if or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if " "Elaborating entity \"or1200_if\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_if" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ctrl or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl " "Elaborating entity \"or1200_ctrl\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_ctrl" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_void or1200_ctrl.v(178) " "Verilog HDL or VHDL warning at or1200_ctrl.v(178): object \"wb_void\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225793 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_rf or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf " "Elaborating entity \"or1200_rf\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_rf" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dpram or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a " "Elaborating entity \"or1200_dpram\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\"" {  } { { "../src/or1200/rtl/verilog/or1200_rf.v" "rf_a" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_operandmuxes or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes " "Elaborating entity \"or1200_operandmuxes\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_operandmuxes" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_alu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu " "Elaborating entity \"or1200_alu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_alu" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cy_sub or1200_alu.v(111) " "Verilog HDL or VHDL warning at or1200_alu.v(111): object \"cy_sub\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_alu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225919 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu " "Elaborating entity \"or1200_fpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_fpu" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mult_mac or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac " "Elaborating entity \"or1200_mult_mac\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_mult_mac" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817225991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_op_r1 or1200_mult_mac.v(138) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(138): object \"mac_op_r1\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225992 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_op_r2 or1200_mult_mac.v(139) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(139): object \"mac_op_r2\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225993 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_op_r3 or1200_mult_mac.v(140) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(140): object \"mac_op_r3\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225993 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_r or1200_mult_mac.v(142) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(142): object \"mac_r\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225993 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_maclo_we or1200_mult_mac.v(146) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(146): object \"spr_maclo_we\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225993 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_machi_we or1200_mult_mac.v(147) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(147): object \"spr_machi_we\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817225993 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sprs or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs " "Elaborating entity \"or1200_sprs\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_sprs" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_lsu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu " "Elaborating entity \"or1200_lsu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_lsu" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mem2reg or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg " "Elaborating entity \"or1200_mem2reg\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg\"" {  } { { "../src/or1200/rtl/verilog/or1200_lsu.v" "or1200_mem2reg" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_reg2mem or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem " "Elaborating entity \"or1200_reg2mem\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem\"" {  } { { "../src/or1200/rtl/verilog/or1200_lsu.v" "or1200_reg2mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wbmux or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux " "Elaborating entity \"or1200_wbmux\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_wbmux" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_freeze or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze " "Elaborating entity \"or1200_freeze\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_freeze" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_except or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except " "Elaborating entity \"or1200_except\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_except" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extend_flush_last or1200_except.v(170) " "Verilog HDL or VHDL warning at or1200_except.v(170): object \"extend_flush_last\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_except.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226168 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cfgr or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr " "Elaborating entity \"or1200_cfgr\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr\"" {  } { { "../src/or1200/rtl/verilog/or1200_cpu.v" "or1200_cfgr" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(134) " "Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_cfgr.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226258 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(147) " "Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_cfgr.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226258 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_top or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top " "Elaborating entity \"or1200_dmmu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_dmmu_top" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcpu_vpn_r or1200_dmmu_top.v(149) " "Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object \"dcpu_vpn_r\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_dmmu_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226267 "|orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_tlb or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb " "Elaborating entity \"or1200_dmmu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\"" {  } { { "../src/or1200/rtl/verilog/or1200_dmmu_top.v" "or1200_dmmu_tlb" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\"" {  } { { "../src/or1200/rtl/verilog/or1200_dmmu_tlb.v" "dtlb_tr_ram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_tlb.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_top or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top " "Elaborating entity \"or1200_dc_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_dc_top" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_fsm or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm " "Elaborating entity \"or1200_dc_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm\"" {  } { { "../src/or1200/rtl/verilog/or1200_dc_top.v" "or1200_dc_fsm" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_dc_fsm.v(273) " "Verilog HDL assignment warning at or1200_dc_fsm.v(273): truncated value with size 32 to match size of target (2)" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226332 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(435) " "Verilog HDL assignment warning at or1200_dc_fsm.v(435): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226334 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(461) " "Verilog HDL assignment warning at or1200_dc_fsm.v(461): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226334 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_dc_fsm.v(462) " "Verilog HDL assignment warning at or1200_dc_fsm.v(462): truncated value with size 32 to match size of target (2)" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226334 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(483) " "Verilog HDL assignment warning at or1200_dc_fsm.v(483): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226335 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_dc_fsm.v(531) " "Verilog HDL assignment warning at or1200_dc_fsm.v(531): truncated value with size 32 to match size of target (4)" {  } { { "../src/or1200/rtl/verilog/or1200_dc_fsm.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226335 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_ram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram " "Elaborating entity \"or1200_dc_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\"" {  } { { "../src/or1200/rtl/verilog/or1200_dc_top.v" "or1200_dc_ram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram_32_bw or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram " "Elaborating entity \"or1200_spram_32_bw\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\"" {  } { { "../src/or1200/rtl/verilog/or1200_dc_ram.v" "dc_ram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_ram.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_tag or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag " "Elaborating entity \"or1200_dc_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\"" {  } { { "../src/or1200/rtl/verilog/or1200_dc_top.v" "or1200_dc_tag" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\"" {  } { { "../src/or1200/rtl/verilog/or1200_dc_tag.v" "dc_tag0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_tag.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_qmem_top or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top " "Elaborating entity \"or1200_qmem_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_qmem_top" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sb or1200_top:or1200_top0\|or1200_sb:or1200_sb " "Elaborating entity \"or1200_sb\" for hierarchy \"or1200_top:or1200_top0\|or1200_sb:or1200_sb\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_sb" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_du or1200_top:or1200_top0\|or1200_du:or1200_du " "Elaborating entity \"or1200_du\" for hierarchy \"or1200_top:or1200_top0\|or1200_du:or1200_du\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_du" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "du_hwbkpt_hold or1200_du.v(484) " "Verilog HDL or VHDL warning at or1200_du.v(484): object \"du_hwbkpt_hold\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_du.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226494 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbia_dat_o or1200_du.v(494) " "Verilog HDL or VHDL warning at or1200_du.v(494): object \"tbia_dat_o\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_du.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226494 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbim_dat_o or1200_du.v(495) " "Verilog HDL or VHDL warning at or1200_du.v(495): object \"tbim_dat_o\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_du.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226494 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbar_dat_o or1200_du.v(496) " "Verilog HDL or VHDL warning at or1200_du.v(496): object \"tbar_dat_o\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_du.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226494 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbts_dat_o or1200_du.v(497) " "Verilog HDL or VHDL warning at or1200_du.v(497): object \"tbts_dat_o\" assigned a value but never read" {  } { { "../src/or1200/rtl/verilog/or1200_du.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817226494 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pic or1200_top:or1200_top0\|or1200_pic:or1200_pic " "Elaborating entity \"or1200_pic\" for hierarchy \"or1200_top:or1200_top0\|or1200_pic:or1200_pic\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_pic" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_tt or1200_top:or1200_top0\|or1200_tt:or1200_tt " "Elaborating entity \"or1200_tt\" for hierarchy \"or1200_top:or1200_top0\|or1200_tt:or1200_tt\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_tt" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pm or1200_top:or1200_top0\|or1200_pm:or1200_pm " "Elaborating entity \"or1200_pm\" for hierarchy \"or1200_top:or1200_top0\|or1200_pm:or1200_pm\"" {  } { { "../src/or1200/rtl/verilog/or1200_top.v" "or1200_pm" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_top adbg_top:dbg_if0 " "Elaborating entity \"adbg_top\" for hierarchy \"adbg_top:dbg_if0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "dbg_if0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_module adbg_top:dbg_if0\|adbg_wb_module:i_dbg_wb " "Elaborating entity \"adbg_wb_module\" for hierarchy \"adbg_top:dbg_if0\|adbg_wb_module:i_dbg_wb\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" "i_dbg_wb" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_biu adbg_top:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i " "Elaborating entity \"adbg_wb_biu\" for hierarchy \"adbg_top:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" "wb_biu_i" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226668 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(202) " "Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1438817226670 "|orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(333) " "Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1438817226674 "|orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_crc32 adbg_top:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i " "Elaborating entity \"adbg_crc32\" for hierarchy \"adbg_top:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" "wb_crc_i" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_module adbg_top:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k " "Elaborating entity \"adbg_or1k_module\" for hierarchy \"adbg_top:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" "i_dbg_cpu_or1k" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_status_reg adbg_top:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i " "Elaborating entity \"adbg_or1k_status_reg\" for hierarchy \"adbg_top:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" "or1k_statusreg_i" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_biu adbg_top:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i " "Elaborating entity \"adbg_or1k_biu\" for hierarchy \"adbg_top:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" "or1k_biu_i" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_jsp_module adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp " "Elaborating entity \"adbg_jsp_module\" for hierarchy \"adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" "i_dbg_jsp" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_jsp_biu adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i " "Elaborating entity \"adbg_jsp_biu\" for hierarchy \"adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v" "jsp_biu_i" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncflop adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncflop:wen_sff " "Elaborating entity \"syncflop\" for hierarchy \"adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncflop:wen_sff\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" "wen_sff" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncreg adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncreg:freespace_syncreg " "Elaborating entity \"syncreg\" for hierarchy \"adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncreg:freespace_syncreg\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" "freespace_syncreg" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytefifo adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|bytefifo:wr_fifo " "Elaborating entity \"bytefifo\" for hierarchy \"adbg_top:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|bytefifo:wr_fifo\"" {  } { { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" "wr_fifo" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_bootrom wb_bootrom:bootrom " "Elaborating entity \"wb_bootrom\" for hierarchy \"wb_bootrom:bootrom\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "bootrom" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226901 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Preloading boot ROM from ../src/de0_nano/sw/spi_uimage_loader.vh wb_bootrom.v(44) " "Verilog HDL Display System Task info at wb_bootrom.v(44): Preloading boot ROM from ../src/de0_nano/sw/spi_uimage_loader.vh" {  } { { "../src/or1k_bootloaders-0.9/wb_bootrom.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1438817226905 "|orpsoc_top|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 wb_bootrom.v(45) " "Verilog HDL warning at wb_bootrom.v(45): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../src/or1k_bootloaders-0.9/wb_bootrom.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1438817226906 "|orpsoc_top|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wb_bootrom.v(31) " "Net \"mem.data_a\" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../src/or1k_bootloaders-0.9/wb_bootrom.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1438817226916 "|orpsoc_top|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wb_bootrom.v(31) " "Net \"mem.waddr_a\" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../src/or1k_bootloaders-0.9/wb_bootrom.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1438817226916 "|orpsoc_top|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wb_bootrom.v(31) " "Net \"mem.we_a\" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../src/or1k_bootloaders-0.9/wb_bootrom.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1438817226916 "|orpsoc_top|wb_bootrom:bootrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "wb_sdram_ctrl0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "sdram_ctrl" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817226948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(191) " "Verilog HDL assignment warning at sdram_ctrl.v(191): truncated value with size 32 to match size of target (4)" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226952 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(202) " "Verilog HDL assignment warning at sdram_ctrl.v(202): truncated value with size 32 to match size of target (3)" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817226953 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port_arbiter wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter " "Elaborating entity \"wb_port_arbiter\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "wb_port_arbiter" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wb_port_arbiter.v(189) " "Verilog HDL assignment warning at wb_port_arbiter.v(189): truncated value with size 32 to match size of target (2)" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227125 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "wbports\[0\].wb_port" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(381) " "Verilog HDL assignment warning at wb_port.v(381): truncated value with size 32 to match size of target (3)" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227175 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "bufram" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/bufram.v" "dpram_altera.dpram_altera" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "altsyncram_component" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817227561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227562 ""}  } { { "../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817227562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ses1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ses1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ses1 " "Found entity 1: altsyncram_ses1" {  } { { "db/altsyncram_ses1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_ses1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817227660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817227660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ses1 wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated " "Elaborating entity \"altsyncram_ses1\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "wrfifo" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227772 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart16550_0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart16550_0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "uart16550_0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:uart16550_0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:uart16550_0\|uart_wb:wb_interface\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_top.v" "wb_interface" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_wb.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817227834 "|orpsoc_top|uart_top:uart16550_0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:uart16550_0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_top.v" "regs" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(630) " "Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227854 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(642) " "Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227854 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(653) " "Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227854 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(664) " "Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227855 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(675) " "Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227855 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(686) " "Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227855 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(697) " "Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227856 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(708) " "Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227856 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(717) " "Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227856 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(719) " "Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227856 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(757) " "Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227858 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(826) " "Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227859 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(833) " "Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227859 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(840) " "Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227860 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(847) " "Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227860 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(854) " "Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227861 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(865) " "Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227861 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "transmitter" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_transmitter.v" "fifo_tx" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_tfifo.v" "tfifo" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "i_uart_sync_flops" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "receiver" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_receiver.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817227940 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_receiver.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817227940 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_receiver.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227946 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_receiver.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817227946 "|orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_receiver.v" "fifo_rx" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817227971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:i2c0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:i2c0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "i2c0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817228030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 i2c_master_top.v(86) " "Verilog HDL assignment warning at i2c_master_top.v(86): truncated value with size 8 to match size of target (7)" {  } { { "../src/i2c/rtl/verilog/i2c_master_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817228031 "|orpsoc_top|i2c_master_top:i2c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:i2c0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:i2c0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../src/i2c/rtl/verilog/i2c_master_top.v" "byte_controller" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817228055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:i2c0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:i2c0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817228088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(266) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(266): truncated value with size 16 to match size of target (14)" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817228091 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(267) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(267): truncated value with size 32 to match size of target (14)" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817228091 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(425) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(425): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 425 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1438817228093 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(425) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(425): all case item expressions in this case statement are onehot" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 425 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1438817228093 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(421) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(421): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 421 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1438817228094 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master_bit_ctrl.v(610) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(610): truncated value with size 32 to match size of target (4)" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438817228096 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(668) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(668): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 668 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1438817228096 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(668) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(668): all case item expressions in this case statement are onehot" {  } { { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 668 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1438817228097 "|orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_spi simple_spi:spi0 " "Elaborating entity \"simple_spi\" for hierarchy \"simple_spi:spi0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "spi0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817228140 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dwom simple_spi_top.v(173) " "Verilog HDL or VHDL warning at simple_spi_top.v(173): object \"dwom\" assigned a value but never read" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817228141 "|orpsoc_top|simple_spi:spi0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mstr simple_spi_top.v(174) " "Verilog HDL or VHDL warning at simple_spi_top.v(174): object \"mstr\" assigned a value but never read" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817228142 "|orpsoc_top|simple_spi:spi0"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "simple_spi_top.v(151) " "Verilog HDL Synthesis Attribute warning at simple_spi_top.v(151): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 151 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1438817228143 "|orpsoc_top|simple_spi:spi0"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "simple_spi_top.v(248) " "Verilog HDL Case Statement warning at simple_spi_top.v(248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 248 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1438817228144 "|orpsoc_top|simple_spi:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 simple_spi:spi0\|fifo4:rfifo " "Elaborating entity \"fifo4\" for hierarchy \"simple_spi:spi0\|fifo4:rfifo\"" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "rfifo" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817228164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wp_p2 fifo4.v(81) " "Verilog HDL or VHDL warning at fifo4.v(81): object \"wp_p2\" assigned a value but never read" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438817228165 "|orpsoc_top|simple_spi:spi0|fifo4:rfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio0\"" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "gpio0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817228184 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1438817230403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.08.05.19:27:19 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl " "2015.08.05.19:27:19 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817239403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817244584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817244912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817245989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817246049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817246111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817246208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817246233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1438817246234 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1438817248600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/alt_sld_fab.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817248878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817248878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817248962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817248962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817248967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817248967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817249003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817249003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817249088 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817249088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817249088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817249140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817249140 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259821 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259836 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259837 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259839 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259842 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259846 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259847 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259849 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259852 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259853 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259855 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259858 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259860 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259861 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438817259863 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "row_active" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\|Ram0 " "RAM logic \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../src/or1200/rtl/verilog/or1200_sprs.v" "Ram0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v" 218 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi0\|fifo4:wfifo\|mem " "RAM logic \"simple_spi:spi0\|fifo4:wfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi1\|fifo4:wfifo\|mem " "RAM logic \"simple_spi:spi1\|fifo4:wfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi2\|fifo4:wfifo\|mem " "RAM logic \"simple_spi:spi2\|fifo4:wfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi2\|fifo4:rfifo\|mem " "RAM logic \"simple_spi:spi2\|fifo4:rfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi1\|fifo4:rfifo\|mem " "RAM logic \"simple_spi:spi1\|fifo4:rfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi0\|fifo4:rfifo\|mem " "RAM logic \"simple_spi:spi0\|fifo4:rfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_spi/rtl/verilog/fifo4.v" "mem" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438817259867 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1438817259867 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wb_bootrom:bootrom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wb_bootrom:bootrom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif " "Parameter INIT_FILE set to db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438817276026 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438817276026 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|Add0\"" {  } { { "../src/or1200/rtl/verilog/or1200_alu.v" "Add0" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v" 164 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276068 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438817276068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817276159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsd1 " "Found entity 1: altsyncram_bsd1" {  } { { "db/altsyncram_bsd1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_bsd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817276237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817276237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817276314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvd1 " "Found entity 1: altsyncram_fvd1" {  } { { "db/altsyncram_fvd1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_fvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817276391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817276391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276458 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817276458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sd1 " "Found entity 1: altsyncram_9sd1" {  } { { "db/altsyncram_9sd1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_9sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817276534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817276534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276627 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817276627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sd1 " "Found entity 1: altsyncram_7sd1" {  } { { "db/altsyncram_7sd1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_7sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817276708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817276708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276771 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817276771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1e1 " "Found entity 1: altsyncram_v1e1" {  } { { "db/altsyncram_v1e1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_v1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817276843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817276843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817276954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817276955 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817276955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_trd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817277035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817277035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817277146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817277147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4e1 " "Found entity 1: altsyncram_p4e1" {  } { { "db/altsyncram_p4e1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_p4e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817277231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817277231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817277302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817277303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_u9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817277378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817277378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_bootrom:bootrom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"wb_bootrom:bootrom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_bootrom:bootrom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"wb_bootrom:bootrom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277467 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817277467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf71 " "Found entity 1: altsyncram_hf71" {  } { { "db/altsyncram_hf71.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_hf71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817277545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817277545 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1438817277555 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1438817277558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0\"" {  } { { "../src/or1200/rtl/verilog/or1200_alu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817277722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438817277722 ""}  } { { "../src/or1200/rtl/verilog/or1200_alu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438817277722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/add_sub_pvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438817277804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438817277804 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1438817280814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/uart16550-1.5/rtl/verilog/uart_transmitter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v" 172 -1 0 } } { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v" 105 -1 0 } } { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v" 114 -1 0 } } { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v" 90 -1 0 } } { "../src/de0_nano/rtl/verilog/clkgen.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 130 -1 0 } } { "../src/de0_nano/rtl/verilog/clkgen.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 118 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_wb.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v" 191 -1 0 } } { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 296 -1 0 } } { "../src/or1200/rtl/verilog/or1200_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v" 781 -1 0 } } { "../src/or1200/rtl/verilog/or1200_sprs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v" 395 -1 0 } } { "../src/or1200/rtl/verilog/or1200_except.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v" 472 -1 0 } } { "../src/or1200/rtl/verilog/or1200_wb_biu.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v" 176 -1 0 } } { "../src/or1200/rtl/verilog/or1200_genpc.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" 120 -1 0 } } { "../src/or1200/rtl/verilog/or1200_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v" 554 -1 0 } } { "../src/or1200/rtl/verilog/or1200_genpc.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v" 294 -1 0 } } { "../src/or1200/rtl/verilog/or1200_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v" 536 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 396 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 395 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 397 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 394 -1 0 } } { "../src/or1200/rtl/verilog/or1200_pic.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pic.v" 122 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 481 -1 0 } } { "../src/or1200/rtl/verilog/or1200_if.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_if.v" 157 -1 0 } } { "../src/or1200/rtl/verilog/or1200_rf.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v" 127 -1 0 } } { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 122 -1 0 } } { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 151 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v" 189 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 881 -1 0 } } { "../src/or1200/rtl/verilog/or1200_mult_mac.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v" 114 -1 0 } } { "../src/or1200/rtl/verilog/or1200_immu_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v" 190 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 183 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 184 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 187 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 697 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 686 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 313 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 517 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 276 -1 0 } } { "../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v" 606 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 689 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_regs.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v" 678 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" 115 -1 0 } } { "../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v" 86 -1 0 } } { "../src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1438817281425 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1438817281426 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n_pad_o GND " "Pin \"sdram_cs_n_pad_o\" is stuck at GND" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438817293282 "|orpsoc_top|sdram_cs_n_pad_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke_pad_o VCC " "Pin \"sdram_cke_pad_o\" is stuck at VCC" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438817293282 "|orpsoc_top|sdram_cke_pad_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "accelerometer_cs_o VCC " "Pin \"accelerometer_cs_o\" is stuck at VCC" {  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438817293282 "|orpsoc_top|accelerometer_cs_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1438817293282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817294454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1438817317296 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ses1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_ses1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/bufram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v" 75 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 195 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 155 0 0 } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 572 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817317402 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ses1.tdf" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_ses1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/bufram.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v" 75 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 195 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "../src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 155 0 0 } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 572 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817317411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1438817318053 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1438817318053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817318430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/de0_nano.map.smsg " "Generated suppressed messages file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/de0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1438817319727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1438817322194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438817322194 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../src/de0_nano/backend/rtl/verilog/pll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" 111 0 0 } } { "../src/de0_nano/rtl/verilog/clkgen.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 94 0 0 } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 148 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1438817323890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12235 " "Implemented 12235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1438817325243 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1438817325243 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1438817325243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11800 " "Implemented 11800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1438817325243 ""} { "Info" "ICUT_CUT_TM_RAMS" "356 " "Implemented 356 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1438817325243 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1438817325243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1438817325243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1186 " "Peak virtual memory: 1186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438817325433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  5 19:28:45 2015 " "Processing ended: Wed Aug  5 19:28:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438817325433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438817325433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438817325433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438817325433 ""}
