#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 15 12:08:16 2024
# Process ID: 1670750
# Current directory: /home/joc460/gitclones/3700/midterm
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/joc460/gitclones/3700/midterm/vivado.log
# Journal file: /home/joc460/gitclones/3700/midterm/vivado.jou
#-----------------------------------------------------------
source build.tcl
# read_verilog [ glob src/*.v ]
# read_xdc midterm.xdc
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1670916
ERROR: [Synth 8-2715] syntax error near no [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:25]
ERROR: [Synth 8-993] works is an unknown type [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:35]
INFO: [Synth 8-2350] module dim_leds ignored due to previous errors [/home/joc460/gitclones/3700/midterm/src/dim_leds.v:3]
Failed to read verilog '/home/joc460/gitclones/3700/midterm/src/dim_leds.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 12:08:33 2024...
