
---------- Begin Simulation Statistics ----------
final_tick                               869402407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95859                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739512                       # Number of bytes of host memory used
host_op_rate                                    96168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10624.95                       # Real time elapsed on the host
host_tick_rate                               81826474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018497815                       # Number of instructions simulated
sim_ops                                    1021779435                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.869402                       # Number of seconds simulated
sim_ticks                                869402407000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.641040                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116413371                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134362851                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7855691                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185401825                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15840964                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15980791                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          139827                       # Number of indirect misses.
system.cpu0.branchPred.lookups              235697745                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663230                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819871                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5408004                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014663                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29901358                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55275900                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892403620                       # Number of instructions committed
system.cpu0.commit.committedOps             893225698                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1564108411                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.363198                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1130886529     72.30%     72.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    269548532     17.23%     89.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     52909871      3.38%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58523472      3.74%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13779020      0.88%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5335680      0.34%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1285979      0.08%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1937970      0.12%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29901358      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1564108411                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340973                       # Number of function calls committed.
system.cpu0.commit.int_insts                863513953                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412472                       # Number of loads committed
system.cpu0.commit.membars                    1641832                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641838      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491116990     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232335     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760760     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893225698                       # Class of committed instruction
system.cpu0.commit.refs                     390993119                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892403620                       # Number of Instructions Simulated
system.cpu0.committedOps                    893225698                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.917738                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.917738                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194624826                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2451526                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115329744                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962886474                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               693385277                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                678321560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5417289                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4195942                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2969025                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  235697745                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169958542                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    876916886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3881825                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     978890084                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               15729952                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137722                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         689935948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132254335                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571983                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1574717977                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623504                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               873138284     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               523074831     33.22%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108294942      6.88%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56406918      3.58%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5044541      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4751811      0.30%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  694806      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643586      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668258      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1574717977                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      136678542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5449143                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226868753                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542535                       # Inst execution rate
system.cpu0.iew.exec_refs                   410747077                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112943158                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159978591                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302323180                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1906275                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1577265                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117015548                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          948492081                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297803919                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4420373                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928492572                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                741423                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3071774                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5417289                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4632655                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71734                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16642507                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14264                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9976                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3758392                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21910708                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6434901                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9976                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       746186                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4702957                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                374414960                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920372633                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891470                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333779839                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537790                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920419217                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131600415                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588205117                       # number of integer regfile writes
system.cpu0.ipc                              0.521448                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521448                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643315      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508003380     54.45%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839391      0.84%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639152      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300257713     32.18%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113529949     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932912946                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     997907                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001070                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 172727     17.31%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                756320     75.79%     93.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                68858      6.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932267490                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441601351                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920372587                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1003767290                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 942796577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932912946                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5695504                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55266379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59670                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3229370                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29675910                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1574717977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592432                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          890932215     56.58%     56.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          481696448     30.59%     87.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167740935     10.65%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26528749      1.68%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5123092      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             804148      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1693344      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             117159      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81887      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1574717977                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545118                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14968842                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2736685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302323180                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117015548                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1510                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1711396519                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27408982                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169464180                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159541                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3888819                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               699322521                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8822311                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7685                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166555944                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956432539                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612970819                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                674391882                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12536728                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5417289                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25987745                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43811270                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166555904                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134360                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4599                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10633243                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4589                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2482689567                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1907617769                       # The number of ROB writes
system.cpu0.timesIdled                       25532402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.757152                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10856030                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12961317                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2840014                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16881800                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            228434                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         520343                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          291909                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19874975                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23881                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819653                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1969408                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300719                       # Number of branches committed
system.cpu1.commit.bw_lim_events               732866                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459654                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29199197                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848224                       # Number of instructions committed
system.cpu1.commit.committedOps              42668079                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232507398                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183513                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777123                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212807107     91.53%     91.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9688990      4.17%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4224662      1.82%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3113081      1.34%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1098742      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       197493      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       566038      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78419      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       732866      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232507398                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317355                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182416                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552702                       # Number of loads committed
system.cpu1.commit.membars                    1639385                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639385      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990651     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372355     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665547      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668079                       # Class of committed instruction
system.cpu1.commit.refs                      16037914                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848224                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668079                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.685667                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.685667                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177896022                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               874575                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10002251                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80358904                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15916058                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39553099                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1970410                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               929585                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2053337                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19874975                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12614233                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220173104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               664481                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89972573                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5682032                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083531                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14374805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11084464                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.378139                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237388926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.391736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.881133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182089438     76.71%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32647176     13.75%     90.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14593147      6.15%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4043007      1.70%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2146315      0.90%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  832965      0.35%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1005113      0.42%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3486      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28279      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237388926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         546122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2009687                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13208586                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.218835                       # Inst execution rate
system.cpu1.iew.exec_refs                    18201178                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5268759                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157009452                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19518860                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2024780                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1423147                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8204884                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71858731                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12932419                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1561753                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52068572                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1014694                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               751130                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1970410                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2580623                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38910                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          216246                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12723                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2142                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2233                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7966158                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3719672                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2142                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       625003                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1384684                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25429653                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51178256                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777612                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19774414                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215093                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51204547                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66924405                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32096966                       # number of integer regfile writes
system.cpu1.ipc                              0.175881                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175881                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639588      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33277482     62.05%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14106290     26.30%     91.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4606814      8.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53630325                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     918558                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017128                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 144938     15.78%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677247     73.73%     89.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96371     10.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52909281                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         345627846                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51178244                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101050404                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65797002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53630325                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6061729                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29190651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59738                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3602075                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20992847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237388926                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.225918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.659671                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203291273     85.64%     85.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21674183      9.13%     94.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8055438      3.39%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2597982      1.09%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1193060      0.50%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             302896      0.13%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             180363      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67426      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26305      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237388926                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.225399                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12400861                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2280722                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19518860                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8204884                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       237935048                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1500862987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163234137                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217110                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3332202                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18488531                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                763779                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10102                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96190130                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76104974                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48635306                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38286155                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10872149                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1970410                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15382086                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21418196                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96190118                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27607                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               829                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7556046                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           818                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   303640846                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148620576                       # The number of ROB writes
system.cpu1.timesIdled                          16218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.303448                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10011305                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11210435                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2209921                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15134320                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            234388                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         306668                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           72280                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17547961                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24188                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819664                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1653581                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10228180                       # Number of branches committed
system.cpu2.commit.bw_lim_events               597711                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20210361                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41648238                       # Number of instructions committed
system.cpu2.commit.committedOps              42468107                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231951339                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183091                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773812                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212477361     91.60%     91.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9470469      4.08%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4139981      1.78%     97.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3125282      1.35%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1076518      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       207302      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       779445      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77270      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       597711      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231951339                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318100                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39991481                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488021                       # Number of loads committed
system.cpu2.commit.membars                    1639391                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639391      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24868062     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12307685     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652828      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42468107                       # Class of committed instruction
system.cpu2.commit.refs                      15960525                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41648238                       # Number of Instructions Simulated
system.cpu2.committedOps                     42468107                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.667993                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.667993                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            185898835                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               559962                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9090346                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69345309                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13212375                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32296862                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1654576                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               657536                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2360383                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17547961                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10877434                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220853142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               359615                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      77543978                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4421832                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.074336                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12358934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10245693                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.328490                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235423031                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.338229                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.809369                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               187195557     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28816468     12.24%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12304408      5.23%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4125043      1.75%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1587794      0.67%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  945679      0.40%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  417004      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3646      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27432      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235423031                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         638880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1692689                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12424945                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214996                       # Inst execution rate
system.cpu2.iew.exec_refs                    18160542                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5240741                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              161658880                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16960079                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1407382                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1442218                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7035655                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62669153                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12919801                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1506572                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50752367                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                790317                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               836043                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1654576                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2553458                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        37681                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          210682                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12639                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2113                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2027                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5472058                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2563151                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2113                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527418                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1165271                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24830975                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49838505                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.784222                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19473000                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211125                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49863781                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64922342                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31568922                       # number of integer regfile writes
system.cpu2.ipc                              0.176429                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176429                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639607      3.14%      3.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31949874     61.14%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14089409     26.96%     91.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4579901      8.76%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52258939                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     914471                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017499                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 138693     15.17%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677404     74.08%     89.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98372     10.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51533789                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         340912868                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49838493                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         82871208                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58448533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52258939                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4220620                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20201045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57514                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1760940                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13444726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235423031                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.221979                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651863                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201887716     85.76%     85.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21755801      9.24%     95.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7457677      3.17%     98.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2583595      1.10%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1228879      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             249762      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             170120      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63895      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25586      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235423031                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.221378                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9821058                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1783571                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16960079                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7035655                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu2.numCycles                       236061911                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1502736221                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              169956446                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27102863                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5149548                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15147284                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                631381                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8770                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             84953075                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66568729                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42518198                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31879014                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10424505                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1654576                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16760214                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15415335                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        84953063                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25497                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               821                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10821307                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   294031017                       # The number of ROB reads
system.cpu2.rob.rob_writes                  128833171                       # The number of ROB writes
system.cpu2.timesIdled                          16993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.162453                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10729969                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11158169                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2527743                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16882543                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            210670                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         302454                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           91784                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19370983                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21859                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1887246                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574306                       # Number of branches committed
system.cpu3.commit.bw_lim_events               629391                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24206246                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42597733                       # Number of instructions committed
system.cpu3.commit.committedOps              43417551                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235516116                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184351                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771519                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215367499     91.44%     91.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9876839      4.19%     95.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4342098      1.84%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3201456      1.36%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1123637      0.48%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       220783      0.09%     99.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       662334      0.28%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        92079      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       629391      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235516116                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292244                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40878717                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834868                       # Number of loads committed
system.cpu3.commit.membars                    1639325                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639325      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387297     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654508     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736280      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43417551                       # Class of committed instruction
system.cpu3.commit.refs                      16390800                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42597733                       # Number of Instructions Simulated
system.cpu3.committedOps                     43417551                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.636319                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.636319                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            184225046                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               643663                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9749967                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              76040421                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14399913                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36980661                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1888260                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               752246                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2144504                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19370983                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11359794                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    224098421                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               380457                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      85159085                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5057514                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.080681                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13011205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10940639                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.354690                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239638384                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.365497                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.838541                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               186818615     77.96%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31246277     13.04%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13996365      5.84%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4176206      1.74%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1774174      0.74%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1093115      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  504425      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3058      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26149      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239638384                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         456046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1930589                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13150564                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219430                       # Inst execution rate
system.cpu3.iew.exec_refs                    18832214                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5376468                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160378238                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18562880                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1620236                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1426527                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7548147                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67610339                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13455746                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1616624                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52683818                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                692021                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               965465                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1888260                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2446686                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        43399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          228375                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15349                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2096                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         2059                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6728012                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2992215                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2096                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       684492                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1246097                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25128168                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51662354                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.785936                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19749129                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.215175                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51692683                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67524068                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32517028                       # number of integer regfile writes
system.cpu3.ipc                              0.177421                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177421                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639554      3.02%      3.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33272677     61.28%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14665469     27.01%     91.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4722598      8.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54300442                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     921443                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016969                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 137582     14.93%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                688171     74.68%     89.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                95688     10.38%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53582317                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         349224579                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51662342                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91804142                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62755312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54300442                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4855027                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24192787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63894                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2395420                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16433089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239638384                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226593                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.657652                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204883609     85.50%     85.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22334524      9.32%     94.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7994673      3.34%     98.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2643509      1.10%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1252009      0.52%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             263083      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             173410      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66402      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27165      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239638384                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.226163                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10979647                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1979733                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18562880                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7548147                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       240094430                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1498703755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167690811                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610412                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4532719                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16533478                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                876481                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 8199                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92036757                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72481071                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46197308                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36247794                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11506312                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1888260                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17247978                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18586896                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92036745                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30063                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               860                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9952359                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           847                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   302509131                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139373546                       # The number of ROB writes
system.cpu3.timesIdled                          12995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4217120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8364323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       346738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68842                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55426250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4290906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111148928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4359748                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1260512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3066868                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1080220                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1012                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            570                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2952604                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2952554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1260512                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2536                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12577388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12577388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    465915776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               465915776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1486                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4217234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4217234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4217234                       # Request fanout histogram
system.membus.respLayer1.occupancy        22717184821                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21842133011                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5646750078.947369                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32616022299.394554                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266301815500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118384646500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 751017760500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10844004                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10844004                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10844004                       # number of overall hits
system.cpu2.icache.overall_hits::total       10844004                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        33430                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         33430                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        33430                       # number of overall misses
system.cpu2.icache.overall_misses::total        33430                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1009776999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1009776999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1009776999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1009776999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10877434                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10877434                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10877434                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10877434                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003073                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003073                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003073                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003073                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30205.713401                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30205.713401                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30205.713401                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30205.713401                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24709                       # number of writebacks
system.cpu2.icache.writebacks::total            24709                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8689                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8689                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8689                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8689                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24741                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24741                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24741                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24741                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    699731499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    699731499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    699731499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    699731499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002275                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002275                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002275                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002275                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 28282.264217                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28282.264217                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 28282.264217                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28282.264217                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24709                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10844004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10844004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        33430                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        33430                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1009776999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1009776999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10877434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10877434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003073                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30205.713401                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30205.713401                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8689                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8689                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24741                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24741                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    699731499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    699731499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 28282.264217                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28282.264217                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986904                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10839549                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24709                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           438.688292                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353772000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986904                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21779609                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21779609                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13643732                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13643732                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13643732                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13643732                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2529145                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2529145                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2529145                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2529145                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 334237174476                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 334237174476                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 334237174476                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 334237174476                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16172877                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16172877                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16172877                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16172877                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.156382                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.156382                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.156382                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.156382                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132154.215941                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132154.215941                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132154.215941                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132154.215941                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2389233                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       387220                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36224                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4584                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.957183                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.472077                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986896                       # number of writebacks
system.cpu2.dcache.writebacks::total           986896                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1949791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1949791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1949791                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1949791                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579354                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579354                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579354                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579354                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69829361159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69829361159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69829361159                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69829361159                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035823                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035823                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035823                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035823                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120529.695418                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120529.695418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120529.695418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120529.695418                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986896                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11042344                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11042344                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1478102                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1478102                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 159132905500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 159132905500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12520446                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12520446                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.118055                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.118055                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107660.300507                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107660.300507                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1197814                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1197814                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280288                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280288                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31230476500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31230476500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022386                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022386                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111422.809753                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111422.809753                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2601388                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2601388                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1051043                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1051043                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 175104268976                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 175104268976                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652431                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652431                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287765                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287765                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166600.480643                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166600.480643                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       751977                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       751977                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38598884659                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38598884659                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081881                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081881                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129064.770516                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129064.770516                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5063500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5063500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24821.078431                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24821.078431                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.143382                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.143382                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6506.410256                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6506.410256                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       719000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       719000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.424157                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.424157                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4761.589404                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4761.589404                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          147                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       595000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       595000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.412921                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.412921                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4047.619048                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4047.619048                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       352000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       352000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       329000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       329000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400110                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400110                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419554                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419554                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44865876000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44865876000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819664                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819664                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511861                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511861                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106937.071271                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106937.071271                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419554                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419554                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44446322000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44446322000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511861                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511861                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105937.071271                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105937.071271                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.605571                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15042416                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998702                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.061966                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353783500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.605571                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.893924                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.893924                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34985613                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34985613                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6139300520.491803                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34028021608.894917                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266301761500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120407743500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 748994663500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11334395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11334395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11334395                       # number of overall hits
system.cpu3.icache.overall_hits::total       11334395                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25399                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25399                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25399                       # number of overall misses
system.cpu3.icache.overall_misses::total        25399                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    718240000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    718240000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    718240000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    718240000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11359794                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11359794                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11359794                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11359794                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002236                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002236                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002236                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002236                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28278.278672                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28278.278672                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28278.278672                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28278.278672                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19327                       # number of writebacks
system.cpu3.icache.writebacks::total            19327                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6040                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6040                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6040                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6040                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19359                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19359                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19359                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19359                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    519288500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    519288500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    519288500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    519288500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001704                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001704                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001704                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001704                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 26824.138644                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26824.138644                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 26824.138644                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26824.138644                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19327                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11334395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11334395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25399                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25399                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    718240000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    718240000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11359794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11359794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002236                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002236                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28278.278672                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28278.278672                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6040                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6040                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19359                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19359                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    519288500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    519288500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001704                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001704                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 26824.138644                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26824.138644                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986686                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11314822                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19327                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           585.441196                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360604000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986686                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22738947                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22738947                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14143688                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14143688                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14143688                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14143688                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2587993                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2587993                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2587993                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2587993                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 349315784394                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 349315784394                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 349315784394                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 349315784394                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16731681                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16731681                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16731681                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16731681                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154676                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154676                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154676                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154676                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 134975.552250                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134975.552250                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 134975.552250                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134975.552250                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2535090                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       565788                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39677                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6709                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.893187                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.332687                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998182                       # number of writebacks
system.cpu3.dcache.writebacks::total           998182                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2000578                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2000578                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2000578                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2000578                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587415                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587415                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587415                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587415                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71478474366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71478474366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71478474366                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71478474366                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035108                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035108                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035108                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035108                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121683.093496                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121683.093496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121683.093496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121683.093496                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998182                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11470167                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11470167                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1525635                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1525635                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 160397466000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 160397466000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12995802                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12995802                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117394                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117394                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105134.888751                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105134.888751                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1241664                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1241664                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283971                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283971                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31527570500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31527570500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021851                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021851                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111023.909132                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111023.909132                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2673521                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2673521                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1062358                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1062358                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 188918318394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 188918318394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284366                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284366                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 177829.242491                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 177829.242491                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       758914                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       758914                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303444                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303444                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39950903866                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39950903866                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081224                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081224                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131658.242925                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131658.242925                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5534500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5534500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.362101                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.362101                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28676.165803                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28676.165803                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.133208                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.133208                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6753.521127                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6753.521127                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1091000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1091000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.433862                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.433862                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6652.439024                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6652.439024                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       946000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       946000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.425926                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.425926                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5875.776398                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5875.776398                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       261000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       261000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396708                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396708                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422932                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422932                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45058537500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45058537500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515997                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515997                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106538.492003                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106538.492003                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422932                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422932                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44635605500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44635605500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515997                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515997                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105538.492003                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105538.492003                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.382201                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15550911                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010119                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.395128                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360615500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.382201                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.918194                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.918194                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36114611                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36114611                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1370449600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3424837429.750837                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       178000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11058683000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   855697911000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13704496000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141399177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141399177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141399177                       # number of overall hits
system.cpu0.icache.overall_hits::total      141399177                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28559365                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28559365                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28559365                       # number of overall misses
system.cpu0.icache.overall_misses::total     28559365                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 371460743495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 371460743495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 371460743495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 371460743495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169958542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169958542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169958542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169958542                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.168037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.168037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.168037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.168037                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13006.617742                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13006.617742                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13006.617742                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13006.617742                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3253                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.552239                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26966993                       # number of writebacks
system.cpu0.icache.writebacks::total         26966993                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1592338                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1592338                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1592338                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1592338                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26967027                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26967027                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26967027                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26967027                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329779969998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329779969998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329779969998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329779969998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158668                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158668                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158668                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158668                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12229.007298                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12229.007298                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12229.007298                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12229.007298                       # average overall mshr miss latency
system.cpu0.icache.replacements              26966993                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141399177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141399177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28559365                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28559365                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 371460743495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 371460743495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169958542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169958542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.168037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.168037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13006.617742                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13006.617742                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1592338                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1592338                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26967027                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26967027                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329779969998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329779969998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12229.007298                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12229.007298                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168365967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26966994                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.243409                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        366884110                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       366884110                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343946294                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343946294                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343946294                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343946294                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42922380                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42922380                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42922380                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42922380                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 989504867774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 989504867774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 989504867774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 989504867774                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386868674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386868674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386868674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386868674                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110948                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110948                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23053.355098                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23053.355098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23053.355098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23053.355098                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4083404                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       194763                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73425                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2277                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.613265                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.534914                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25513783                       # number of writebacks
system.cpu0.dcache.writebacks::total         25513783                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17816910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17816910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17816910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17816910                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25105470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25105470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25105470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25105470                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 426724355590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 426724355590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 426724355590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 426724355590                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064894                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064894                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064894                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064894                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16997.266157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16997.266157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16997.266157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16997.266157                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25513783                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248440820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248440820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28670026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28670026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 584620707000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 584620707000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    277110846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    277110846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20391.356011                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20391.356011                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7802723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7802723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20867303                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20867303                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 326437755000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 326437755000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075303                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075303                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15643.504817                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15643.504817                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95505474                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95505474                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14252354                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14252354                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 404884160774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 404884160774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28408.230723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28408.230723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10014187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10014187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4238167                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4238167                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100286600590                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100286600590                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23662.729805                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23662.729805                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1353                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1353                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11388500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11388500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443752                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443752                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8417.220990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8417.220990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1316                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1316                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1385500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1385500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012135                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012135                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37445.945946                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37445.945946                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2151000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2151000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094737                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094737                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7709.677419                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7709.677419                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1880000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1880000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092020                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092020                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6937.269373                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6937.269373                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401889                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401889                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417982                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417982                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45232588500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45232588500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509814                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509814                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108216.594255                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108216.594255                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417982                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417982                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44814606500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44814606500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509814                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509814                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107216.594255                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107216.594255                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369875662                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25523163                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.491764                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800912273                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800912273                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26927918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24135599                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               19926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               61017                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51304272                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26927918                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24135599                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19200                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63231                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              19926                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61368                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16013                       # number of overall hits
system.l2.overall_hits::.cpu3.data              61017                       # number of overall hits
system.l2.overall_hits::total                51304272                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1377038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4815                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936819                       # number of demand (read+write) misses
system.l2.demand_misses::total                4216807                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39108                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1377038                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3886                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926801                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4815                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924994                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3346                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936819                       # number of overall misses
system.l2.overall_misses::total               4216807                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3374819489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 147319402673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    357480991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112224765075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    434566493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111602633768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    309129495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 113460603101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     489083401085                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3374819489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 147319402673                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    357480991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112224765075                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    434566493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111602633768                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    309129495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 113460603101                       # number of overall miss cycles
system.l2.overall_miss_latency::total    489083401085                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26967026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25512637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55521079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26967026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25512637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55521079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.053975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.168327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.936132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.194616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.937783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.172840                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.938851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.053975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.168327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.936132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.194616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.937783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.172840                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.938851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86294.862662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106982.815778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91992.020329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121088.308143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90252.646521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120652.278575                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92387.774955                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121112.619515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115984.298329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86294.862662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106982.815778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91992.020329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121088.308143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90252.646521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120652.278575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92387.774955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121112.619515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115984.298329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3066868                       # number of writebacks
system.l2.writebacks::total                   3066868                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            396                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            711                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            421                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            610                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3740                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           396                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           711                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           421                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           610                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3740                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1376561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4213067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1376561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4213067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2979253489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133519342723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    294859492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102910583108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    360719994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102312051314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    254192496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 104053302149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 446684304765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2979253489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133519342723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    294859492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102910583108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    360719994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102312051314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    254192496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 104053302149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 446684304765                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.151174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.177600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.937090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.155225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.938239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.151174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.177600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.937090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.155225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.938239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075882                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76375.448344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96994.860906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84486.960458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111123.738630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82093.762858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110690.191942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84589.848918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111143.240611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106023.546448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76375.448344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96994.860906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84486.960458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111123.738630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82093.762858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110690.191942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84589.848918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111143.240611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106023.546448                       # average overall mshr miss latency
system.l2.replacements                        8505510                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7108155                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7108155                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7108155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7108155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48225755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48225755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48225755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48225755                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  121                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                104                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.968421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.078947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.140000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.047619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.462222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17673.913043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15634.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1841500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        63000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       145000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2090500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.968421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.078947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.140000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.047619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.462222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20016.304348                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20100.961538                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            145                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.290323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.322581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.289655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       399000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       181000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       841000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.294118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.290323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.322581                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.289655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20023.809524                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3747106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3821964                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         898732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         681905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2952554                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97255710687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82141034513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81376965278                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82922129325                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  343695839803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4645838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       707653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       706579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6774518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.193449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.964970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108214.362777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120353.869492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119337.686742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120277.927892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116406.284120                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       898732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       681905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2952554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88268379210                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75316065531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74557907294                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  76027913337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314170265372                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.964970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98214.350006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110353.856332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109337.675034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110277.919206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106406.272458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26927918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         19926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26983057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            51155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3374819489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    357480991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    434566493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    309129495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4475996468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26967026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27034212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.168327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.194616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.172840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86294.862662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91992.020329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90252.646521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92387.774955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87498.709178                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          396                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          421                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1258                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2979253489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    294859492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    360719994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    254192496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3889025471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.151174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.177600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.155225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76375.448344                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84486.960458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82093.762858                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84589.848918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77941.068020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20388493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        36694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        35990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20499251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       478306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1213098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50063691986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30083730562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30225668490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30538473776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 140911564814                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20866799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21712349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.868848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.873001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104668.751774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123140.052647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124339.926899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123438.644516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116158.434697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          477                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          610                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2482                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       477829                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1210616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45250963513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27594517577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27754144020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  28025388812                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128625013922                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.862649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.866404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.870848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94701.166135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113280.776936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114494.932118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113560.581600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106247.574724                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          653                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          634                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          594                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          655                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2536                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          660                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          634                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          594                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          655                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2543                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.989394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.997247                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          653                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          634                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          594                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          655                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2536                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16182197                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     16689218                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     14875230                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     16844204                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     64590849                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.989394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.997247                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 24781.312404                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 26323.687697                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 25042.474747                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 25716.341985                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 25469.577681                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   110851331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8505517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.032874                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.319446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.802342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.965067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.200104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.036697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.191311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.025693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.427830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.536241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.327579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 895368805                       # Number of tag accesses
system.l2.tags.data_accesses                895368805                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2496448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88099904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        223360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59269760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        281216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59155840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        192320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59917376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          269636224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2496448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       223360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       281216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       192320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3193344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196279552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196279552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1376561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4213066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3066868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3066868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2871453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101333863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           256912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68172988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           323459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68041956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           221209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68917886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310139726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2871453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       256912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       323459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       221209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3673033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225763755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225763755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225763755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2871453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101333863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          256912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68172988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          323459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68041956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          221209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68917886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            535903481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2988021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1286729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003462272750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8678755                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2814157                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4213066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3066868                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4213066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3066868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104666                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78847                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            373263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            257606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            262528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           264466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           256732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            188826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            192553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168289                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194255306951                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20542000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            271287806951                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47282.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66032.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1387362                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600416                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4213066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3066868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1194507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  853531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4108614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.540066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.923404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.253562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3106324     75.61%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       735187     17.89%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102679      2.50%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42210      1.03%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22364      0.54%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14535      0.35%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11069      0.27%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8962      0.22%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65284      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4108614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.207306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.808047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.082535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185001    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.585739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172374     93.17%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              740      0.40%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9256      5.00%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1989      1.08%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              501      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              109      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              262937600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6698624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191232384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               269636224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196279552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  869402298000                       # Total gap between requests
system.mem_ctrls.avgGap                     119424.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2496448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82350656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       223360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59001664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       281216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58864640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       192320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59527296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191232384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2871452.827712265309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94720989.195512995124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 256912.102153864864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67864620.025143310428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 323458.961852172564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67707012.916056945920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 221209.417470591376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68469210.023707687855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219958424.844802618027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1376561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3066868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1355626741                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76995098473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    147464000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64081857966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    175291498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63564295557                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    127424244                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64840748472                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21007012400166                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34753.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55932.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42253.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69196.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39893.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68769.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42404.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69258.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6849663.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14583985500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7751545560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14012357100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7668691560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68629473120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     183162654300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     179608289280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       475416996420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.831930                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 464686600254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29031080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 375684726746                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14751618420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7840644570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15321618900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7928699760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68629473120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312149249340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70987998720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497609302830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.357862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181174548489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29031080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 659196778511                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5814639972.868217                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33106457798.923641                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266301901000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119313850500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 750088556500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12585212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12585212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12585212                       # number of overall hits
system.cpu1.icache.overall_hits::total       12585212                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        29021                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         29021                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        29021                       # number of overall misses
system.cpu1.icache.overall_misses::total        29021                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    809953000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    809953000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    809953000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    809953000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12614233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12614233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12614233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12614233                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002301                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002301                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002301                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002301                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27909.203680                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27909.203680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27909.203680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27909.203680                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23054                       # number of writebacks
system.cpu1.icache.writebacks::total            23054                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5935                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5935                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5935                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5935                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23086                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23086                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    611570000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    611570000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    611570000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    611570000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001830                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001830                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001830                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001830                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26490.946894                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26490.946894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26490.946894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26490.946894                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23054                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12585212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12585212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        29021                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        29021                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    809953000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    809953000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12614233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12614233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002301                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002301                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27909.203680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27909.203680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5935                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5935                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    611570000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    611570000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001830                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001830                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26490.946894                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26490.946894                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987137                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12490286                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23054                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           541.783899                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346405000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987137                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25251552                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25251552                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13686829                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13686829                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13686829                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13686829                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2515547                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2515547                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2515547                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2515547                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 335695634766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 335695634766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 335695634766                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 335695634766                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16202376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16202376                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16202376                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16202376                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 133448.365213                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133448.365213                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 133448.365213                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133448.365213                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2480078                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       269094                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39231                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3307                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.217303                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.371031                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990262                       # number of writebacks
system.cpu1.dcache.writebacks::total           990262                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1932346                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1932346                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1932346                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1932346                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583201                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583201                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583201                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583201                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70279630063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70279630063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70279630063                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70279630063                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035995                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035995                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035995                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035995                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120506.703629                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120506.703629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120506.703629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120506.703629                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990262                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11075178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11075178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1462052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1462052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154196049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154196049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12537230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12537230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105465.502937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105465.502937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1179136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1179136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282916                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282916                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31112940000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31112940000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109972.359287                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109972.359287                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2611651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2611651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1053495                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1053495                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 181499585266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 181499585266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287436                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287436                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172283.290634                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172283.290634                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       753210                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       753210                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39166690063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39166690063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130431.723406                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130431.723406                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          196                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5803500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5803500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.373333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.373333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29609.693878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29609.693878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       466500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       466500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6570.422535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6570.422535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1026500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1026500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6455.974843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6455.974843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.417790                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.417790                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5764.516129                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5764.516129                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       335000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       335000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       313000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       313000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401416                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401416                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418237                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418237                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45067576000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45067576000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819653                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819653                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107756.071318                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107756.071318                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418237                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418237                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44649339000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44649339000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106756.071318                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106756.071318                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.736249                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15089710                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001250                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.070871                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346416500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.736249                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35047128                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35047128                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 869402407000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48748932                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10175023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48415036                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5438642                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1133                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           673                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1806                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6816023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6816023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27034213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21714724                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80901045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76550998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2973057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        58045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3007328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166616552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3451777152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3265690560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2952960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126738432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3164800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126288384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2475904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127745024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7106833216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8550888                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199091840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64119094                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59521812     92.83%     92.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4374092      6.82%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52009      0.08%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 106880      0.17%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  55260      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9041      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64119094                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111122398913                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498531763                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37335464                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1515518942                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29219046                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38285564648                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40488038831                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502327209                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34834977                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1409370325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129064                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740536                       # Number of bytes of host memory used
host_op_rate                                   129346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11656.58                       # Real time elapsed on the host
host_tick_rate                               46323034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504446863                       # Number of instructions simulated
sim_ops                                    1507733050                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.539968                       # Number of seconds simulated
sim_ticks                                539967918000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.925448                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72750848                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72805126                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3481002                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107227304                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7657                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13039                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5382                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107899627                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2011                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1025                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3478427                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46230444                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8135090                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158182703                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191914229                       # Number of instructions committed
system.cpu0.commit.committedOps             191915033                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1047607194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.027273                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    998688046     95.33%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12503891      1.19%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13611856      1.30%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2164848      0.21%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1547463      0.15%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       754574      0.07%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       760538      0.07%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9440888      0.90%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8135090      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1047607194                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14022                       # Number of function calls committed.
system.cpu0.commit.int_insts                191304615                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180907                       # Number of loads committed
system.cpu0.commit.membars                       1244                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1295      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133994440     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181876     29.80%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735684      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191915033                       # Class of committed instruction
system.cpu0.commit.refs                      57917654                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191914229                       # Number of Instructions Simulated
system.cpu0.committedOps                    191915033                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.584445                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.584445                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            892103912                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2648                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62642862                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369846509                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38882301                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117212683                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3479352                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8058                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             18187655                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107899627                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70456745                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    993911305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               680803                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     432252548                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6963854                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100678                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72472590                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72758505                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.403321                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1069865903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.404027                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.789057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               783839337     73.27%     73.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177858040     16.62%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86974982      8.13%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6383110      0.60%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13783883      1.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4447      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1018303      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     612      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3189      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1069865903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     221                       # number of floating regfile writes
system.cpu0.idleCycles                        1868513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3569095                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59537762                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396055                       # Inst execution rate
system.cpu0.iew.exec_refs                   237607023                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    751884                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              254205020                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99932213                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3470                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1314487                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1144303                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348904168                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            236855139                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2360765                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            424465831                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2309971                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            429548428                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3479352                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            433895393                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16664944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104583                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          821                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42751306                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       407556                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           187                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1614060                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1955035                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238894007                       # num instructions consuming a value
system.cpu0.iew.wb_count                    259659087                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.704472                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168294243                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.242279                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     260587680                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               516289937                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200307647                       # number of integer regfile writes
system.cpu0.ipc                              0.179069                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.179069                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2056      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187964342     44.04%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1414      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  327      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           238029335     55.77%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             828793      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             65      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426826595                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    328                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                656                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          327                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               341                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30649042                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071807                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1199532      3.91%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29447544     96.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1965      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             457473253                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1959086720                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    259658760                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        505893143                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348899331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426826595                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4837                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156989138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4919240                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           381                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127666739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1069865903                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.398953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.104423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          890412090     83.23%     83.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79901160      7.47%     90.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33957834      3.17%     93.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15540428      1.45%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28073688      2.62%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15376627      1.44%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3865456      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1891100      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             847520      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1069865903                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.398258                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2097949                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          431508                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99932213                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1144303                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1085                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1071734416                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8201421                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              728782838                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144956291                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27138306                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47111096                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             150215172                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1141954                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            495007994                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359229658                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          269044588                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123369082                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                892100                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3479352                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            167009539                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124088305                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       495007682                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        113996                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2418                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                106972632                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2389                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1389560337                       # The number of ROB reads
system.cpu0.rob.rob_writes                  722475420                       # The number of ROB writes
system.cpu0.timesIdled                          19664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  761                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.942493                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56598678                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56631245                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2880626                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81157962                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4340                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7435                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3095                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81901306                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          431                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           854                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2879603                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34036425                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6404822                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4144                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120878398                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141409271                       # Number of instructions committed
system.cpu1.commit.committedOps             141410541                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    801086117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176524                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.011015                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    765144902     95.51%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9156487      1.14%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10007963      1.25%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1540113      0.19%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1300197      0.16%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       520630      0.06%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       501746      0.06%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6509257      0.81%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6404822      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    801086117                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5931                       # Number of function calls committed.
system.cpu1.commit.int_insts                140800860                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41904909                       # Number of loads committed
system.cpu1.commit.membars                       1822                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1822      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98871576     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41905763     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        631044      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141410541                       # Class of committed instruction
system.cpu1.commit.refs                      42536807                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141409271                       # Number of Instructions Simulated
system.cpu1.committedOps                    141410541                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.789328                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.789328                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            680864689                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1077                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48076806                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278928850                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30120442                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91315186                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2880282                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3002                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13227255                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81901306                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53909612                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    760307340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               623584                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     328782369                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5762610                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100043                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55219209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56603018                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.401608                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         818407854                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.401739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.785331                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               600307301     73.35%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135746399     16.59%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65878806      8.05%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6720118      0.82%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8703376      1.06%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4148      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1047082      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      43      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     581      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           818407854                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         256783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2959162                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44612100                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.380354                       # Inst execution rate
system.cpu1.iew.exec_refs                   171174399                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    653081                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              193660011                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74864595                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2753                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1280275                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1027851                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261163898                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            170521318                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2057486                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311381993                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1695167                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            329924870                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2880282                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            333032765                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11965935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63901                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          685                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32959686                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       395953                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           174                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1218287                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1740875                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179586163                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194180045                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701721                       # average fanout of values written-back
system.cpu1.iew.wb_producers                126019392                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.237191                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     194960373                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               380277846                       # number of integer regfile reads
system.cpu1.int_regfile_writes              149699478                       # number of integer regfile writes
system.cpu1.ipc                              0.172732                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172732                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2318      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141107554     45.02%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 370      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171624498     54.76%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             704515      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313439479                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21730637                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069330                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 951104      4.38%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20779504     95.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             335167798                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1470907406                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194180045                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380917424                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261159140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313439479                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4758                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119753357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3889957                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           614                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95607181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    818407854                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.382987                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.085898                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          686374162     83.87%     83.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58994515      7.21%     91.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25059909      3.06%     94.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11630428      1.42%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20375692      2.49%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10758234      1.31%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3075037      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1429314      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             710563      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      818407854                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.382867                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1772964                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          443994                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74864595                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1027851                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    496                       # number of misc regfile reads
system.cpu1.numCycles                       818664637                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   261154749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              556105352                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106745237                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              20146154                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36460184                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             115335046                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               873676                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371952233                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269846969                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202104229                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95296469                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                857238                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2880282                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            127604306                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95358992                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371952233                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         61261                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2026                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76869075                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1981                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1056967763                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541916917                       # The number of ROB writes
system.cpu1.timesIdled                           3988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.962995                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39374258                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39388834                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2343294                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56594969                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              4021                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7499                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3478                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57367403                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          436                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           826                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2342066                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22653555                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4639547                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86630326                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94515810                       # Number of instructions committed
system.cpu2.commit.committedOps              94517083                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    548540015                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.172307                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.999682                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    524207645     95.56%     95.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6597464      1.20%     96.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6568868      1.20%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1106349      0.20%     98.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       859042      0.16%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       351842      0.06%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       313724      0.06%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3895534      0.71%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4639547      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    548540015                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5857                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93907401                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491286                       # Number of loads committed
system.cpu2.commit.membars                       1821                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1821      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66419767     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492112     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        603047      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94517083                       # Class of committed instruction
system.cpu2.commit.refs                      28095159                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94515810                       # Number of Instructions Simulated
system.cpu2.committedOps                     94517083                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.941826                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.941826                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            460756522                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1263                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32687784                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194645169                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22338352                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67304550                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2342810                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3347                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8583772                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57367403                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38062483                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    519893870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               572586                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     233182931                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4688076                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.102151                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39088098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39378279                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.415214                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         561326006                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.415421                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.803632                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               407514271     72.60%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95680920     17.05%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46044230      8.20%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5146012      0.92%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5829629      1.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6110      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1104239      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     540      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           561326006                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         270491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2415256                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30131689                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.360665                       # Inst execution rate
system.cpu2.iew.exec_refs                   107053568                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628655                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              140785296                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51304103                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2654                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1219578                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              980691                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180228684                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106424913                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1777991                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202548415                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1192555                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            214743111                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2342810                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            216865880                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7470767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           45356                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23812817                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       376818                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           275                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       954173                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1461083                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121842839                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131341873                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694616                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84634018                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.233872                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     131931782                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248911316                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101175651                       # number of integer regfile writes
system.cpu2.ipc                              0.168298                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.168298                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2300      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96205153     47.08%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 482      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107445114     52.59%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             673133      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204326406                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12976888                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.063511                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 616914      4.75%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12359950     95.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217300994                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         985727083                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131341873                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        265940544                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180224064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204326406                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4620                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85711601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2771377                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           532                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69212354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    561326006                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.364007                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.053648                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          473490310     84.35%     84.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40304441      7.18%     91.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16732961      2.98%     94.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7910784      1.41%     95.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12959421      2.31%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6474247      1.15%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2049652      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             916660      0.16%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             487530      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      561326006                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.363831                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1469815                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          440954                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51304103                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             980691                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    479                       # number of misc regfile reads
system.cpu2.numCycles                       561596497                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   518223078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              379961121                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71262576                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              13188312                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26836477                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              74212294                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               707354                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257770880                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187380548                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140699721                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69264779                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                841827                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2342810                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82865287                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69437145                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257770880                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         55532                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              2004                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48606123                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1973                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   725045484                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375096956                       # The number of ROB writes
system.cpu2.timesIdled                           3804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.902361                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25138574                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25163143                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1854722                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36049523                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4266                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10464                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6198                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36837063                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          489                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           789                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1853451                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13913008                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3096495                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4012                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58105666                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58109738                       # Number of instructions committed
system.cpu3.commit.committedOps              58110958                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    329365191                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.176433                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.007287                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    313911562     95.31%     95.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4619606      1.40%     96.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3996793      1.21%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       791771      0.24%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       565169      0.17%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       218193      0.07%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       160362      0.05%     98.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2005240      0.61%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3096495      0.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    329365191                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5890                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57501558                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16280096                       # Number of loads committed
system.cpu3.commit.membars                       1744                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1744      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41247545     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16280885     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580448      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58110958                       # Class of committed instruction
system.cpu3.commit.refs                      16861333                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58109738                       # Number of Instructions Simulated
system.cpu3.committedOps                     58110958                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.826437                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.826437                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            268290221                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1332                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20581878                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126249255                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16032414                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47130372                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1854223                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3733                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4987719                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36837063                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24805780                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    310857105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               514693                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     152144022                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3710988                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.108801                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25582350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25142840                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.449369                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         338294949                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.449748                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.843256                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               239572735     70.82%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60655986     17.93%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29187231      8.63%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4502761      1.33%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3319952      0.98%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10136      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1045398      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     644      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           338294949                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         277757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1967024                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19070182                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.356210                       # Inst execution rate
system.cpu3.iew.exec_refs                    59454692                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    608052                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89061108                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32295485                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2575                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1224464                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              955686                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115611007                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58846640                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1580099                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120603054                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                707854                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            116095736                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1854223                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            117323331                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3896096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           30846                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          489                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16015389                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       374449                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           292                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       821047                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1145977                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74640956                       # num instructions consuming a value
system.cpu3.iew.wb_count                     82904793                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.704162                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52559292                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.244866                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83375616                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149458311                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63701930                       # number of integer regfile writes
system.cpu3.ipc                              0.171631                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.171631                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2232      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61761291     50.55%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 657      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59769001     48.92%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             649748      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122183153                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6732000                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.055098                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 351179      5.22%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6380768     94.78%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   53      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128912921                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         591048461                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     82904793                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        173111338                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115606532                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122183153                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4475                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57500049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1655206                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           463                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45725828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    338294949                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.361173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.030149                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          283440727     83.79%     83.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26268049      7.76%     91.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11112415      3.28%     94.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4776834      1.41%     96.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7255189      2.14%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3434704      1.02%     99.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1190847      0.35%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             509058      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             307126      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      338294949                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.360877                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1587329                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          436894                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32295485                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             955686                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu3.numCycles                       338572706                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   741247035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              222312736                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43619731                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7401403                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18942536                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41564733                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               594138                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            166094883                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121263262                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91235383                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47834443                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                880413                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1854223                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             47279854                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47615652                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       166094883                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         71157                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1996                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26740786                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1952                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   442482525                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241380748                       # The number of ROB writes
system.cpu3.timesIdled                           3883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45424042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88687290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4001940                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1957420                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     49176666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     36886987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    101591052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       38844407                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45336183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       795294                       # Transaction distribution
system.membus.trans_dist::CleanEvict         42477172                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21069                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1553                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56018                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45336184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    134079284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              134079284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2955986432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2955986432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7856                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45414824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45414824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45414824                       # Request fanout histogram
system.membus.respLayer1.occupancy       237903393846                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        107767937478                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                620                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          311                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    833343487.138264                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1979851292.239395                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          311    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6890745000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            311                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   280798093500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 259169824500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38057893                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38057893                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38057893                       # number of overall hits
system.cpu2.icache.overall_hits::total       38057893                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4590                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4590                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4590                       # number of overall misses
system.cpu2.icache.overall_misses::total         4590                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    263236500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    263236500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    263236500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    263236500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38062483                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38062483                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38062483                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38062483                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000121                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000121                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        57350                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        57350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        57350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        57350                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4124                       # number of writebacks
system.cpu2.icache.writebacks::total             4124                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          466                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          466                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4124                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4124                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4124                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4124                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    233928000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    233928000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    233928000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    233928000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56723.569350                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56723.569350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56723.569350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56723.569350                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4124                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38057893                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38057893                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4590                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4590                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    263236500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    263236500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38062483                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38062483                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        57350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        57350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          466                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4124                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4124                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    233928000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    233928000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56723.569350                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56723.569350                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38091213                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4156                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9165.354427                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76129090                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76129090                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26112291                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26112291                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26112291                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26112291                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13529193                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13529193                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13529193                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13529193                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1231953230923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1231953230923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1231953230923                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1231953230923                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39641484                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39641484                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39641484                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39641484                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341289                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341289                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341289                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341289                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91058.885103                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91058.885103                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91058.885103                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91058.885103                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    412277540                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3982                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7606641                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            116                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.199684                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.327586                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9217850                       # number of writebacks
system.cpu2.dcache.writebacks::total          9217850                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4298197                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4298197                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4298197                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4298197                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9230996                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9230996                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9230996                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9230996                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 974038079930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 974038079930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 974038079930                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 974038079930                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.232862                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.232862                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.232862                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.232862                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105518.199762                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105518.199762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105518.199762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105518.199762                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9217825                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25713694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25713694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13325705                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13325705                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1212093859500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1212093859500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39039399                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39039399                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341340                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341340                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90959.079426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90959.079426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4115181                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4115181                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9210524                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9210524                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 972128004500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 972128004500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235929                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235929                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105545.352740                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105545.352740                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398597                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398597                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       203488                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       203488                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19859371423                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19859371423                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       602085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       602085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.337972                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.337972                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97594.803738                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97594.803738                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183016                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183016                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20472                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20472                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1910075430                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1910075430                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 93301.847890                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 93301.847890                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          921                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          921                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          347                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          347                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     12824500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12824500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.273659                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.273659                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36958.213256                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36958.213256                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          165                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          182                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1263500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1263500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.143533                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.143533                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6942.307692                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6942.307692                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          495                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          495                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          437                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          437                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2516500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2516500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468884                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468884                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5758.581236                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5758.581236                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          435                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          435                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2143500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2143500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.466738                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.466738                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4927.586207                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4927.586207                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1019500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1019500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       957500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       957500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          259                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            259                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          567                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          567                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2832000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2832000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          826                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          826                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.686441                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.686441                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4994.708995                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4994.708995                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          566                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          566                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2261000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2261000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.685230                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.685230                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3994.699647                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3994.699647                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.379206                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35350516                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9225652                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.831763                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.379206                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918100                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918100                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88514643                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88514643                       # Number of data accesses
system.cpu3.numPwrStateTransitions                566                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1305217276.408451                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2959967971.264119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          284    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9923471000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   169286211500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 370681706500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24801004                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24801004                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24801004                       # number of overall hits
system.cpu3.icache.overall_hits::total       24801004                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4776                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4776                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4776                       # number of overall misses
system.cpu3.icache.overall_misses::total         4776                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    280379000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    280379000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    280379000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    280379000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24805780                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24805780                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24805780                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24805780                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000193                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000193                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58705.820771                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58705.820771                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58705.820771                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58705.820771                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          537                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    24.409091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4257                       # number of writebacks
system.cpu3.icache.writebacks::total             4257                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          519                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          519                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          519                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          519                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4257                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4257                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4257                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4257                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    249650500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    249650500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    249650500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    249650500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58644.702842                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58644.702842                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58644.702842                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58644.702842                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4257                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24801004                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24801004                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4776                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4776                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    280379000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    280379000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24805780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24805780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58705.820771                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58705.820771                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          519                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          519                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4257                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4257                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    249650500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    249650500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58644.702842                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58644.702842                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24844193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4289                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5792.537421                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49615817                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49615817                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16453606                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16453606                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16453606                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16453606                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7950935                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7950935                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7950935                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7950935                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 740366933586                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 740366933586                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 740366933586                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 740366933586                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24404541                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24404541                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24404541                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24404541                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.325797                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.325797                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.325797                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.325797                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93116.964682                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93116.964682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93116.964682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93116.964682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    227540634                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        33624                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3977493                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            469                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.207048                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.692964                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5100547                       # number of writebacks
system.cpu3.dcache.writebacks::total          5100547                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2838850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2838850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2838850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2838850                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5112085                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5112085                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5112085                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5112085                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 557735448587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 557735448587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 557735448587                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 557735448587                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209473                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209473                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209473                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209473                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109101.364431                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109101.364431                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109101.364431                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109101.364431                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5100519                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16078006                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16078006                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7747078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7747078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 719743646500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 719743646500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23825084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23825084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325165                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325165                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92905.176184                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92905.176184                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2654511                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2654511                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5092567                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5092567                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 555764847000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 555764847000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213748                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213748                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109132.554761                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109132.554761                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       375600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       203857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       203857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  20623287086                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  20623287086                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579457                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579457                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.351807                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.351807                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101165.459543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101165.459543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184339                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184339                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1970601587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1970601587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.033683                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033683                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 100963.294754                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 100963.294754                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          908                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          908                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          408                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          408                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     17911000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     17911000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.310030                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.310030                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 43899.509804                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43899.509804                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          219                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          219                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          189                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          189                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.143617                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.143617                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13296.296296                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13296.296296                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          576                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          576                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          396                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          396                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2700500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2700500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          972                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          972                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.407407                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.407407                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6819.444444                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6819.444444                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          396                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          396                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2352500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2352500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5940.656566                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5940.656566                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       785500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       785500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       737500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       737500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          319                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            319                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2232000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2232000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          789                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          789                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.595691                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.595691                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4748.936170                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4748.936170                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1762000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1762000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.595691                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.595691                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3748.936170                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3748.936170                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.949025                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21571533                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5107460                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.223534                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.949025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.873407                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873407                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         53922668                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        53922668                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 58                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    141404310.344828                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   129588058.831934                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    259733000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535867193000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4100725000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70436616                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70436616                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70436616                       # number of overall hits
system.cpu0.icache.overall_hits::total       70436616                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20129                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20129                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20129                       # number of overall misses
system.cpu0.icache.overall_misses::total        20129                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1464384498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1464384498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1464384498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1464384498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70456745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70456745                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70456745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70456745                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72749.987481                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72749.987481                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72749.987481                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72749.987481                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2125                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.892857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18332                       # number of writebacks
system.cpu0.icache.writebacks::total            18332                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1796                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1796                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18333                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18333                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18333                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18333                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1341855998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1341855998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1341855998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1341855998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73193.476136                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73193.476136                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73193.476136                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73193.476136                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18332                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70436616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70436616                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1464384498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1464384498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70456745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70456745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72749.987481                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72749.987481                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18333                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18333                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1341855998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1341855998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73193.476136                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73193.476136                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70455184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18364                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3836.592464                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140931822                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140931822                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51566739                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51566739                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51566739                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51566739                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28101664                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28101664                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28101664                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28101664                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2349379834888                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2349379834888                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2349379834888                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2349379834888                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79668403                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79668403                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79668403                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79668403                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352733                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352733                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352733                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352733                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83602.872587                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83602.872587                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83602.872587                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83602.872587                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    817873166                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4480                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16952361                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.245384                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.646018                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19935680                       # number of writebacks
system.cpu0.dcache.writebacks::total         19935680                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8152632                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8152632                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8152632                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8152632                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19949032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19949032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19949032                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19949032                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1908530328905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1908530328905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1908530328905                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1908530328905                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250401                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250401                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250401                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250401                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95670.322696                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95670.322696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95670.322696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95670.322696                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19935619                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51056912                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51056912                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27877144                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27877144                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2328107385500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2328107385500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     78934056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     78934056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83513.124067                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83513.124067                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7957293                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7957293                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19919851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19919851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1906120709500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1906120709500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252361                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252361                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95689.506387                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95689.506387                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       509827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        509827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       224520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       224520                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  21272449388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21272449388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734347                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734347                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.305741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94746.345038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94746.345038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195339                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195339                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29181                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29181                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2409619405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2409619405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039737                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039737                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82574.942771                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82574.942771                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          597                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          597                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13223000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13223000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.367385                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.367385                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22149.078727                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22149.078727                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          571                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          571                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8365.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8365.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          702                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          702                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6330000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6330000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1356                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1356                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.517699                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.517699                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9017.094017                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9017.094017                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          701                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          701                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5633000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5633000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.516962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.516962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8035.663338                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8035.663338                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          176                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          176                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       825500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       825500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.171707                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.171707                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4690.340909                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4690.340909                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          175                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          175                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       649500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       649500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.170732                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.170732                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3711.428571                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3711.428571                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981586                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71524134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19940550                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.586869                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981586                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179285336                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179285336                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1192712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              885605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1842                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              618939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              365023                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3070799                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2729                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1192712                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2043                       # number of overall hits
system.l2.overall_hits::.cpu1.data             885605                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1842                       # number of overall hits
system.l2.overall_hits::.cpu2.data             618939                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1906                       # number of overall hits
system.l2.overall_hits::.cpu3.data             365023                       # number of overall hits
system.l2.overall_hits::total                 3070799                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18739519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13504982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8595559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4732669                       # number of demand (read+write) misses
system.l2.demand_misses::total               45595212                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15604                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18739519                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2246                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13504982                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2282                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8595559                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2351                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4732669                       # number of overall misses
system.l2.overall_misses::total              45595212                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1281858471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1849375452101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    195405988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1406134903219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    205042986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 943815955517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    219782489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 540411623276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4741640024047                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1281858471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1849375452101                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    195405988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1406134903219                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    205042986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 943815955517                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    219782489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 540411623276                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4741640024047                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19932231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14390587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9214498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5097692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48666011                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19932231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14390587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9214498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5097692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48666011                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.851143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.940162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.523665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.938459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.553346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.932830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.552267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.928394                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.851143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.940162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.523665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.938459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.553346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.932830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.552267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.928394                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82149.350872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98688.523014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87001.775601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104119.716947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89852.316389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109802.742965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93484.682688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114187.496163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103994.253257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82149.350872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98688.523014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87001.775601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104119.716947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89852.316389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109802.742965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93484.682688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114187.496163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103994.253257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              795294                       # number of writebacks
system.l2.writebacks::total                    795294                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          56303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            562                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          52091                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32759                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              203111                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         56303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           562                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         52091                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32759                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             203111                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18683216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13444581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8543468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4699910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          45392101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18683216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13444581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8543468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4699910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45392101                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1124608473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1659170260246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    142174988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1268084510729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    147753486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 855154397323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    176940489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 491330970735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4275331616469                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1124608473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1659170260246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    142174988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1268084510729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    147753486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 855154397323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    176940489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 491330970735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4275331616469                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.849343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.937337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.392632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.401552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.927177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.473338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.921968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932727                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.849343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.937337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.392632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.401552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.927177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.473338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.921968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932727                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72224.550318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88805.388764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84426.952494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94319.377505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89223.119565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100094.528044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87811.657072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104540.506251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94186.687161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72224.550318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88805.388764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84426.952494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94319.377505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89223.119565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100094.528044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87811.657072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104540.506251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94186.687161                       # average overall mshr miss latency
system.l2.replacements                       82045883                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       918053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           918053                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       918053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       918053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44595955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44595955                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44595955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44595955                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2186                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1334                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             948                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5757                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3628                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3172                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2908                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14735                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    101420382                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     63413439                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     49185920                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     51813438                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    265833179                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4962                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4461                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.696936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.731157                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.711051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.754149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.719061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20175.130694                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17478.897189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15506.279950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17817.550894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18040.935120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              84                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5006                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3601                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2891                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14651                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    100883925                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     72963947                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     63444949                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     58953946                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    296246767                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.694025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.725715                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.706792                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.749741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20152.601878                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20262.134685                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20122.089756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20392.233137                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20220.242100                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                244                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              142                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          197                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            386                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.411168                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.346939                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.242424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.378378                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.367876                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          142                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1623500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       344000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       321500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       566500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2855500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.411168                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.346939                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.242424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.378378                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.367876                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20043.209877                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20235.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20093.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20232.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20109.154930                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8252                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2113835056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1762934244                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1725686064                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1803309758                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7405765122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.839360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.884218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.899507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123226.947418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 136703.958127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133629.089670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 139327.030673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132465.793586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        17154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        12914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1942295056                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1633974244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1596546064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1673878760                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6846694124                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.839360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.884218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.899507                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113226.947418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 126703.958127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 123629.089670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 129326.953566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122465.775735                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2043                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1281858471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    195405988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    205042986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    219782489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1902089934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          31003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.851143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.523665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.553346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.552267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.725188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82149.350872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87001.775601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89852.316389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93484.682688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84601.251345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          562                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          626                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1557                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2015                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20926                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1124608473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    142174988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    147753486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    176940489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1591477436                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.849343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.392632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.401552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.473338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.674967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72224.550318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84426.952494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89223.119565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87811.657072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76052.634808                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1189429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       883773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       617248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       363577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3054027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18722365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13492086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8582645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4719726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45516822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1847261617045                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1404371968975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 942090269453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 538608313518                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4732332168991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19911794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14375859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9199893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5083303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48570849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.940265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.938524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.932907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.928476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.937122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98666.040163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104088.572292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109766.892310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114118.555509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103968.861644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        56303                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        60401                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        52091                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        32759                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       201554                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18666062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13431685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8530554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4686967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     45315268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1657227965190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1266450536485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 853557851259                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 489657091975                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4266893444909                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.937437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.934322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.927245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.922032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88782.945497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94288.284492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 100058.900191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104472.058791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94160.172349                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    93991732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82045947                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.129306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.051154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.615584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.381229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.031825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.779223                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.322119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.146582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 835654195                       # Number of tag accesses
system.l2.tags.data_accesses                835654195                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        996544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1195723136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     860451840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        105984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     546780416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        128960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     300792960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2905087616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       996544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       105984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       128960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1339264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50898816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50898816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18683174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13444560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8543444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4699890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45391994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       795294                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             795294                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1845561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2214433666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           199597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1593524006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           196278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1012616487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           238829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        557057095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5380111520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1845561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       199597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       196278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       238829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2480266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94262667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94262667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94262667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1845561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2214433666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          199597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1593524006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          196278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1012616487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          238829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       557057095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5474374187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18624527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13408250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8520909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4683684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018773359750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            70091811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             746563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45391995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     795294                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45391995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   795294                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133698                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3638                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2057772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2170793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2538676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2739209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3666448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3401745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4849442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4744269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2636254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2474426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2129307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3210921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2414400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1895818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2001592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2327225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1536884007159                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               226291485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2385477075909                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33958.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52708.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31487584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  684880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45391995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               795294                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2902516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4294947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5312714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5580389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4765729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5251700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5301320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4174678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3008898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2042949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1303468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 779110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 328801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 148961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  45894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13877485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.372586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.024226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.194632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6526294     47.03%     47.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3752373     27.04%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1355075      9.76%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       645572      4.65%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       371260      2.68%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       241053      1.74%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172713      1.24%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       130012      0.94%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       683133      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13877485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     915.695660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.387329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15714.311083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49156     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          252      0.51%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.196655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48977     99.09%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              154      0.31%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              207      0.42%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2896531008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8556672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50665600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2905087680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50898816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5364.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5380.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  539968003500                       # Total gap between requests
system.mem_ctrls.avgGap                      11690.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       996608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1191969728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    858128000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       105984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    545338176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       128960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    299755776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50665600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1845680.024271368049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2207482497.136061191559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 199597.043467312062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1589220343.272320032120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 196278.327780207124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1009945513.096205830574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 238829.003911302745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 555136270.151516675949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93830759.774879813194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18683174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13444560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8543444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4699890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       795294                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    479270246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 882577562699                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     71244241                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 708223835721                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     77906472                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 498818828306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     92414195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 295136014029                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13445319509214                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30777.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47239.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42306.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52677.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47044.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58386.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45863.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62796.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16906099.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44222946600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23505064935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136302193020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1943416440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42624669360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     244344712380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1583712000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       494526714735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        915.844624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2152774050                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18030740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 519784403950                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          54862282020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29159990640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        186842047560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2188996560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42624669360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     244628635080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1344619200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       561651240420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1040.156687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1550387690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18030740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 520386790310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                646                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    403196793.209877                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   968915147.249642                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3512730000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   409332157000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130635761000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53904881                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53904881                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53904881                       # number of overall hits
system.cpu1.icache.overall_hits::total       53904881                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4731                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4731                       # number of overall misses
system.cpu1.icache.overall_misses::total         4731                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    251711500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    251711500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    251711500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    251711500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53909612                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53909612                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53909612                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53909612                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53204.713591                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53204.713591                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53204.713591                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53204.713591                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4289                       # number of writebacks
system.cpu1.icache.writebacks::total             4289                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          442                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          442                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          442                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          442                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4289                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4289                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4289                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4289                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    226682500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    226682500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    226682500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    226682500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52852.063418                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52852.063418                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52852.063418                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52852.063418                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4289                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53904881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53904881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    251711500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    251711500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53909612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53909612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53204.713591                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53204.713591                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          442                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          442                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4289                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4289                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    226682500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    226682500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52852.063418                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52852.063418                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           54027182                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4321                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12503.397825                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107823513                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107823513                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38702877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38702877                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38702877                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38702877                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20605039                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20605039                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20605039                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20605039                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1805394337888                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1805394337888                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1805394337888                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1805394337888                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59307916                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59307916                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59307916                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59307916                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.347425                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.347425                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.347425                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.347425                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87619.069194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87619.069194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87619.069194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87619.069194                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    621569002                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12167125                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.085939                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    44.337662                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14394453                       # number of writebacks
system.cpu1.dcache.writebacks::total         14394453                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6197567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6197567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6197567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6197567                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14407472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14407472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14407472                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14407472                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1450728456395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1450728456395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1450728456395                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1450728456395                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242927                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242927                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242927                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242927                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100692.783328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100692.783328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100692.783328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100692.783328                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14394434                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38279243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38279243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20398601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20398601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1785090440500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1785090440500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58677844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58677844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.347637                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.347637                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87510.434686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87510.434686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6012082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6012082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14386519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14386519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1448760882000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1448760882000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100702.670465                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100702.670465                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       206438                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       206438                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20303897388                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20303897388                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       630072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       630072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.327642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.327642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98353.488156                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98353.488156                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185485                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185485                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20953                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20953                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1967574395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1967574395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93904.185320                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93904.185320                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10342500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10342500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.258741                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.258741                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31058.558559                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31058.558559                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          166                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          166                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.128982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.128982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7253.012048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7253.012048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          516                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          516                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          437                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          437                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2373000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2373000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          953                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          953                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458552                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458552                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5430.205950                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5430.205950                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          437                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          437                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1994000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1994000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.458552                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.458552                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4562.929062                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4562.929062                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       982000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       982000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       924000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       924000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          246                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            246                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          608                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          608                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2907000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2907000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          854                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          854                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.711944                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.711944                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4781.250000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4781.250000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          608                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          608                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2299000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2299000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.711944                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.711944                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3781.250000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3781.250000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.948673                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53117579                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14401804                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.688259                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.948673                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133023796                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133023796                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 539967918000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48640894                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1713347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47761450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81250589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26730                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1797                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28527                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         31003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48609895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59825270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43198742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27669065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15315319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146101403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2346496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2551546176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       548992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842241856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       527872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179669568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       544896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652686976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6230112832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82094006                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53489152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        133890659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.341984                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.539732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91631339     68.44%     68.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39520163     29.52%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2067289      1.54%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 553887      0.41%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 117909      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     72      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          133890659                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       101433892422                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13876348475                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6507245                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7685569363                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6563549                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29954437985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27533411                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21647190064                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6722783                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
