arch = "AArch64"
name = "ROT.invs1+dmb2"
symbolic = ["x"]

# we know that X will be translated by the level2 entry at 0x283000
# through magic introspection of the isla source
page_table_setup = """
physical pa1;
intermediate ipa1;

x |-> invalid at level 2;
x ?-> ipa1;

ipa1 |-> pa1;
ipa1 ?-> invalid;

*pa1 = 1;

identity 0x1000 with code;
identity 0x2000 with code;
"""

[thread.0]
code = """
    STR X0,[X1]
    DMB SY
    STR X2,[X3]
    DMB SY
    STR X4,[X5]
"""

[thread.0.reset]
R0 = "mkdesc3(oa=pa1)"
R1 = "pte3(x, s2_page_table_base)"
R2 = "extz(0b0, 64)"
R3 = "pte3(x, s2_page_table_base)"
R4 = "mkdesc3(oa=ipa1)"
R5 = "pte3(x, page_table_base)"
"PSTATE.EL" = "0b01"

[thread.1]
code = """
    MOV X0,#0
    LDR X0,[X1]
"""

[thread.1.reset]
R1 = "x"
VBAR_EL1 = "extz(0x1000, 64)"
VBAR_EL2 = "extz(0x2000, 64)"

[section.thread1_el1_handler]
address = "0x1400"
code = """
    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[section.thread1_el2_handler]
address = "0x2400"
code = """
    MRS X13,ELR_EL2
    ADD X13,X13,#4
    MSR ELR_EL2,X13
    ERET
"""

[final]
assertion = "1:X0=1"
