-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity arp_send is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    myMac_V : IN STD_LOGIC_VECTOR (47 downto 0);
    myIP_V : IN STD_LOGIC_VECTOR (31 downto 0);
    gateway_V : IN STD_LOGIC_VECTOR (31 downto 0);
    netmask_V : IN STD_LOGIC_VECTOR (31 downto 0);
    arptable_addr_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    arptable_data_V : IN STD_LOGIC_VECTOR (79 downto 0);
    call_for_responce_Mac_IP_V : IN STD_LOGIC_VECTOR (79 downto 0);
    call_for_responce_valid_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lookup_req_V : IN STD_LOGIC_VECTOR (31 downto 0);
    lookup_result_V : OUT STD_LOGIC_VECTOR (47 downto 0);
    arp_status_V : OUT STD_LOGIC_VECTOR (1 downto 0);
    arp_out_data_V : OUT STD_LOGIC_VECTOR (511 downto 0);
    arp_out_keep_V : OUT STD_LOGIC_VECTOR (63 downto 0);
    arp_out_last_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    arp_out_valid_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    arp_out_ready_V : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of arp_send is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "arp_send,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvc1760-2-i,HLS_INPUT_CLOCK=3.103000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.160000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1071,HLS_SYN_LUT=1750,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv48_FFFFFFFFFFFF : STD_LOGIC_VECTOR (47 downto 0) := "111111111111111111111111111111111111111111111111";
    constant ap_const_lv34_108000604 : STD_LOGIC_VECTOR (33 downto 0) := "0100001000000000000000011000000100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv16_806 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000110";
    constant ap_const_lv176_lc_1 : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFF0 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal arptable_addr_reg_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal lookup_result_reg_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal arp_status_reg_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal arp_out_reg_dst_mac_s : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal myMacReg_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal arp_out_reg_fixed_he : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    signal arp_out_reg_opcode_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal arp_out_reg_src_mac_s : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal arp_out_reg_src_ip_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal arp_out_reg_dst_ip_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal arp_out_reg_valid_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal send_req_fifo_rdidx_s : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal send_req_fifo_wridx_s : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal myIPReg_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_req_fifo_V_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_req_fifo_V_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_req_fifo_V_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_req_fifo_V_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_resp_fifo_wridx : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal send_resp_fifo_ip_V_s : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_resp_fifo_ip_V_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_resp_fifo_ip_V_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_resp_fifo_ip_V_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal send_resp_fifo_rdidx : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal send_resp_fifo_mac_V_3 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal send_resp_fifo_mac_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal send_resp_fifo_mac_V_1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal send_resp_fifo_mac_V_2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal call_for_responce_re : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal call_for_responce_re_1 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal arp_timeout_cnt_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lookup_req_issued0_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lookup_req_issued1_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lookup_req_valid_reg_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lookup_req_valid_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lookup_req_valid_reg_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal netmaskReg_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal gatewayReg_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lookup_req_reg_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lookup_req_issued_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln883_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_1_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_for_responce_re_2_load_fu_952_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_fu_977_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln321_1_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_2_fu_1007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln321_2_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_4_fu_1043_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln321_4_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_6_fu_1097_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_4_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_7_fu_1210_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln321_14_fu_1329_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_9_fu_1227_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln321_16_fu_1346_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_11_fu_1244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln321_18_fu_1363_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln321_9_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_14_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_13_fu_1280_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln321_20_fu_1399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln174_fu_1588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln883_7_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_1442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_5_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln9_2_fu_900_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_1_fu_796_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_914_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln700_fu_816_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_591_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_2_fu_1140_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_2_load_fu_760_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_1_fu_934_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln9_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln9_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_2_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_5_fu_1494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln161_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_6_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln181_fu_1624_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_fu_646_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln215_1_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln9_1_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln9_fu_878_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln9_1_fu_892_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal icmp_ln321_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_fu_960_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_1_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_1_fu_999_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_2_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_3_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_3_fu_1035_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln321_4_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_5_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_3_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_1_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_5_fu_1089_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln883_2_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_3_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_8_fu_1219_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_10_fu_1236_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_2_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_3_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_12_fu_1272_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_1_fu_1289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_2_fu_1299_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal icmp_ln879_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_15_fu_1338_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln321_17_fu_1355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln321_4_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_5_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_19_fu_1391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln357_fu_1408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_3_fu_1450_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_4_fu_1484_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_5_fu_1548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln879_fu_1562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln879_fu_1568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_2_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_6_fu_1584_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_201 : BOOLEAN;

    component arp_send_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    arp_send_mux_42_32_1_1_U1 : component arp_send_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => send_req_fifo_V_0,
        din1 => send_req_fifo_V_1,
        din2 => send_req_fifo_V_2,
        din3 => send_req_fifo_V_3,
        din4 => send_req_fifo_rdidx_s,
        dout => tmp_1_fu_796_p6);

    arp_send_mux_42_32_1_1_U2 : component arp_send_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => send_resp_fifo_ip_V_s,
        din1 => send_resp_fifo_ip_V_1,
        din2 => send_resp_fifo_ip_V_2,
        din3 => send_resp_fifo_ip_V_3,
        din4 => send_resp_fifo_rdidx,
        dout => tmp_2_fu_914_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    arp_out_reg_dst_ip_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_dst_ip_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if (((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0))) then 
                        arp_out_reg_dst_ip_V <= tmp_2_fu_914_p6;
                    elsif ((icmp_ln883_fu_725_p2 = ap_const_lv1_0)) then 
                        arp_out_reg_dst_ip_V <= tmp_1_fu_796_p6;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    arp_out_reg_dst_mac_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_dst_mac_s <= ap_const_lv48_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if (((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0))) then 
                        arp_out_reg_dst_mac_s <= select_ln9_2_fu_900_p3;
                    elsif ((icmp_ln883_fu_725_p2 = ap_const_lv1_0)) then 
                        arp_out_reg_dst_mac_s <= ap_const_lv48_FFFFFFFFFFFF;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    arp_out_reg_fixed_he_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_fixed_he(2) <= '0';
                arp_out_reg_fixed_he(9) <= '0';
                arp_out_reg_fixed_he(10) <= '0';
                arp_out_reg_fixed_he(27) <= '0';
                arp_out_reg_fixed_he(32) <= '0';
            else
                if ((((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    arp_out_reg_fixed_he(2) <= '1';
                    arp_out_reg_fixed_he(9) <= '1';
                    arp_out_reg_fixed_he(10) <= '1';
                    arp_out_reg_fixed_he(27) <= '1';
                    arp_out_reg_fixed_he(32) <= '1';
                end if; 
            end if;
        end if;
    end process;


    arp_out_reg_opcode_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_opcode_V(0) <= '0';
                arp_out_reg_opcode_V(1) <= '0';
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if (((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0))) then 
                        arp_out_reg_opcode_V(0) <= '0';
                        arp_out_reg_opcode_V(1) <= '1';
                    elsif ((icmp_ln883_fu_725_p2 = ap_const_lv1_0)) then 
                        arp_out_reg_opcode_V(0) <= '1';
                        arp_out_reg_opcode_V(1) <= '0';
                    end if;
                end if; 
            end if;
        end if;
    end process;


    arp_out_reg_src_ip_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_src_ip_V <= ap_const_lv32_0;
            else
                if ((((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    arp_out_reg_src_ip_V <= myIPReg_V;
                end if; 
            end if;
        end if;
    end process;


    arp_out_reg_src_mac_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_src_mac_s <= ap_const_lv48_0;
            else
                if ((((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    arp_out_reg_src_mac_s <= myMacReg_V;
                end if; 
            end if;
        end if;
    end process;


    arp_out_reg_valid_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_out_reg_valid_V <= ap_const_lv1_0;
            else
                if (((icmp_ln883_1_fu_832_p2 = ap_const_lv1_1) and (icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    arp_out_reg_valid_V <= ap_const_lv1_0;
                elsif ((((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    arp_out_reg_valid_V <= ap_const_lv1_1;
                end if; 
            end if;
        end if;
    end process;


    arp_status_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_status_reg_V <= ap_const_lv2_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if ((icmp_ln879_1_fu_1412_p2 = ap_const_lv1_1)) then 
                        arp_status_reg_V <= ap_const_lv2_0;
                    elsif (((p_Result_2_fu_1442_p3 = ap_const_lv1_1) and (icmp_ln879_1_fu_1412_p2 = ap_const_lv1_0))) then 
                        arp_status_reg_V <= ap_const_lv2_2;
                    elsif ((ap_const_boolean_1 = ap_condition_201)) then 
                        arp_status_reg_V <= ap_const_lv2_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    arp_timeout_cnt_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arp_timeout_cnt_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if ((or_ln161_fu_1478_p2 = ap_const_lv1_1)) then 
                        arp_timeout_cnt_V <= ap_const_lv32_0;
                    elsif (((icmp_ln883_6_fu_1488_p2 = ap_const_lv1_0) and (or_ln161_fu_1478_p2 = ap_const_lv1_0))) then 
                        arp_timeout_cnt_V <= add_ln700_5_fu_1494_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    arptable_addr_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                arptable_addr_reg_V <= ap_const_lv8_0;
            else
                if (((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    arptable_addr_reg_V <= select_ln174_fu_1588_p3;
                end if; 
            end if;
        end if;
    end process;


    call_for_responce_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_for_responce_re <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    call_for_responce_re <= call_for_responce_valid_V;
                end if; 
            end if;
        end if;
    end process;


    call_for_responce_re_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_for_responce_re_1 <= ap_const_lv80_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    call_for_responce_re_1 <= call_for_responce_Mac_IP_V;
                end if; 
            end if;
        end if;
    end process;


    gatewayReg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                gatewayReg_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    gatewayReg_V <= gateway_V;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_issued0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_issued0_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lookup_req_issued0_V <= lookup_req_issued_V;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_issued1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_issued1_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lookup_req_issued1_V <= lookup_req_issued0_V;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_issued_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_issued_V <= ap_const_lv32_0;
            else
                if (((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    lookup_req_issued_V <= select_ln181_fu_1624_p3;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_reg_V <= ap_const_lv32_0;
            else
                if (((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    lookup_req_reg_V <= lookup_req_V;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_valid_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_valid_reg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lookup_req_valid_reg <= lookup_req_valid_reg_2;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_valid_reg_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_valid_reg_1 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if ((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_1)) then 
                        lookup_req_valid_reg_1 <= ap_const_lv1_0;
                    elsif ((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_0)) then 
                        lookup_req_valid_reg_1 <= icmp_ln178_fu_1606_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lookup_req_valid_reg_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_req_valid_reg_2 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lookup_req_valid_reg_2 <= lookup_req_valid_reg_1;
                end if; 
            end if;
        end if;
    end process;


    lookup_result_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lookup_result_reg_V <= ap_const_lv48_0;
            else
                if ((((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_7_fu_1552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    lookup_result_reg_V <= arptable_data_V(79 downto 32);
                end if; 
            end if;
        end if;
    end process;


    myIPReg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                myIPReg_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    myIPReg_V <= myIP_V;
                end if; 
            end if;
        end if;
    end process;


    myMacReg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                myMacReg_V <= ap_const_lv48_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    myMacReg_V <= myMac_V;
                end if; 
            end if;
        end if;
    end process;


    netmaskReg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                netmaskReg_V <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    netmaskReg_V <= netmask_V;
                end if; 
            end if;
        end if;
    end process;


    send_req_fifo_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_req_fifo_V_0 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_req_fifo_V_0 <= ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8;
                end if; 
            end if;
        end if;
    end process;


    send_req_fifo_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_req_fifo_V_1 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_req_fifo_V_1 <= ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8;
                end if; 
            end if;
        end if;
    end process;


    send_req_fifo_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_req_fifo_V_2 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_req_fifo_V_2 <= ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8;
                end if; 
            end if;
        end if;
    end process;


    send_req_fifo_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_req_fifo_V_3 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_req_fifo_V_3 <= ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8;
                end if; 
            end if;
        end if;
    end process;


    send_req_fifo_rdidx_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_req_fifo_rdidx_s <= ap_const_lv2_0;
            else
                if (((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_req_fifo_rdidx_s <= add_ln700_fu_816_p2;
                end if; 
            end if;
        end if;
    end process;


    send_req_fifo_wridx_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_req_fifo_wridx_s <= ap_const_lv2_0;
            else
                if ((((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    send_req_fifo_wridx_s <= grp_fu_591_p2;
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_ip_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_ip_V_1 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_ip_V_1 <= ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4;
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_ip_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_ip_V_2 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_ip_V_2 <= ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4;
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_ip_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_ip_V_3 <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_ip_V_3 <= ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4;
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_ip_V_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_ip_V_s <= ap_const_lv32_0;
            else
                if (((ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_ip_V_s <= ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4;
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_mac_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_mac_V <= ap_const_lv48_0;
            else
                if (((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1) and (t_V_2_load_fu_760_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_mac_V <= call_for_responce_re_1(79 downto 32);
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_mac_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_mac_V_1 <= ap_const_lv48_0;
            else
                if (((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (t_V_2_load_fu_760_p1 = ap_const_lv2_1))) then 
                    send_resp_fifo_mac_V_1 <= call_for_responce_re_1(79 downto 32);
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_mac_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_mac_V_2 <= ap_const_lv48_0;
            else
                if (((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1) and (t_V_2_load_fu_760_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_mac_V_2 <= call_for_responce_re_1(79 downto 32);
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_mac_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_mac_V_3 <= ap_const_lv48_0;
            else
                if (((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1) and (t_V_2_load_fu_760_p1 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_mac_V_3 <= call_for_responce_re_1(79 downto 32);
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_rdidx_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_rdidx <= ap_const_lv2_0;
            else
                if (((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_rdidx <= add_ln700_1_fu_934_p2;
                end if; 
            end if;
        end if;
    end process;


    send_resp_fifo_wridx_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                send_resp_fifo_wridx <= ap_const_lv2_0;
            else
                if (((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    send_resp_fifo_wridx <= add_ln700_2_fu_1140_p2;
                end if; 
            end if;
        end if;
    end process;

    arp_out_reg_fixed_he(1 downto 0) <= "00";
    arp_out_reg_fixed_he(8 downto 3) <= "000000";
    arp_out_reg_fixed_he(26 downto 11) <= "0000000000000000";
    arp_out_reg_fixed_he(31 downto 28) <= "0000";
    arp_out_reg_fixed_he(33) <= '0';
    arp_out_reg_opcode_V(3 downto 2) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_1_fu_934_p2 <= std_logic_vector(unsigned(send_resp_fifo_rdidx) + unsigned(ap_const_lv2_1));
    add_ln700_2_fu_1140_p2 <= std_logic_vector(unsigned(send_resp_fifo_wridx) + unsigned(ap_const_lv2_1));
    add_ln700_5_fu_1494_p2 <= std_logic_vector(unsigned(arp_timeout_cnt_V) + unsigned(ap_const_lv32_1));
    add_ln700_fu_816_p2 <= std_logic_vector(unsigned(send_req_fifo_rdidx_s) + unsigned(ap_const_lv2_1));
    and_ln142_fu_1164_p2 <= (icmp_ln883_3_fu_1158_p2 and icmp_ln883_2_fu_1152_p2);
    and_ln321_1_fu_1076_p2 <= (icmp_ln321_3_fu_1052_p2 and and_ln321_fu_1070_p2);
    and_ln321_2_fu_1253_p2 <= (grp_fu_586_p2 and grp_fu_581_p2);
    and_ln321_3_fu_1259_p2 <= (grp_fu_576_p2 and and_ln321_2_fu_1253_p2);
    and_ln321_4_fu_1372_p2 <= (grp_fu_586_p2 and grp_fu_581_p2);
    and_ln321_5_fu_1378_p2 <= (grp_fu_576_p2 and and_ln321_4_fu_1372_p2);
    and_ln321_fu_1070_p2 <= (icmp_ln321_5_fu_1064_p2 and icmp_ln321_4_fu_1058_p2);
    and_ln879_fu_1568_p2 <= (xor_ln879_fu_1562_p2 and netmaskReg_V);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_condition_201_assign_proc : process(icmp_ln879_1_fu_1412_p2, p_Result_2_fu_1442_p3, icmp_ln883_5_fu_1454_p2)
    begin
                ap_condition_201 <= ((icmp_ln883_5_fu_1454_p2 = ap_const_lv1_0) and (p_Result_2_fu_1442_p3 = ap_const_lv1_0) and (icmp_ln879_1_fu_1412_p2 = ap_const_lv1_0));
    end process;


    ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8_assign_proc : process(ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6, ap_CS_fsm_state1, grp_fu_536_p2, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 <= ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
        elsif ((((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 <= grp_fu_536_p2;
        else 
            ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6_assign_proc : process(ap_CS_fsm_state1, icmp_ln883_fu_725_p2, icmp_ln883_1_fu_832_p2)
    begin
        if ((((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_1_fu_832_p2 = ap_const_lv1_1) and (icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 <= ap_const_lv1_0;
        elsif (((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8_assign_proc : process(send_req_fifo_V_0, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, select_ln321_7_fu_1210_p3, select_ln321_14_fu_1329_p3)
    begin
        if (((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 <= select_ln321_14_fu_1329_p3;
        elsif ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 <= send_req_fifo_V_0;
        elsif (((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 <= select_ln321_7_fu_1210_p3;
        else 
            ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8_assign_proc : process(ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, grp_fu_549_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 <= ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
        elsif ((((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 <= grp_fu_549_p2;
        else 
            ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8_assign_proc : process(send_req_fifo_V_1, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, select_ln321_9_fu_1227_p3, select_ln321_16_fu_1346_p3)
    begin
        if (((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 <= select_ln321_16_fu_1346_p3;
        elsif ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 <= send_req_fifo_V_1;
        elsif (((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 <= select_ln321_9_fu_1227_p3;
        else 
            ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8_assign_proc : process(ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, grp_fu_562_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 <= ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
        elsif ((((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 <= grp_fu_562_p2;
        else 
            ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8_assign_proc : process(send_req_fifo_V_2, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, select_ln321_11_fu_1244_p3, select_ln321_18_fu_1363_p3)
    begin
        if (((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 <= select_ln321_18_fu_1363_p3;
        elsif ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 <= send_req_fifo_V_2;
        elsif (((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 <= select_ln321_11_fu_1244_p3;
        else 
            ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8_assign_proc : process(ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, or_ln321_9_fu_1265_p2, or_ln321_14_fu_1384_p2)
    begin
        if (((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 <= or_ln321_14_fu_1384_p2;
        elsif ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 <= ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
        elsif (((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 <= or_ln321_9_fu_1265_p2;
        else 
            ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8_assign_proc : process(send_req_fifo_V_3, ap_CS_fsm_state1, and_ln142_fu_1164_p2, icmp_ln883_4_fu_1293_p2, ret_V_fu_1323_p2, select_ln321_13_fu_1280_p3, select_ln321_20_fu_1399_p3)
    begin
        if (((ret_V_fu_1323_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 <= select_ln321_20_fu_1399_p3;
        elsif ((((ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ret_V_fu_1323_p2 = ap_const_lv1_0) and (icmp_ln883_4_fu_1293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_4_fu_1293_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 <= send_req_fifo_V_3;
        elsif (((ap_const_lv1_0 = and_ln142_fu_1164_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 <= select_ln321_13_fu_1280_p3;
        else 
            ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4_assign_proc : process(ap_CS_fsm_state1, ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6, call_for_responce_re_2_load_fu_952_p1, or_ln321_2_fu_1022_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 <= ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 <= or_ln321_2_fu_1022_p2;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 <= "X";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4_assign_proc : process(send_resp_fifo_ip_V_2, ap_CS_fsm_state1, call_for_responce_re_2_load_fu_952_p1, select_ln321_4_fu_1043_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 <= send_resp_fifo_ip_V_2;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 <= select_ln321_4_fu_1043_p3;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4_assign_proc : process(ap_CS_fsm_state1, ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6, call_for_responce_re_2_load_fu_952_p1, or_ln321_4_fu_1082_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 <= ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 <= or_ln321_4_fu_1082_p2;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 <= "X";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4_assign_proc : process(send_resp_fifo_ip_V_3, ap_CS_fsm_state1, call_for_responce_re_2_load_fu_952_p1, select_ln321_6_fu_1097_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 <= send_resp_fifo_ip_V_3;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 <= select_ln321_6_fu_1097_p3;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6_assign_proc : process(ap_CS_fsm_state1, icmp_ln883_fu_725_p2, icmp_ln883_1_fu_832_p2)
    begin
        if (((icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (icmp_ln883_1_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 <= ap_const_lv1_1;
        elsif ((((icmp_ln883_1_fu_832_p2 = ap_const_lv1_1) and (icmp_ln883_fu_725_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln883_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4_assign_proc : process(ap_CS_fsm_state1, ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6, or_ln321_fu_970_p2, call_for_responce_re_2_load_fu_952_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 <= ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 <= or_ln321_fu_970_p2;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 <= "X";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4_assign_proc : process(send_resp_fifo_ip_V_s, ap_CS_fsm_state1, call_for_responce_re_2_load_fu_952_p1, select_ln321_fu_977_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 <= send_resp_fifo_ip_V_s;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 <= select_ln321_fu_977_p3;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4_assign_proc : process(ap_CS_fsm_state1, ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6, call_for_responce_re_2_load_fu_952_p1, or_ln321_1_fu_992_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 <= ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 <= or_ln321_1_fu_992_p2;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 <= "X";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4_assign_proc : process(send_resp_fifo_ip_V_1, ap_CS_fsm_state1, call_for_responce_re_2_load_fu_952_p1, select_ln321_2_fu_1007_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 <= send_resp_fifo_ip_V_1;
            elsif ((call_for_responce_re_2_load_fu_952_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 <= select_ln321_2_fu_1007_p3;
            else 
                ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    arp_out_data_V <= (((((((((arp_out_reg_dst_mac_s & myMacReg_V) & ap_const_lv16_806) & zext_ln215_fu_646_p1) & zext_ln215_1_fu_654_p1) & arp_out_reg_src_mac_s) & arp_out_reg_src_ip_V) & arp_out_reg_dst_mac_s) & arp_out_reg_dst_ip_V) & ap_const_lv176_lc_1);
    arp_out_keep_V <= 
        ap_const_lv64_FFFFFFFFFFFFFFF0 when (arp_out_reg_valid_V(0) = '1') else 
        ap_const_lv64_0;
    arp_out_last_V <= arp_out_reg_valid_V;
    arp_out_valid_V <= arp_out_reg_valid_V;
    arp_status_V <= arp_status_reg_V;
    arptable_addr_V <= arptable_addr_reg_V;
    call_for_responce_re_2_load_fu_952_p1 <= call_for_responce_re;
    grp_fu_531_p2 <= "1" when (send_req_fifo_wridx_s = ap_const_lv2_0) else "0";
    grp_fu_536_p2 <= (grp_fu_531_p2 or ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6);
    grp_fu_544_p2 <= "1" when (send_req_fifo_wridx_s = ap_const_lv2_1) else "0";
    grp_fu_549_p2 <= (grp_fu_544_p2 or ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6);
    grp_fu_557_p2 <= "1" when (send_req_fifo_wridx_s = ap_const_lv2_2) else "0";
    grp_fu_562_p2 <= (grp_fu_557_p2 or ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6);
    grp_fu_570_p2 <= (grp_fu_544_p2 or grp_fu_531_p2);
    grp_fu_576_p2 <= "0" when (send_req_fifo_wridx_s = ap_const_lv2_2) else "1";
    grp_fu_581_p2 <= "0" when (send_req_fifo_wridx_s = ap_const_lv2_1) else "1";
    grp_fu_586_p2 <= "0" when (send_req_fifo_wridx_s = ap_const_lv2_0) else "1";
    grp_fu_591_p2 <= std_logic_vector(unsigned(send_req_fifo_wridx_s) + unsigned(ap_const_lv2_1));
    icmp_ln178_fu_1606_p2 <= "0" when (lookup_req_reg_V = lookup_req_V) else "1";
    icmp_ln321_1_fu_986_p2 <= "1" when (send_resp_fifo_wridx = ap_const_lv2_1) else "0";
    icmp_ln321_2_fu_1016_p2 <= "1" when (send_resp_fifo_wridx = ap_const_lv2_2) else "0";
    icmp_ln321_3_fu_1052_p2 <= "0" when (send_resp_fifo_wridx = ap_const_lv2_2) else "1";
    icmp_ln321_4_fu_1058_p2 <= "0" when (send_resp_fifo_wridx = ap_const_lv2_1) else "1";
    icmp_ln321_5_fu_1064_p2 <= "0" when (send_resp_fifo_wridx = ap_const_lv2_0) else "1";
    icmp_ln321_fu_964_p2 <= "1" when (send_resp_fifo_wridx = ap_const_lv2_0) else "0";
    icmp_ln879_1_fu_1412_p2 <= "1" when (lookup_req_issued1_V = trunc_ln357_fu_1408_p1) else "0";
    icmp_ln879_2_fu_1574_p2 <= "1" when (and_ln879_fu_1568_p2 = ap_const_lv32_0) else "0";
    icmp_ln879_fu_1303_p2 <= "1" when (trunc_ln647_2_fu_1299_p1 = ap_const_lv29_0) else "0";
    icmp_ln883_1_fu_832_p2 <= "1" when (send_resp_fifo_rdidx = send_resp_fifo_wridx) else "0";
    icmp_ln883_2_fu_1152_p2 <= "1" when (myMacReg_V = myMac_V) else "0";
    icmp_ln883_3_fu_1158_p2 <= "1" when (myIPReg_V = myIP_V) else "0";
    icmp_ln883_4_fu_1293_p2 <= "1" when (trunc_ln647_1_fu_1289_p1 = lookup_req_issued1_V) else "0";
    icmp_ln883_5_fu_1454_p2 <= "1" when (trunc_ln647_3_fu_1450_p1 = ap_const_lv8_0) else "0";
    icmp_ln883_6_fu_1488_p2 <= "1" when (trunc_ln647_4_fu_1484_p1 = ap_const_lv8_0) else "0";
    icmp_ln883_7_fu_1552_p2 <= "1" when (trunc_ln647_5_fu_1548_p1 = ap_const_lv8_0) else "0";
    icmp_ln883_fu_725_p2 <= "1" when (send_req_fifo_rdidx_s = send_req_fifo_wridx_s) else "0";
    icmp_ln9_1_fu_866_p2 <= "1" when (send_resp_fifo_rdidx = ap_const_lv2_1) else "0";
    icmp_ln9_2_fu_872_p2 <= "1" when (send_resp_fifo_rdidx = ap_const_lv2_2) else "0";
    icmp_ln9_fu_860_p2 <= "1" when (send_resp_fifo_rdidx = ap_const_lv2_0) else "0";
    lookup_result_V <= lookup_result_reg_V;
    or_ln161_fu_1478_p2 <= (lookup_req_valid_reg or icmp_ln879_1_fu_1412_p2);
    or_ln321_14_fu_1384_p2 <= (ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 or and_ln321_5_fu_1378_p2);
    or_ln321_1_fu_992_p2 <= (icmp_ln321_1_fu_986_p2 or ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6);
    or_ln321_2_fu_1022_p2 <= (icmp_ln321_2_fu_1016_p2 or ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6);
    or_ln321_3_fu_1029_p2 <= (icmp_ln321_fu_964_p2 or icmp_ln321_1_fu_986_p2);
    or_ln321_4_fu_1082_p2 <= (ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 or and_ln321_1_fu_1076_p2);
    or_ln321_9_fu_1265_p2 <= (ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 or and_ln321_3_fu_1259_p2);
    or_ln321_fu_970_p2 <= (icmp_ln321_fu_964_p2 or ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6);
    or_ln9_fu_886_p2 <= (icmp_ln9_2_fu_872_p2 or icmp_ln9_1_fu_866_p2);
    p_Result_2_fu_1442_p3 <= arp_timeout_cnt_V(31 downto 31);
    ret_V_fu_1323_p2 <= (rhs_V_fu_1317_p2 or lookup_req_valid_reg);
    rhs_V_fu_1317_p2 <= (tmp_fu_1309_p3 and icmp_ln879_fu_1303_p2);
    select_ln174_fu_1588_p3 <= 
        trunc_ln647_5_fu_1548_p1 when (icmp_ln879_2_fu_1574_p2(0) = '1') else 
        trunc_ln647_6_fu_1584_p1;
    select_ln181_fu_1624_p3 <= 
        lookup_req_V when (icmp_ln879_2_fu_1574_p2(0) = '1') else 
        gatewayReg_V;
    select_ln321_10_fu_1236_p3 <= 
        myIP_V when (grp_fu_557_p2(0) = '1') else 
        send_req_fifo_V_2;
    select_ln321_11_fu_1244_p3 <= 
        send_req_fifo_V_2 when (grp_fu_570_p2(0) = '1') else 
        select_ln321_10_fu_1236_p3;
    select_ln321_12_fu_1272_p3 <= 
        send_req_fifo_V_3 when (grp_fu_557_p2(0) = '1') else 
        myIP_V;
    select_ln321_13_fu_1280_p3 <= 
        send_req_fifo_V_3 when (grp_fu_570_p2(0) = '1') else 
        select_ln321_12_fu_1272_p3;
    select_ln321_14_fu_1329_p3 <= 
        lookup_req_issued_V when (grp_fu_531_p2(0) = '1') else 
        send_req_fifo_V_0;
    select_ln321_15_fu_1338_p3 <= 
        lookup_req_issued_V when (grp_fu_544_p2(0) = '1') else 
        send_req_fifo_V_1;
    select_ln321_16_fu_1346_p3 <= 
        send_req_fifo_V_1 when (grp_fu_531_p2(0) = '1') else 
        select_ln321_15_fu_1338_p3;
    select_ln321_17_fu_1355_p3 <= 
        lookup_req_issued_V when (grp_fu_557_p2(0) = '1') else 
        send_req_fifo_V_2;
    select_ln321_18_fu_1363_p3 <= 
        send_req_fifo_V_2 when (grp_fu_570_p2(0) = '1') else 
        select_ln321_17_fu_1355_p3;
    select_ln321_19_fu_1391_p3 <= 
        send_req_fifo_V_3 when (grp_fu_557_p2(0) = '1') else 
        lookup_req_issued_V;
    select_ln321_1_fu_999_p3 <= 
        trunc_ln647_fu_960_p1 when (icmp_ln321_1_fu_986_p2(0) = '1') else 
        send_resp_fifo_ip_V_1;
    select_ln321_20_fu_1399_p3 <= 
        send_req_fifo_V_3 when (grp_fu_570_p2(0) = '1') else 
        select_ln321_19_fu_1391_p3;
    select_ln321_2_fu_1007_p3 <= 
        send_resp_fifo_ip_V_1 when (icmp_ln321_fu_964_p2(0) = '1') else 
        select_ln321_1_fu_999_p3;
    select_ln321_3_fu_1035_p3 <= 
        trunc_ln647_fu_960_p1 when (icmp_ln321_2_fu_1016_p2(0) = '1') else 
        send_resp_fifo_ip_V_2;
    select_ln321_4_fu_1043_p3 <= 
        send_resp_fifo_ip_V_2 when (or_ln321_3_fu_1029_p2(0) = '1') else 
        select_ln321_3_fu_1035_p3;
    select_ln321_5_fu_1089_p3 <= 
        send_resp_fifo_ip_V_3 when (icmp_ln321_2_fu_1016_p2(0) = '1') else 
        trunc_ln647_fu_960_p1;
    select_ln321_6_fu_1097_p3 <= 
        send_resp_fifo_ip_V_3 when (or_ln321_3_fu_1029_p2(0) = '1') else 
        select_ln321_5_fu_1089_p3;
    select_ln321_7_fu_1210_p3 <= 
        myIP_V when (grp_fu_531_p2(0) = '1') else 
        send_req_fifo_V_0;
    select_ln321_8_fu_1219_p3 <= 
        myIP_V when (grp_fu_544_p2(0) = '1') else 
        send_req_fifo_V_1;
    select_ln321_9_fu_1227_p3 <= 
        send_req_fifo_V_1 when (grp_fu_531_p2(0) = '1') else 
        select_ln321_8_fu_1219_p3;
    select_ln321_fu_977_p3 <= 
        trunc_ln647_fu_960_p1 when (icmp_ln321_fu_964_p2(0) = '1') else 
        send_resp_fifo_ip_V_s;
    select_ln9_1_fu_892_p3 <= 
        send_resp_fifo_mac_V when (icmp_ln9_fu_860_p2(0) = '1') else 
        send_resp_fifo_mac_V_3;
    select_ln9_2_fu_900_p3 <= 
        select_ln9_fu_878_p3 when (or_ln9_fu_886_p2(0) = '1') else 
        select_ln9_1_fu_892_p3;
    select_ln9_fu_878_p3 <= 
        send_resp_fifo_mac_V_2 when (icmp_ln9_2_fu_872_p2(0) = '1') else 
        send_resp_fifo_mac_V_1;
    t_V_2_load_fu_760_p1 <= send_resp_fifo_wridx;
    tmp_fu_1309_p3 <= arp_timeout_cnt_V(29 downto 29);
    trunc_ln357_fu_1408_p1 <= arptable_data_V(32 - 1 downto 0);
    trunc_ln647_1_fu_1289_p1 <= arptable_data_V(32 - 1 downto 0);
    trunc_ln647_2_fu_1299_p1 <= arp_timeout_cnt_V(29 - 1 downto 0);
    trunc_ln647_3_fu_1450_p1 <= lookup_req_V(8 - 1 downto 0);
    trunc_ln647_4_fu_1484_p1 <= lookup_req_V(8 - 1 downto 0);
    trunc_ln647_5_fu_1548_p1 <= lookup_req_V(8 - 1 downto 0);
    trunc_ln647_6_fu_1584_p1 <= gatewayReg_V(8 - 1 downto 0);
    trunc_ln647_fu_960_p1 <= call_for_responce_re_1(32 - 1 downto 0);
    xor_ln879_fu_1562_p2 <= (myIPReg_V xor lookup_req_V);
    zext_ln215_1_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arp_out_reg_opcode_V),16));
    zext_ln215_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arp_out_reg_fixed_he),48));
end behav;
