@W: MT530 :"c:\users\yash umale\documents\8th sem\final year project\phase 2\source code\usb-superspeed-data-acquisition\phase 2\technology independent coding styles\libero soc projects\dlatch\hdl\dlatch.vhd":33:8:33:9|Found inferred clock dlatch|enable which controls 1 sequential elements including y. This clock has no specified timing constraint which may adversely impact design performance. 
