/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire [33:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_17z[3] ? celloutsig_1_5z[2] : celloutsig_1_11z[3];
  assign celloutsig_0_17z = celloutsig_0_16z ? celloutsig_0_2z[0] : celloutsig_0_0z;
  assign celloutsig_1_2z = ~in_data[160];
  assign celloutsig_0_48z = celloutsig_0_21z[10] ^ celloutsig_0_47z;
  assign celloutsig_0_16z = _00_ ^ celloutsig_0_3z[0];
  assign celloutsig_1_17z = { celloutsig_1_5z[4:2], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z } + { celloutsig_1_14z[17], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_12z[12:1] + celloutsig_0_10z[13:2];
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 3'h0;
    else _09_ <= celloutsig_0_1z[4:2];
  assign { _01_[2], _00_, _01_[0] } = _09_;
  assign celloutsig_0_4z = in_data[40:34] * { celloutsig_0_1z[5:0], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[6], celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_4z } * in_data[185:181];
  assign celloutsig_1_8z = { celloutsig_1_7z[9:8], celloutsig_1_2z } * { in_data[191:190], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_0z[3:2], celloutsig_1_8z, celloutsig_1_9z } * { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_5z[2:1], celloutsig_1_0z } * { celloutsig_1_3z[6], celloutsig_1_0z[5:1], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_7z[10:5], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z } * { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_0z[4:2] * celloutsig_1_14z[8:6];
  assign celloutsig_0_10z = { in_data[26:8], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, _01_[2], _00_, _01_[0] } * { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_2z[7:3], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z } * { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[65:61], celloutsig_0_0z, celloutsig_0_0z } * { in_data[46:41], celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[83:79] * in_data[92:88];
  assign celloutsig_1_3z[6] = in_data[116] ? celloutsig_1_0z[2] : in_data[126];
  assign celloutsig_1_7z = celloutsig_1_5z[0] ? { celloutsig_1_5z[3:1], 1'h1, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z[4:1], 1'h1 } : in_data[157:147];
  assign celloutsig_1_0z = - in_data[159:154];
  assign celloutsig_0_7z = ~ celloutsig_0_6z[8:2];
  assign celloutsig_0_2z = ~ in_data[52:43];
  assign celloutsig_0_47z = | { celloutsig_0_1z[3:0], celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[2] & in_data[21];
  assign celloutsig_1_1z = in_data[152] & celloutsig_1_0z[2];
  assign celloutsig_0_5z = celloutsig_0_4z[4] & in_data[38];
  assign celloutsig_1_4z = in_data[113] & celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_5z[3] & celloutsig_1_5z[1];
  assign celloutsig_1_9z = celloutsig_1_8z[0] & celloutsig_1_6z;
  assign celloutsig_0_8z = celloutsig_0_7z[1] & celloutsig_0_4z[1];
  assign celloutsig_0_11z = celloutsig_0_2z[3] & celloutsig_0_5z;
  assign celloutsig_0_14z = celloutsig_0_0z & celloutsig_0_5z;
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_2z[8:5], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign _01_[1] = _00_;
  assign celloutsig_1_3z[5:0] = celloutsig_1_0z;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
