// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TrackletCalculator_L1L2F,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.471875,HLS_SYN_LAT=128,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=47,HLS_SYN_FF=3215,HLS_SYN_LUT=3385,HLS_VERSION=2020_1}" *)

module TrackletCalculator_L1L2F (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        innerStubs_0_dataarray_data_V_address0,
        innerStubs_0_dataarray_data_V_ce0,
        innerStubs_0_dataarray_data_V_q0,
        outerStubs_0_dataarray_data_V_address0,
        outerStubs_0_dataarray_data_V_ce0,
        outerStubs_0_dataarray_data_V_q0,
        stubPairs_0_dataarray_data_V_address0,
        stubPairs_0_dataarray_data_V_ce0,
        stubPairs_0_dataarray_data_V_q0,
        stubPairs_1_dataarray_data_V_address0,
        stubPairs_1_dataarray_data_V_ce0,
        stubPairs_1_dataarray_data_V_q0,
        stubPairs_2_dataarray_data_V_address0,
        stubPairs_2_dataarray_data_V_ce0,
        stubPairs_2_dataarray_data_V_q0,
        stubPairs_3_dataarray_data_V_address0,
        stubPairs_3_dataarray_data_V_ce0,
        stubPairs_3_dataarray_data_V_q0,
        stubPairs_4_dataarray_data_V_address0,
        stubPairs_4_dataarray_data_V_ce0,
        stubPairs_4_dataarray_data_V_q0,
        stubPairs_5_dataarray_data_V_address0,
        stubPairs_5_dataarray_data_V_ce0,
        stubPairs_5_dataarray_data_V_q0,
        stubPairs_6_dataarray_data_V_address0,
        stubPairs_6_dataarray_data_V_ce0,
        stubPairs_6_dataarray_data_V_q0,
        stubPairs_7_dataarray_data_V_address0,
        stubPairs_7_dataarray_data_V_ce0,
        stubPairs_7_dataarray_data_V_q0,
        stubPairs_8_dataarray_data_V_address0,
        stubPairs_8_dataarray_data_V_ce0,
        stubPairs_8_dataarray_data_V_q0,
        stubPairs_0_nentries_0_V,
        stubPairs_0_nentries_1_V,
        stubPairs_1_nentries_0_V,
        stubPairs_1_nentries_1_V,
        stubPairs_2_nentries_0_V,
        stubPairs_2_nentries_1_V,
        stubPairs_3_nentries_0_V,
        stubPairs_3_nentries_1_V,
        stubPairs_4_nentries_0_V,
        stubPairs_4_nentries_1_V,
        stubPairs_5_nentries_0_V,
        stubPairs_5_nentries_1_V,
        stubPairs_6_nentries_0_V,
        stubPairs_6_nentries_1_V,
        stubPairs_7_nentries_0_V,
        stubPairs_7_nentries_1_V,
        stubPairs_8_nentries_0_V,
        stubPairs_8_nentries_1_V,
        bx_o_V,
        bx_o_V_ap_vld,
        trackletParameters_dataarray_data_V_address0,
        trackletParameters_dataarray_data_V_ce0,
        trackletParameters_dataarray_data_V_we0,
        trackletParameters_dataarray_data_V_d0,
        projout_barrel_ps_13_dataarray_data_V_address0,
        projout_barrel_ps_13_dataarray_data_V_ce0,
        projout_barrel_ps_13_dataarray_data_V_we0,
        projout_barrel_ps_13_dataarray_data_V_d0,
        projout_barrel_2s_1_dataarray_data_V_address0,
        projout_barrel_2s_1_dataarray_data_V_ce0,
        projout_barrel_2s_1_dataarray_data_V_we0,
        projout_barrel_2s_1_dataarray_data_V_d0,
        projout_barrel_2s_5_dataarray_data_V_address0,
        projout_barrel_2s_5_dataarray_data_V_ce0,
        projout_barrel_2s_5_dataarray_data_V_we0,
        projout_barrel_2s_5_dataarray_data_V_d0,
        projout_barrel_2s_9_dataarray_data_V_address0,
        projout_barrel_2s_9_dataarray_data_V_ce0,
        projout_barrel_2s_9_dataarray_data_V_we0,
        projout_barrel_2s_9_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [9:0] innerStubs_0_dataarray_data_V_address0;
output   innerStubs_0_dataarray_data_V_ce0;
input  [35:0] innerStubs_0_dataarray_data_V_q0;
output  [9:0] outerStubs_0_dataarray_data_V_address0;
output   outerStubs_0_dataarray_data_V_ce0;
input  [35:0] outerStubs_0_dataarray_data_V_q0;
output  [7:0] stubPairs_0_dataarray_data_V_address0;
output   stubPairs_0_dataarray_data_V_ce0;
input  [13:0] stubPairs_0_dataarray_data_V_q0;
output  [7:0] stubPairs_1_dataarray_data_V_address0;
output   stubPairs_1_dataarray_data_V_ce0;
input  [13:0] stubPairs_1_dataarray_data_V_q0;
output  [7:0] stubPairs_2_dataarray_data_V_address0;
output   stubPairs_2_dataarray_data_V_ce0;
input  [13:0] stubPairs_2_dataarray_data_V_q0;
output  [7:0] stubPairs_3_dataarray_data_V_address0;
output   stubPairs_3_dataarray_data_V_ce0;
input  [13:0] stubPairs_3_dataarray_data_V_q0;
output  [7:0] stubPairs_4_dataarray_data_V_address0;
output   stubPairs_4_dataarray_data_V_ce0;
input  [13:0] stubPairs_4_dataarray_data_V_q0;
output  [7:0] stubPairs_5_dataarray_data_V_address0;
output   stubPairs_5_dataarray_data_V_ce0;
input  [13:0] stubPairs_5_dataarray_data_V_q0;
output  [7:0] stubPairs_6_dataarray_data_V_address0;
output   stubPairs_6_dataarray_data_V_ce0;
input  [13:0] stubPairs_6_dataarray_data_V_q0;
output  [7:0] stubPairs_7_dataarray_data_V_address0;
output   stubPairs_7_dataarray_data_V_ce0;
input  [13:0] stubPairs_7_dataarray_data_V_q0;
output  [7:0] stubPairs_8_dataarray_data_V_address0;
output   stubPairs_8_dataarray_data_V_ce0;
input  [13:0] stubPairs_8_dataarray_data_V_q0;
input  [6:0] stubPairs_0_nentries_0_V;
input  [6:0] stubPairs_0_nentries_1_V;
input  [6:0] stubPairs_1_nentries_0_V;
input  [6:0] stubPairs_1_nentries_1_V;
input  [6:0] stubPairs_2_nentries_0_V;
input  [6:0] stubPairs_2_nentries_1_V;
input  [6:0] stubPairs_3_nentries_0_V;
input  [6:0] stubPairs_3_nentries_1_V;
input  [6:0] stubPairs_4_nentries_0_V;
input  [6:0] stubPairs_4_nentries_1_V;
input  [6:0] stubPairs_5_nentries_0_V;
input  [6:0] stubPairs_5_nentries_1_V;
input  [6:0] stubPairs_6_nentries_0_V;
input  [6:0] stubPairs_6_nentries_1_V;
input  [6:0] stubPairs_7_nentries_0_V;
input  [6:0] stubPairs_7_nentries_1_V;
input  [6:0] stubPairs_8_nentries_0_V;
input  [6:0] stubPairs_8_nentries_1_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [9:0] trackletParameters_dataarray_data_V_address0;
output   trackletParameters_dataarray_data_V_ce0;
output   trackletParameters_dataarray_data_V_we0;
output  [69:0] trackletParameters_dataarray_data_V_d0;
output  [7:0] projout_barrel_ps_13_dataarray_data_V_address0;
output   projout_barrel_ps_13_dataarray_data_V_ce0;
output   projout_barrel_ps_13_dataarray_data_V_we0;
output  [59:0] projout_barrel_ps_13_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_1_dataarray_data_V_address0;
output   projout_barrel_2s_1_dataarray_data_V_ce0;
output   projout_barrel_2s_1_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_1_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_5_dataarray_data_V_address0;
output   projout_barrel_2s_5_dataarray_data_V_ce0;
output   projout_barrel_2s_5_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_5_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_9_dataarray_data_V_address0;
output   projout_barrel_2s_9_dataarray_data_V_ce0;
output   projout_barrel_2s_9_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_9_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg innerStubs_0_dataarray_data_V_ce0;
reg outerStubs_0_dataarray_data_V_ce0;
reg stubPairs_0_dataarray_data_V_ce0;
reg stubPairs_1_dataarray_data_V_ce0;
reg stubPairs_2_dataarray_data_V_ce0;
reg stubPairs_3_dataarray_data_V_ce0;
reg stubPairs_4_dataarray_data_V_ce0;
reg stubPairs_5_dataarray_data_V_ce0;
reg stubPairs_6_dataarray_data_V_ce0;
reg stubPairs_7_dataarray_data_V_ce0;
reg stubPairs_8_dataarray_data_V_ce0;
reg trackletParameters_dataarray_data_V_ce0;
reg trackletParameters_dataarray_data_V_we0;
reg projout_barrel_ps_13_dataarray_data_V_ce0;
reg projout_barrel_ps_13_dataarray_data_V_we0;
reg projout_barrel_2s_1_dataarray_data_V_ce0;
reg projout_barrel_2s_1_dataarray_data_V_we0;
reg projout_barrel_2s_5_dataarray_data_V_ce0;
reg projout_barrel_2s_5_dataarray_data_V_we0;
reg projout_barrel_2s_9_dataarray_data_V_ce0;
reg projout_barrel_2s_9_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln560_fu_1344_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
reg    bx_o_V_1_ack_in;
reg    ap_block_state23_pp0_stage0_iter21;
reg    ap_enable_reg_pp0_iter21;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [8:0] LUT_drinv_V_address0;
reg    LUT_drinv_V_ce0;
wire   [16:0] LUT_drinv_V_q0;
reg   [0:0] do_init_reg_926;
reg   [2:0] bx_V8_rewind_reg_942;
reg   [6:0] iSP_V7_reg_956;
reg   [2:0] bx_V8_phi_reg_970;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter1_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter2_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter3_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter4_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter5_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter6_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter7_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter8_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter9_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter10_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter11_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter12_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter13_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter14_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter15_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter16_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter17_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter18_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter19_reg;
reg   [2:0] bx_V8_phi_reg_970_pp0_iter20_reg;
reg   [6:0] t_V_36_reg_984;
reg   [6:0] t_V_95_reg_998;
reg   [6:0] t_V_44_reg_1012;
reg   [6:0] t_V_53_reg_1026;
reg   [6:0] t_V_62_reg_1040;
reg   [6:0] t_V_71_reg_1054;
wire   [0:0] trunc_ln209_fu_1214_p1;
reg   [0:0] trunc_ln209_reg_4349;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter1_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter2_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter3_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter4_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter5_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter6_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter7_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter8_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter9_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter10_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter11_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter12_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter13_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter14_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter15_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter16_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter17_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter18_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter19_reg;
reg   [0:0] trunc_ln209_reg_4349_pp0_iter20_reg;
wire   [0:0] icmp_ln891_fu_1226_p2;
reg   [0:0] icmp_ln891_reg_4358;
wire  signed [8:0] sext_ln891_fu_1250_p1;
reg  signed [8:0] sext_ln891_reg_4365;
wire   [0:0] icmp_ln891_1_fu_1266_p2;
reg   [0:0] icmp_ln891_1_reg_4370;
wire   [8:0] sub_ln701_1_fu_1276_p2;
reg   [8:0] sub_ln701_1_reg_4375;
wire   [6:0] select_ln209_2_fu_1282_p3;
reg   [6:0] select_ln209_2_reg_4380;
wire   [6:0] select_ln209_3_fu_1290_p3;
reg   [6:0] select_ln209_3_reg_4386;
wire   [6:0] select_ln209_4_fu_1298_p3;
reg   [6:0] select_ln209_4_reg_4391;
reg   [6:0] select_ln209_4_reg_4391_pp0_iter1_reg;
wire   [6:0] select_ln209_5_fu_1306_p3;
reg   [6:0] select_ln209_5_reg_4397;
reg   [6:0] select_ln209_5_reg_4397_pp0_iter1_reg;
wire   [6:0] select_ln209_6_fu_1314_p3;
reg   [6:0] select_ln209_6_reg_4402;
reg   [6:0] select_ln209_6_reg_4402_pp0_iter1_reg;
reg   [6:0] select_ln209_6_reg_4402_pp0_iter2_reg;
wire   [6:0] select_ln209_7_fu_1322_p3;
reg   [6:0] select_ln209_7_reg_4407;
reg   [6:0] select_ln209_7_reg_4407_pp0_iter1_reg;
reg   [6:0] select_ln209_7_reg_4407_pp0_iter2_reg;
wire   [6:0] select_ln209_8_fu_1330_p3;
reg   [6:0] select_ln209_8_reg_4412;
reg   [6:0] select_ln209_8_reg_4412_pp0_iter1_reg;
reg   [6:0] select_ln209_8_reg_4412_pp0_iter2_reg;
reg   [6:0] select_ln209_8_reg_4412_pp0_iter3_reg;
wire   [6:0] iSP_V_fu_1338_p2;
reg   [6:0] iSP_V_reg_4418;
reg   [0:0] icmp_ln560_reg_4423;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter1_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter2_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter3_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter4_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter5_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter6_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter7_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter8_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter9_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter10_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter11_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter12_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter13_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter14_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter15_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter16_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter17_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter18_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter19_reg;
reg   [0:0] icmp_ln560_reg_4423_pp0_iter20_reg;
wire   [1:0] select_ln891_3_fu_1418_p3;
reg   [1:0] select_ln891_3_reg_4427;
wire   [0:0] or_ln891_2_fu_1449_p2;
reg   [0:0] or_ln891_2_reg_4432;
wire  signed [9:0] select_ln891_6_fu_1455_p3;
reg  signed [9:0] select_ln891_6_reg_4438;
wire   [2:0] select_ln891_7_fu_1510_p3;
reg   [2:0] select_ln891_7_reg_4444;
wire   [0:0] or_ln891_4_fu_1541_p2;
reg   [0:0] or_ln891_4_reg_4450;
wire   [10:0] select_ln891_10_fu_1547_p3;
reg   [10:0] select_ln891_10_reg_4456;
wire   [2:0] select_ln891_11_fu_1590_p3;
reg   [2:0] select_ln891_11_reg_4463;
wire   [0:0] or_ln891_6_fu_1620_p2;
reg   [0:0] or_ln891_6_reg_4468;
wire   [0:0] icmp_ln891_8_fu_1637_p2;
reg   [0:0] icmp_ln891_8_reg_4474;
wire   [6:0] trunc_ln701_fu_1643_p1;
reg   [6:0] trunc_ln701_reg_4479;
wire   [3:0] select_ln891_15_fu_1673_p3;
reg   [3:0] select_ln891_15_reg_4485;
reg   [3:0] select_ln891_15_reg_4485_pp0_iter5_reg;
wire   [0:0] or_ln571_fu_1704_p2;
reg   [0:0] or_ln571_reg_4490;
reg   [0:0] or_ln571_reg_4490_pp0_iter5_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter6_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter7_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter8_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter9_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter10_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter11_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter12_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter13_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter14_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter15_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter16_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter17_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter18_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter19_reg;
reg   [0:0] or_ln571_reg_4490_pp0_iter20_reg;
wire   [13:0] p_Val2_7_fu_1730_p11;
reg   [13:0] p_Val2_7_reg_4539;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter7_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter8_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter9_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter10_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter11_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter12_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter13_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter14_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter15_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter16_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter17_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter18_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter19_reg;
reg   [13:0] p_Val2_7_reg_4539_pp0_iter20_reg;
wire  signed [7:0] r_V_15_fu_1803_p3;
reg  signed [7:0] r_V_15_reg_4554;
reg   [13:0] tmp_7_reg_4559;
reg   [13:0] tmp_7_reg_4559_pp0_iter9_reg;
reg   [13:0] tmp_7_reg_4559_pp0_iter10_reg;
reg   [13:0] tmp_7_reg_4559_pp0_iter11_reg;
reg   [13:0] tmp_7_reg_4559_pp0_iter12_reg;
reg   [13:0] tmp_7_reg_4559_pp0_iter13_reg;
reg   [13:0] tmp_7_reg_4559_pp0_iter14_reg;
reg   [13:0] tmp_7_reg_4559_pp0_iter15_reg;
wire  signed [7:0] r_V_17_fu_1849_p3;
reg  signed [7:0] r_V_17_reg_4564;
wire   [15:0] dphi_V_fu_1875_p2;
reg   [15:0] dphi_V_reg_4569;
reg  signed [15:0] dphi_V_reg_4569_pp0_iter9_reg;
reg   [10:0] trunc_ln_reg_4579;
reg   [10:0] trunc_ln1354_1_reg_4584;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter9_reg;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter10_reg;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter11_reg;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter12_reg;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter13_reg;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter14_reg;
reg   [10:0] trunc_ln1354_1_reg_4584_pp0_iter15_reg;
wire   [9:0] r1abs_V_fu_1923_p2;
reg   [9:0] r1abs_V_reg_4590;
reg   [9:0] r1abs_V_reg_4590_pp0_iter10_reg;
reg   [9:0] r1abs_V_reg_4590_pp0_iter11_reg;
reg   [9:0] r1abs_V_reg_4590_pp0_iter12_reg;
reg   [9:0] r1abs_V_reg_4590_pp0_iter13_reg;
wire   [10:0] r2abs_V_fu_1932_p2;
reg   [10:0] r2abs_V_reg_4597;
reg   [10:0] r2abs_V_reg_4597_pp0_iter10_reg;
reg   [16:0] drinv_V_reg_4603;
wire   [10:0] dz_V_fu_1938_p2;
reg  signed [10:0] dz_V_reg_4609;
reg  signed [17:0] delta0_V_reg_4614;
reg  signed [17:0] delta0_V_reg_4614_pp0_iter11_reg;
reg  signed [17:0] delta0_V_reg_4614_pp0_iter12_reg;
reg  signed [17:0] delta0_V_reg_4614_pp0_iter13_reg;
reg  signed [17:0] delta0_V_reg_4614_pp0_iter14_reg;
reg   [10:0] tmp_1_reg_4621;
reg  signed [16:0] trunc_ln1503_1_reg_4626;
reg  signed [16:0] trunc_ln1503_1_reg_4626_pp0_iter11_reg;
reg  signed [16:0] trunc_ln1503_1_reg_4626_pp0_iter12_reg;
reg  signed [16:0] trunc_ln1503_1_reg_4626_pp0_iter13_reg;
reg  signed [16:0] trunc_ln1503_1_reg_4626_pp0_iter14_reg;
reg  signed [16:0] x2_V_reg_4632;
reg  signed [16:0] x2_V_reg_4632_pp0_iter11_reg;
reg  signed [16:0] x2_V_reg_4632_pp0_iter12_reg;
reg  signed [16:0] x2_V_reg_4632_pp0_iter13_reg;
reg  signed [14:0] trunc_ln1503_2_reg_4638;
reg  signed [14:0] trunc_ln1503_2_reg_4638_pp0_iter12_reg;
reg  signed [14:0] trunc_ln1503_2_reg_4638_pp0_iter13_reg;
reg  signed [14:0] trunc_ln1503_2_reg_4638_pp0_iter14_reg;
reg   [15:0] trunc_ln1503_3_reg_4644;
reg  signed [14:0] tmp_10_reg_4649;
reg  signed [17:0] a2a_V_reg_4654;
reg  signed [17:0] x6a_V_reg_4659;
reg   [17:0] a2b_V_reg_4664;
reg   [17:0] x6b_V_reg_4669;
wire  signed [17:0] a2n_V_fu_2112_p2;
reg  signed [17:0] a2n_V_reg_4674;
reg  signed [16:0] trunc_ln1503_s_reg_4680;
reg   [15:0] tmp_11_reg_4686;
reg  signed [17:0] z0a_V_reg_4691;
reg  signed [16:0] trunc_ln1503_5_reg_4696;
reg  signed [17:0] x1_1_V_reg_4701;
reg  signed [17:0] x1_2_V_reg_4706;
reg  signed [17:0] x1_3_V_reg_4711;
reg  signed [14:0] rinv_final_V_reg_4716;
reg   [17:0] phi0a_V_reg_4722;
reg  signed [17:0] t_V_reg_4727;
reg  signed [17:0] t_V_reg_4727_pp0_iter16_reg;
reg  signed [17:0] t_V_reg_4727_pp0_iter17_reg;
reg  signed [13:0] trunc_ln4_reg_4733;
reg  signed [13:0] trunc_ln4_reg_4733_pp0_iter16_reg;
reg  signed [13:0] trunc_ln4_reg_4733_pp0_iter17_reg;
reg  signed [13:0] trunc_ln4_reg_4733_pp0_iter18_reg;
reg  signed [13:0] trunc_ln4_reg_4733_pp0_iter19_reg;
reg  signed [13:0] trunc_ln4_reg_4733_pp0_iter20_reg;
reg   [15:0] trunc_ln1503_7_reg_4739;
reg  signed [17:0] x8_0_V_reg_4744;
reg  signed [17:0] x8_0_V_reg_4744_pp0_iter16_reg;
reg  signed [17:0] x8_0_V_reg_4744_pp0_iter17_reg;
reg  signed [17:0] x8_0_V_reg_4744_pp0_iter18_reg;
reg  signed [17:0] x8_1_V_reg_4750;
reg  signed [17:0] x8_1_V_reg_4750_pp0_iter16_reg;
reg  signed [17:0] x8_1_V_reg_4750_pp0_iter17_reg;
reg  signed [17:0] x8_1_V_reg_4750_pp0_iter18_reg;
reg  signed [17:0] x8_2_V_reg_4756;
reg  signed [17:0] x8_2_V_reg_4756_pp0_iter16_reg;
reg  signed [17:0] x8_2_V_reg_4756_pp0_iter17_reg;
reg  signed [17:0] x8_2_V_reg_4756_pp0_iter18_reg;
reg  signed [17:0] x8_3_V_reg_4762;
reg  signed [17:0] x8_3_V_reg_4762_pp0_iter16_reg;
reg  signed [17:0] x8_3_V_reg_4762_pp0_iter17_reg;
reg  signed [17:0] x8_3_V_reg_4762_pp0_iter18_reg;
reg   [15:0] trunc_ln6_reg_4768;
reg   [13:0] v2_V_17_reg_4773;
reg   [13:0] v2_V_17_reg_4773_pp0_iter16_reg;
reg   [13:0] v2_V_17_reg_4773_pp0_iter17_reg;
reg   [13:0] v2_V_17_reg_4773_pp0_iter18_reg;
reg   [13:0] v2_V_17_reg_4773_pp0_iter19_reg;
reg   [13:0] v2_V_17_reg_4773_pp0_iter20_reg;
reg   [17:0] phi0_V_reg_4779;
reg   [17:0] phi0_V_reg_4779_pp0_iter17_reg;
reg   [17:0] phi0_V_reg_4779_pp0_iter18_reg;
reg   [17:0] phi0_V_reg_4779_pp0_iter19_reg;
reg   [17:0] phi0_V_reg_4779_pp0_iter20_reg;
wire  signed [15:0] z0_V_fu_2379_p2;
reg  signed [15:0] z0_V_reg_4786;
reg  signed [15:0] z0_V_reg_4786_pp0_iter17_reg;
reg  signed [15:0] z0_V_reg_4786_pp0_iter18_reg;
reg  signed [15:0] z0_V_reg_4786_pp0_iter19_reg;
reg   [11:0] trunc_ln1503_4_reg_4791;
reg  signed [17:0] x12_0_V_reg_4796;
reg  signed [17:0] x12_1_V_reg_4801;
reg  signed [17:0] x12_2_V_reg_4806;
reg  signed [17:0] x12_3_V_reg_4811;
reg   [9:0] v2_V_19_reg_4816;
reg   [9:0] v2_V_19_reg_4816_pp0_iter17_reg;
reg   [9:0] v2_V_19_reg_4816_pp0_iter18_reg;
reg   [9:0] v2_V_19_reg_4816_pp0_iter19_reg;
reg   [9:0] v2_V_19_reg_4816_pp0_iter20_reg;
wire   [0:0] icmp_ln314_fu_2479_p2;
reg   [0:0] icmp_ln314_reg_4824;
reg  signed [17:0] x12A_0_V_reg_4829;
reg  signed [17:0] x12A_1_V_reg_4834;
reg  signed [17:0] x12A_2_V_reg_4839;
reg  signed [17:0] x12A_3_V_reg_4844;
wire   [0:0] success_fu_2653_p2;
reg   [0:0] success_reg_4849;
reg   [0:0] success_reg_4849_pp0_iter18_reg;
reg   [0:0] success_reg_4849_pp0_iter19_reg;
reg   [0:0] success_reg_4849_pp0_iter20_reg;
reg   [9:0] v2_V_reg_4856;
reg   [9:0] v2_V_reg_4856_pp0_iter18_reg;
reg   [9:0] v2_V_reg_4856_pp0_iter19_reg;
reg   [9:0] v2_V_reg_4856_pp0_iter20_reg;
reg   [15:0] trunc_ln1503_6_reg_4861;
reg   [15:0] trunc_ln1503_8_reg_4866;
reg   [15:0] trunc_ln1503_9_reg_4871;
reg   [15:0] trunc_ln1503_10_reg_4876;
reg  signed [16:0] trunc_ln1503_11_reg_4881;
reg  signed [17:0] x11_1_V_reg_4886;
reg  signed [17:0] x11_2_V_reg_4891;
reg  signed [17:0] x11_3_V_reg_4896;
reg   [17:0] x22_0_V_reg_4901;
reg   [17:0] x22_1_V_reg_4906;
reg   [17:0] x22_2_V_reg_4911;
reg   [17:0] x22_3_V_reg_4916;
reg   [17:0] tmp_16_reg_4921;
reg   [17:0] tmp_17_reg_4926;
reg   [17:0] tmp_18_reg_4931;
reg   [17:0] tmp_19_reg_4936;
wire   [0:0] icmp_ln281_fu_3249_p2;
reg   [0:0] icmp_ln281_reg_4941;
wire   [0:0] icmp_ln283_fu_3265_p2;
reg   [0:0] icmp_ln283_reg_4946;
wire   [0:0] icmp_ln285_fu_3271_p2;
reg   [0:0] icmp_ln285_reg_4951;
wire   [0:0] icmp_ln287_fu_3277_p2;
reg   [0:0] icmp_ln287_reg_4956;
wire   [0:0] and_ln287_1_fu_3345_p2;
reg   [0:0] and_ln287_1_reg_4961;
reg   [7:0] v2_V_23_reg_4967;
wire   [0:0] icmp_ln287_2_fu_3389_p2;
reg   [0:0] icmp_ln287_2_reg_4973;
reg   [7:0] v2_V_24_reg_4978;
wire   [0:0] icmp_ln287_3_fu_3433_p2;
reg   [0:0] icmp_ln287_3_reg_4984;
reg   [7:0] v2_V_25_reg_4989;
wire   [13:0] v2_V_21_fu_3449_p3;
reg   [13:0] v2_V_21_reg_4995;
wire   [11:0] v2_V_20_fu_3457_p4;
reg   [11:0] v2_V_20_reg_5001;
reg   [15:0] tmp_25_reg_5006;
reg   [15:0] tmp_26_reg_5011;
reg   [15:0] tmp_27_reg_5016;
reg   [10:0] tmp_39_reg_5021;
wire   [0:0] icmp_ln879_1_fu_3531_p2;
reg   [0:0] icmp_ln879_1_reg_5026;
wire   [0:0] icmp_ln879_2_fu_3555_p2;
reg   [0:0] icmp_ln879_2_reg_5031;
wire   [0:0] and_ln360_10_fu_3567_p2;
reg   [0:0] and_ln360_10_reg_5036;
wire   [0:0] icmp_ln879_3_fu_3591_p2;
reg   [0:0] icmp_ln879_3_reg_5041;
wire   [0:0] and_ln360_15_fu_3603_p2;
reg   [0:0] and_ln360_15_reg_5046;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg   [0:0] ap_phi_mux_do_init_phi_fu_930_p6;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_bx_V8_rewind_phi_fu_946_p6;
reg   [6:0] ap_phi_mux_iSP_V7_phi_fu_960_p6;
reg   [2:0] ap_phi_mux_bx_V8_phi_phi_fu_975_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970;
reg   [6:0] ap_phi_mux_t_V_3_phi_fu_1201_p4;
reg   [6:0] ap_phi_mux_t_V_9_phi_fu_1189_p4;
reg   [6:0] ap_phi_mux_t_V_4_phi_fu_1176_p4;
reg   [6:0] ap_phi_mux_t_V_5_phi_fu_1163_p4;
reg   [6:0] ap_phi_mux_t_V_6_phi_fu_1150_p4;
reg   [6:0] ap_phi_mux_t_V_7_phi_fu_1137_p4;
reg   [6:0] ap_phi_mux_npar_1_phi_fu_1071_p4;
wire   [6:0] npar_V_fu_3662_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_npar_1_reg_1068;
reg   [6:0] ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078;
wire   [6:0] nproj_barrel_ps_13_V_fu_3808_p2;
wire   [0:0] and_ln360_1_fu_3802_p2;
reg   [0:0] ap_phi_mux_success_assign_phi_fu_1094_p6;
wire   [0:0] ap_phi_reg_pp0_iter21_success_assign_reg_1091;
reg   [6:0] ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4;
wire   [6:0] nproj_barrel_2s_1_V_fu_3859_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103;
wire   [0:0] and_ln360_3_fu_3853_p2;
reg   [6:0] ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4;
wire   [6:0] nproj_barrel_2s_5_V_fu_3919_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113;
wire   [0:0] and_ln360_5_fu_3914_p2;
reg   [6:0] ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4;
wire   [6:0] nproj_barrel_2s_9_V_fu_3979_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123;
wire   [0:0] and_ln360_7_fu_3974_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_7_reg_1133;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_6_reg_1146;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_5_reg_1159;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_4_reg_1172;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_9_reg_1185;
wire   [6:0] select_ln507_fu_4004_p3;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_3_reg_1197;
wire   [63:0] zext_ln42_fu_1717_p1;
wire   [63:0] zext_ln42_1_fu_1775_p1;
wire   [63:0] zext_ln42_2_fu_1788_p1;
wire   [63:0] zext_ln544_fu_1895_p1;
wire   [63:0] zext_ln321_fu_3677_p1;
wire   [63:0] zext_ln321_1_fu_3822_p1;
wire   [63:0] zext_ln321_2_fu_3873_p1;
wire   [63:0] zext_ln321_3_fu_3933_p1;
wire   [63:0] zext_ln321_4_fu_3993_p1;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] select_ln209_fu_1218_p3;
wire   [7:0] zext_ln738_fu_1210_p1;
wire   [7:0] zext_ln701_fu_1232_p1;
wire   [7:0] sub_ln701_fu_1236_p2;
wire  signed [7:0] select_ln891_fu_1242_p3;
wire   [6:0] select_ln209_1_fu_1254_p3;
wire   [7:0] zext_ln891_1_fu_1262_p1;
wire   [8:0] zext_ln701_1_fu_1272_p1;
wire   [0:0] xor_ln891_fu_1350_p2;
wire   [0:0] or_ln891_fu_1366_p2;
wire   [1:0] zext_ln891_fu_1355_p1;
wire   [1:0] select_ln700_fu_1359_p3;
wire  signed [8:0] select_ln891_2_fu_1378_p3;
wire   [8:0] zext_ln891_2_fu_1388_p1;
wire  signed [9:0] sext_ln891_1_fu_1384_p1;
wire   [9:0] zext_ln701_2_fu_1397_p1;
wire   [1:0] select_ln891_1_fu_1370_p3;
wire   [0:0] icmp_ln891_2_fu_1391_p2;
wire   [0:0] or_ln891_1_fu_1412_p2;
wire   [1:0] add_ln700_fu_1406_p2;
wire   [9:0] sub_ln701_2_fu_1400_p2;
wire   [9:0] select_ln891_4_fu_1426_p3;
wire   [9:0] zext_ln891_4_fu_1434_p1;
wire   [0:0] icmp_ln891_3_fu_1437_p2;
wire   [9:0] sub_ln701_3_fu_1443_p2;
wire   [2:0] zext_ln891_3_fu_1463_p1;
wire   [2:0] add_ln700_1_fu_1466_p2;
wire   [9:0] zext_ln891_5_fu_1482_p1;
wire  signed [10:0] sext_ln891_2_fu_1479_p1;
wire   [10:0] zext_ln701_3_fu_1490_p1;
wire   [2:0] select_ln891_5_fu_1472_p3;
wire   [0:0] icmp_ln891_4_fu_1485_p2;
wire   [0:0] or_ln891_3_fu_1505_p2;
wire   [2:0] add_ln700_2_fu_1499_p2;
wire   [10:0] sub_ln701_4_fu_1493_p2;
wire   [10:0] select_ln891_8_fu_1518_p3;
wire   [10:0] zext_ln891_6_fu_1526_p1;
wire   [0:0] icmp_ln891_5_fu_1529_p2;
wire   [10:0] sub_ln701_5_fu_1535_p2;
wire   [2:0] add_ln700_3_fu_1555_p2;
wire   [10:0] zext_ln891_7_fu_1566_p1;
wire   [2:0] select_ln891_9_fu_1560_p3;
wire   [0:0] icmp_ln891_6_fu_1569_p2;
wire   [0:0] or_ln891_5_fu_1585_p2;
wire   [2:0] add_ln700_4_fu_1579_p2;
wire   [10:0] sub_ln701_6_fu_1574_p2;
wire   [10:0] select_ln891_12_fu_1598_p3;
wire   [10:0] zext_ln891_9_fu_1605_p1;
wire   [0:0] icmp_ln891_7_fu_1608_p2;
wire   [10:0] sub_ln701_7_fu_1614_p2;
wire   [10:0] select_ln891_14_fu_1626_p3;
wire   [10:0] zext_ln891_10_fu_1634_p1;
wire   [3:0] zext_ln891_8_fu_1647_p1;
wire   [3:0] add_ln700_5_fu_1650_p2;
wire   [3:0] select_ln891_13_fu_1656_p3;
wire   [0:0] or_ln891_7_fu_1669_p2;
wire   [3:0] add_ln700_6_fu_1663_p2;
wire   [6:0] sub_ln891_fu_1681_p2;
wire   [0:0] icmp_ln891_9_fu_1698_p2;
wire   [0:0] xor_ln891_1_fu_1692_p2;
wire   [6:0] select_ln891_16_fu_1685_p3;
wire   [7:0] tmp_2_fu_1710_p3;
wire   [6:0] v1_V_fu_1753_p4;
wire   [9:0] tmp_3_fu_1767_p3;
wire   [6:0] v2_V_18_fu_1763_p1;
wire   [9:0] tmp_4_fu_1780_p3;
wire   [6:0] tmp_5_fu_1793_p4;
wire   [12:0] tmp_6_fu_1811_p4;
wire   [6:0] tmp_8_fu_1839_p4;
wire   [12:0] tmp_9_fu_1857_p4;
wire   [15:0] shl_ln_fu_1821_p3;
wire   [15:0] trunc_ln3_fu_1867_p3;
wire  signed [8:0] lhs_V_fu_1881_p1;
wire  signed [8:0] rhs_V_fu_1885_p1;
wire   [8:0] ret_V_26_fu_1889_p2;
wire  signed [9:0] sext_ln68_fu_1920_p1;
wire  signed [10:0] sext_ln68_1_fu_1929_p1;
wire  signed [29:0] delta0_tmp_V_fu_4014_p2;
wire   [22:0] grp_fu_4022_p3;
wire  signed [27:0] ret_V_32_fu_4031_p2;
wire  signed [27:0] ret_V_27_fu_4038_p2;
wire  signed [28:0] ret_V_28_fu_4045_p2;
wire  signed [28:0] ret_V_30_fu_4052_p2;
wire  signed [29:0] a2a_tmp_V_fu_4059_p2;
wire  signed [29:0] x6a_tmp_V_fu_4066_p2;
wire  signed [34:0] a2b_tmp_V_fu_4073_p2;
wire  signed [34:0] x6b_tmp_V_fu_4080_p2;
wire  signed [20:0] sext_ln68_10_fu_2089_p1;
wire   [20:0] a2_tmp_V_fu_2092_p2;
wire   [16:0] tmp_s_fu_2098_p4;
wire   [17:0] a2_V_fu_2108_p1;
wire  signed [21:0] sext_ln68_15_fu_2118_p1;
wire   [21:0] x6m_tmp_V_fu_2121_p2;
wire  signed [25:0] z0a_tmp_V_fu_4087_p2;
wire  signed [28:0] ret_V_33_fu_4094_p2;
wire  signed [29:0] ret_V_35_fu_4101_p2;
wire  signed [29:0] ret_V_37_fu_4108_p2;
wire  signed [29:0] ret_V_39_fu_4115_p2;
wire  signed [33:0] rinv_tmp_V_fu_4122_p2;
wire  signed [31:0] phi0a_tmp_V_fu_4131_p2;
wire  signed [30:0] t_tmp_V_fu_4138_p2;
wire  signed [30:0] z0b_tmp_V_fu_4146_p2;
wire  signed [32:0] x8_0_tmp_V_fu_4153_p2;
wire  signed [32:0] x8_1_tmp_V_fu_4160_p2;
wire  signed [32:0] x8_2_tmp_V_fu_4167_p2;
wire  signed [32:0] x8_3_tmp_V_fu_4174_p2;
wire   [16:0] r_V_16_fu_2342_p3;
wire  signed [18:0] rhs_V_1_fu_2353_p1;
wire   [18:0] lhs_V_1_fu_2349_p1;
wire   [18:0] ret_V_31_fu_2356_p2;
wire   [15:0] r_V_4_fu_2372_p3;
wire  signed [35:0] ret_V_34_fu_4181_p2;
wire  signed [35:0] ret_V_36_fu_4188_p2;
wire  signed [35:0] ret_V_38_fu_4195_p2;
wire  signed [35:0] ret_V_40_fu_4202_p2;
wire   [15:0] der_phiL_V_fu_2442_p2;
wire  signed [15:0] sext_ln314_cast_fu_2457_p1;
wire   [0:0] abscond678_i_fu_2466_p2;
wire   [15:0] neg677_i_fu_2460_p2;
wire   [15:0] abs679_i_fu_2471_p3;
wire  signed [15:0] r_V_5_fu_2485_p1;
wire   [16:0] zext_ln1353_1_fu_2488_p1;
wire   [16:0] ret_V_8_fu_2492_p2;
wire  signed [34:0] x12A_0_tmp_V_fu_4209_p2;
wire  signed [34:0] x12A_1_tmp_V_fu_4216_p2;
wire  signed [34:0] x12A_2_tmp_V_fu_4223_p2;
wire  signed [34:0] x12A_3_tmp_V_fu_4230_p2;
wire  signed [10:0] z0_final_V_fu_2498_p4;
wire  signed [11:0] sext_ln316_cast_fu_2556_p1;
wire   [2:0] tmp_37_fu_2572_p4;
wire   [11:0] neg680_i_fu_2560_p2;
wire   [0:0] abscond681_i_fu_2566_p2;
wire  signed [3:0] sext_ln316_fu_2582_p1;
wire   [3:0] tmp_38_fu_2586_p4;
wire   [3:0] empty_fu_2596_p3;
wire   [14:0] r_V_14_fu_2610_p3;
wire   [19:0] lhs_V_7_fu_2617_p1;
wire  signed [19:0] rhs_V_7_fu_2620_p1;
wire   [19:0] ret_V_45_fu_2624_p2;
wire   [0:0] icmp_ln316_fu_2604_p2;
wire   [0:0] icmp_ln887_fu_2636_p2;
wire   [0:0] icmp_ln895_fu_2630_p2;
wire   [0:0] and_ln321_1_fu_2647_p2;
wire   [0:0] and_ln321_fu_2642_p2;
wire  signed [34:0] x20_0_tmp_V_fu_4237_p2;
wire  signed [34:0] x20_1_tmp_V_fu_4244_p2;
wire  signed [34:0] x20_2_tmp_V_fu_4251_p2;
wire  signed [34:0] x20_3_tmp_V_fu_4258_p2;
wire  signed [29:0] ret_V_41_fu_4265_p2;
wire  signed [30:0] ret_V_42_fu_4272_p2;
wire  signed [30:0] ret_V_43_fu_4279_p2;
wire  signed [30:0] ret_V_44_fu_4286_p2;
wire   [15:0] x10_0_V_fu_2759_p2;
wire  signed [32:0] x22_0_tmp_V_fu_4293_p2;
wire   [15:0] x10_1_V_fu_2780_p2;
wire  signed [32:0] x22_1_tmp_V_fu_4300_p2;
wire   [15:0] x10_2_V_fu_2801_p2;
wire  signed [32:0] x22_2_tmp_V_fu_4307_p2;
wire   [15:0] x10_3_V_fu_2822_p2;
wire  signed [32:0] x22_3_tmp_V_fu_4314_p2;
wire  signed [30:0] x23_0_tmp_V_fu_4321_p2;
wire  signed [30:0] x23_1_tmp_V_fu_4328_p2;
wire  signed [30:0] x23_2_tmp_V_fu_4335_p2;
wire  signed [30:0] x23_3_tmp_V_fu_4342_p2;
wire   [18:0] shl_ln1503_4_fu_2907_p3;
wire  signed [18:0] sext_ln1503_fu_2914_p1;
wire   [18:0] sub_ln1503_fu_2917_p2;
wire   [17:0] tmp_12_fu_2923_p4;
wire  signed [18:0] sext_ln1503_1_fu_2941_p1;
wire   [18:0] sub_ln1503_1_fu_2944_p2;
wire   [17:0] tmp_13_fu_2950_p4;
wire  signed [18:0] sext_ln1503_2_fu_2968_p1;
wire   [18:0] sub_ln1503_2_fu_2971_p2;
wire   [17:0] tmp_14_fu_2977_p4;
wire  signed [18:0] sext_ln1503_3_fu_2995_p1;
wire   [18:0] sub_ln1503_3_fu_2998_p2;
wire   [17:0] tmp_15_fu_3004_p4;
wire   [18:0] r_V_10_fu_3022_p3;
wire  signed [19:0] sext_ln1503_6_fu_3029_p1;
wire  signed [19:0] sext_ln68_36_fu_3033_p1;
wire   [19:0] zL_0_tmp_V_fu_3036_p2;
wire   [15:0] trunc_ln1503_12_fu_3042_p4;
wire   [16:0] zext_ln1353_2_fu_3052_p1;
wire   [16:0] ret_V_18_fu_3056_p2;
wire   [18:0] r_V_11_fu_3072_p3;
wire  signed [19:0] sext_ln1503_7_fu_3079_p1;
wire   [19:0] zL_1_tmp_V_fu_3083_p2;
wire   [15:0] trunc_ln1503_13_fu_3089_p4;
wire   [12:0] trunc_ln5_fu_3099_p4;
wire   [15:0] ret_V_20_fu_3109_p2;
wire   [18:0] r_V_12_fu_3131_p3;
wire  signed [19:0] sext_ln1503_8_fu_3138_p1;
wire   [19:0] zL_2_tmp_V_fu_3142_p2;
wire   [15:0] trunc_ln1503_14_fu_3148_p4;
wire   [12:0] trunc_ln1353_1_fu_3158_p4;
wire   [15:0] ret_V_22_fu_3168_p2;
wire   [18:0] r_V_13_fu_3190_p3;
wire  signed [19:0] sext_ln1503_9_fu_3197_p1;
wire   [19:0] zL_3_tmp_V_fu_3201_p2;
wire   [15:0] trunc_ln1503_15_fu_3207_p4;
wire   [12:0] trunc_ln1353_2_fu_3217_p4;
wire   [15:0] ret_V_24_fu_3227_p2;
wire   [14:0] zL_0_final_V_fu_3062_p4;
wire   [3:0] tmp_20_fu_3255_p4;
wire   [18:0] r_V_6_fu_2933_p3;
wire   [14:0] zL_1_final_V_fu_3121_p4;
wire   [3:0] tmp_21_fu_3305_p4;
wire   [18:0] r_V_7_fu_2960_p3;
wire   [0:0] icmp_ln283_1_fu_3315_p2;
wire   [0:0] icmp_ln285_1_fu_3321_p2;
wire   [0:0] icmp_ln281_1_fu_3299_p2;
wire   [0:0] icmp_ln287_1_fu_3327_p2;
wire   [0:0] and_ln287_2_fu_3339_p2;
wire   [0:0] and_ln287_fu_3333_p2;
wire   [12:0] add_ln1353_2_fu_3115_p2;
wire   [14:0] zL_2_final_V_fu_3180_p4;
wire   [3:0] tmp_22_fu_3367_p4;
wire   [18:0] r_V_8_fu_2987_p3;
wire   [12:0] add_ln1353_3_fu_3174_p2;
wire   [14:0] zL_3_final_V_fu_3239_p4;
wire   [3:0] tmp_36_fu_3411_p4;
wire   [18:0] r_V_9_fu_3014_p3;
wire   [12:0] add_ln1353_4_fu_3233_p2;
wire   [0:0] icmp_ln891_10_fu_3293_p2;
wire   [13:0] lshr_ln_fu_3283_p4;
wire   [11:0] add_ln341_fu_3497_p2;
wire   [1:0] tmp_30_fu_3513_p4;
wire   [16:0] and_ln1503_1_fu_3523_p3;
wire   [1:0] tmp_32_fu_3537_p4;
wire   [16:0] and_ln1503_2_fu_3547_p3;
wire   [0:0] icmp_ln283_2_fu_3377_p2;
wire   [0:0] icmp_ln285_2_fu_3383_p2;
wire   [0:0] and_ln360_9_fu_3561_p2;
wire   [0:0] icmp_ln281_2_fu_3361_p2;
wire   [1:0] tmp_34_fu_3573_p4;
wire   [16:0] and_ln1503_3_fu_3583_p3;
wire   [0:0] icmp_ln283_3_fu_3421_p2;
wire   [0:0] icmp_ln285_3_fu_3427_p2;
wire   [0:0] and_ln360_14_fu_3597_p2;
wire   [0:0] icmp_ln281_3_fu_3405_p2;
wire  signed [17:0] r_V_fu_3609_p1;
wire   [18:0] zext_ln1353_fu_3612_p1;
wire   [13:0] add_ln1353_1_fu_3622_p2;
wire   [18:0] ret_V_fu_3616_p2;
wire   [12:0] t_final_V_fu_3627_p4;
wire  signed [13:0] t_V_10_fu_3647_p1;
wire   [9:0] tmp_24_fu_3669_p3;
wire   [9:0] der_zL_final_V_fu_3637_p4;
wire   [8:0] v2_V_22_fu_3696_p4;
wire   [1:0] tmp_28_fu_3759_p4;
wire   [13:0] and_ln_fu_3768_p3;
wire   [0:0] and_ln360_fu_3782_p2;
wire   [0:0] icmp_ln343_fu_3754_p2;
wire   [0:0] icmp_ln879_fu_3776_p2;
wire   [0:0] and_ln360_4_fu_3791_p2;
wire   [0:0] and_ln360_6_fu_3797_p2;
wire   [0:0] and_ln360_2_fu_3786_p2;
wire   [7:0] tmp_29_fu_3815_p3;
wire   [7:0] add_ln341_1_fu_3827_p2;
wire   [6:0] tmp_40_fu_3832_p4;
wire   [0:0] and_ln360_8_fu_3848_p2;
wire   [0:0] icmp_ln343_1_fu_3842_p2;
wire   [7:0] tmp_31_fu_3866_p3;
wire   [7:0] add_ln341_2_fu_3878_p2;
wire   [6:0] tmp_41_fu_3883_p4;
wire   [0:0] icmp_ln343_2_fu_3893_p2;
wire   [0:0] and_ln360_12_fu_3903_p2;
wire   [0:0] and_ln360_11_fu_3899_p2;
wire   [0:0] and_ln360_13_fu_3908_p2;
wire   [7:0] tmp_33_fu_3926_p3;
wire   [7:0] add_ln341_3_fu_3938_p2;
wire   [6:0] tmp_42_fu_3943_p4;
wire   [0:0] icmp_ln343_3_fu_3953_p2;
wire   [0:0] and_ln360_17_fu_3963_p2;
wire   [0:0] and_ln360_16_fu_3959_p2;
wire   [0:0] and_ln360_18_fu_3968_p2;
wire   [7:0] tmp_35_fu_3986_p3;
wire   [6:0] trackletIndex_V_fu_3998_p2;
wire   [16:0] delta0_tmp_V_fu_4014_p0;
wire   [10:0] grp_fu_4022_p0;
wire   [9:0] grp_fu_4022_p1;
wire   [12:0] grp_fu_4022_p2;
wire   [16:0] ret_V_32_fu_4031_p0;
wire   [9:0] ret_V_27_fu_4038_p1;
wire  signed [17:0] ret_V_28_fu_4045_p0;
wire  signed [28:0] sext_ln215_fu_1999_p1;
wire   [10:0] ret_V_28_fu_4045_p1;
wire  signed [17:0] ret_V_30_fu_4052_p0;
wire   [10:0] ret_V_30_fu_4052_p1;
wire  signed [15:0] a2a_tmp_V_fu_4059_p1;
wire  signed [29:0] sext_ln68_4_fu_2041_p1;
wire  signed [15:0] x6a_tmp_V_fu_4066_p0;
wire   [17:0] a2b_tmp_V_fu_4073_p0;
wire   [17:0] x6b_tmp_V_fu_4080_p0;
wire   [9:0] z0a_tmp_V_fu_4087_p1;
wire   [11:0] ret_V_33_fu_4094_p0;
wire   [12:0] ret_V_35_fu_4101_p0;
wire  signed [16:0] ret_V_35_fu_4101_p1;
wire  signed [29:0] lhs_V_2_fu_2162_p1;
wire   [12:0] ret_V_37_fu_4108_p0;
wire  signed [16:0] ret_V_37_fu_4108_p1;
wire   [12:0] ret_V_39_fu_4115_p0;
wire  signed [16:0] ret_V_39_fu_4115_p1;
wire   [15:0] t_tmp_V_fu_4138_p1;
wire  signed [17:0] x8_0_tmp_V_fu_4153_p0;
wire  signed [32:0] sext_ln68_18_fu_2276_p1;
wire  signed [17:0] x8_1_tmp_V_fu_4160_p0;
wire  signed [17:0] x8_2_tmp_V_fu_4167_p0;
wire  signed [17:0] x8_3_tmp_V_fu_4174_p0;
wire  signed [17:0] ret_V_34_fu_4181_p0;
wire  signed [35:0] lhs_V_8_fu_2394_p1;
wire  signed [17:0] ret_V_34_fu_4181_p1;
wire  signed [17:0] ret_V_36_fu_4188_p0;
wire  signed [35:0] lhs_V_9_fu_2406_p1;
wire  signed [17:0] ret_V_36_fu_4188_p1;
wire  signed [17:0] ret_V_38_fu_4195_p0;
wire  signed [35:0] lhs_V_10_fu_2418_p1;
wire  signed [17:0] ret_V_38_fu_4195_p1;
wire  signed [17:0] ret_V_40_fu_4202_p0;
wire  signed [35:0] lhs_V_11_fu_2430_p1;
wire  signed [17:0] ret_V_40_fu_4202_p1;
wire   [17:0] x12A_0_tmp_V_fu_4209_p0;
wire   [17:0] x12A_1_tmp_V_fu_4216_p0;
wire   [17:0] x12A_2_tmp_V_fu_4223_p0;
wire   [17:0] x12A_3_tmp_V_fu_4230_p0;
wire   [17:0] x20_0_tmp_V_fu_4237_p0;
wire   [17:0] x20_1_tmp_V_fu_4244_p0;
wire   [17:0] x20_2_tmp_V_fu_4251_p0;
wire   [17:0] x20_3_tmp_V_fu_4258_p0;
wire   [11:0] ret_V_41_fu_4265_p0;
wire   [12:0] ret_V_42_fu_4272_p0;
wire  signed [17:0] ret_V_42_fu_4272_p1;
wire  signed [30:0] rhs_V_6_fu_2717_p1;
wire   [12:0] ret_V_43_fu_4279_p0;
wire  signed [17:0] ret_V_43_fu_4279_p1;
wire   [12:0] ret_V_44_fu_4286_p0;
wire  signed [17:0] ret_V_44_fu_4286_p1;
wire   [15:0] x22_0_tmp_V_fu_4293_p0;
wire   [15:0] x22_1_tmp_V_fu_4300_p0;
wire   [15:0] x22_2_tmp_V_fu_4307_p0;
wire   [15:0] x22_3_tmp_V_fu_4314_p0;
wire   [15:0] x23_0_tmp_V_fu_4321_p0;
wire   [15:0] x23_1_tmp_V_fu_4328_p0;
wire   [15:0] x23_2_tmp_V_fu_4335_p0;
wire   [15:0] x23_3_tmp_V_fu_4342_p0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to20;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [29:0] delta0_tmp_V_fu_4014_p00;
wire   [11:0] grp_fu_4022_p00;
wire   [11:0] grp_fu_4022_p10;
wire   [27:0] ret_V_27_fu_4038_p10;
wire   [28:0] ret_V_28_fu_4045_p10;
wire   [28:0] ret_V_30_fu_4052_p10;
wire   [27:0] ret_V_32_fu_4031_p00;
wire   [30:0] t_tmp_V_fu_4138_p10;
wire   [32:0] x22_0_tmp_V_fu_4293_p00;
wire   [32:0] x22_1_tmp_V_fu_4300_p00;
wire   [32:0] x22_2_tmp_V_fu_4307_p00;
wire   [32:0] x22_3_tmp_V_fu_4314_p00;
wire   [30:0] x23_0_tmp_V_fu_4321_p00;
wire   [30:0] x23_1_tmp_V_fu_4328_p00;
wire   [30:0] x23_2_tmp_V_fu_4335_p00;
wire   [30:0] x23_3_tmp_V_fu_4342_p00;
wire   [25:0] z0a_tmp_V_fu_4087_p10;
reg    ap_condition_843;
reg    ap_condition_65;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
end

TrackletCalculator_L1L2F_LUT_drinv_V #(
    .DataWidth( 17 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
LUT_drinv_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_drinv_V_address0),
    .ce0(LUT_drinv_V_ce0),
    .q0(LUT_drinv_V_q0)
);

TrackletCalculator_L1L2F_mux_94_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
TrackletCalculator_L1L2F_mux_94_14_1_1_U1(
    .din0(stubPairs_0_dataarray_data_V_q0),
    .din1(stubPairs_1_dataarray_data_V_q0),
    .din2(stubPairs_2_dataarray_data_V_q0),
    .din3(stubPairs_3_dataarray_data_V_q0),
    .din4(stubPairs_4_dataarray_data_V_q0),
    .din5(stubPairs_5_dataarray_data_V_q0),
    .din6(stubPairs_6_dataarray_data_V_q0),
    .din7(stubPairs_7_dataarray_data_V_q0),
    .din8(stubPairs_8_dataarray_data_V_q0),
    .din9(select_ln891_15_reg_4485_pp0_iter5_reg),
    .dout(p_Val2_7_fu_1730_p11)
);

TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1_U2(
    .din0(delta0_tmp_V_fu_4014_p0),
    .din1(dphi_V_reg_4569_pp0_iter9_reg),
    .dout(delta0_tmp_V_fu_4014_p2)
);

TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1_U3(
    .din0(grp_fu_4022_p0),
    .din1(grp_fu_4022_p1),
    .din2(grp_fu_4022_p2),
    .dout(grp_fu_4022_p3)
);

TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1_U4(
    .din0(ret_V_32_fu_4031_p0),
    .din1(dz_V_reg_4609),
    .dout(ret_V_32_fu_4031_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1_U5(
    .din0(delta0_V_reg_4614),
    .din1(ret_V_27_fu_4038_p1),
    .dout(ret_V_27_fu_4038_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U6(
    .din0(ret_V_28_fu_4045_p0),
    .din1(ret_V_28_fu_4045_p1),
    .dout(ret_V_28_fu_4045_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U7(
    .din0(ret_V_30_fu_4052_p0),
    .din1(ret_V_30_fu_4052_p1),
    .dout(ret_V_30_fu_4052_p2)
);

TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1_U8(
    .din0(trunc_ln1503_2_reg_4638),
    .din1(a2a_tmp_V_fu_4059_p1),
    .dout(a2a_tmp_V_fu_4059_p2)
);

TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1_U9(
    .din0(x6a_tmp_V_fu_4066_p0),
    .din1(tmp_10_reg_4649),
    .dout(x6a_tmp_V_fu_4066_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U10(
    .din0(a2b_tmp_V_fu_4073_p0),
    .din1(a2a_V_reg_4654),
    .dout(a2b_tmp_V_fu_4073_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U11(
    .din0(x6b_tmp_V_fu_4080_p0),
    .din1(x6a_V_reg_4659),
    .dout(x6b_tmp_V_fu_4080_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1_U12(
    .din0(trunc_ln1503_1_reg_4626_pp0_iter13_reg),
    .din1(z0a_tmp_V_fu_4087_p1),
    .dout(z0a_tmp_V_fu_4087_p2)
);

TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 29 ))
TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1_U13(
    .din0(ret_V_33_fu_4094_p0),
    .din1(x2_V_reg_4632_pp0_iter13_reg),
    .dout(ret_V_33_fu_4094_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U14(
    .din0(ret_V_35_fu_4101_p0),
    .din1(ret_V_35_fu_4101_p1),
    .dout(ret_V_35_fu_4101_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U15(
    .din0(ret_V_37_fu_4108_p0),
    .din1(ret_V_37_fu_4108_p1),
    .dout(ret_V_37_fu_4108_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U16(
    .din0(ret_V_39_fu_4115_p0),
    .din1(ret_V_39_fu_4115_p1),
    .dout(ret_V_39_fu_4115_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1_U17(
    .din0(a2n_V_reg_4674),
    .din1(delta0_V_reg_4614_pp0_iter14_reg),
    .dout(rinv_tmp_V_fu_4122_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1_U18(
    .din0(trunc_ln1503_s_reg_4680),
    .din1(trunc_ln1503_2_reg_4638_pp0_iter14_reg),
    .dout(phi0a_tmp_V_fu_4131_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1_U19(
    .din0(trunc_ln1503_1_reg_4626_pp0_iter14_reg),
    .din1(t_tmp_V_fu_4138_p1),
    .dout(t_tmp_V_fu_4138_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1_U20(
    .din0(trunc_ln1503_s_reg_4680),
    .din1(z0a_V_reg_4691),
    .dout(z0b_tmp_V_fu_4146_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1_U21(
    .din0(x8_0_tmp_V_fu_4153_p0),
    .din1(trunc_ln1503_5_reg_4696),
    .dout(x8_0_tmp_V_fu_4153_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U22(
    .din0(x8_1_tmp_V_fu_4160_p0),
    .din1(x1_1_V_reg_4701),
    .dout(x8_1_tmp_V_fu_4160_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U23(
    .din0(x8_2_tmp_V_fu_4167_p0),
    .din1(x1_2_V_reg_4706),
    .dout(x8_2_tmp_V_fu_4167_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U24(
    .din0(x8_3_tmp_V_fu_4174_p0),
    .din1(x1_3_V_reg_4711),
    .dout(x8_3_tmp_V_fu_4174_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U25(
    .din0(ret_V_34_fu_4181_p0),
    .din1(ret_V_34_fu_4181_p1),
    .dout(ret_V_34_fu_4181_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U26(
    .din0(ret_V_36_fu_4188_p0),
    .din1(ret_V_36_fu_4188_p1),
    .dout(ret_V_36_fu_4188_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U27(
    .din0(ret_V_38_fu_4195_p0),
    .din1(ret_V_38_fu_4195_p1),
    .dout(ret_V_38_fu_4195_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U28(
    .din0(ret_V_40_fu_4202_p0),
    .din1(ret_V_40_fu_4202_p1),
    .dout(ret_V_40_fu_4202_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U29(
    .din0(x12A_0_tmp_V_fu_4209_p0),
    .din1(x12_0_V_reg_4796),
    .dout(x12A_0_tmp_V_fu_4209_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U30(
    .din0(x12A_1_tmp_V_fu_4216_p0),
    .din1(x12_1_V_reg_4801),
    .dout(x12A_1_tmp_V_fu_4216_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U31(
    .din0(x12A_2_tmp_V_fu_4223_p0),
    .din1(x12_2_V_reg_4806),
    .dout(x12A_2_tmp_V_fu_4223_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U32(
    .din0(x12A_3_tmp_V_fu_4230_p0),
    .din1(x12_3_V_reg_4811),
    .dout(x12A_3_tmp_V_fu_4230_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U33(
    .din0(x20_0_tmp_V_fu_4237_p0),
    .din1(x12A_0_V_reg_4829),
    .dout(x20_0_tmp_V_fu_4237_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U34(
    .din0(x20_1_tmp_V_fu_4244_p0),
    .din1(x12A_1_V_reg_4834),
    .dout(x20_1_tmp_V_fu_4244_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U35(
    .din0(x20_2_tmp_V_fu_4251_p0),
    .din1(x12A_2_V_reg_4839),
    .dout(x20_2_tmp_V_fu_4251_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U36(
    .din0(x20_3_tmp_V_fu_4258_p0),
    .din1(x12A_3_V_reg_4844),
    .dout(x20_3_tmp_V_fu_4258_p2)
);

TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1_U37(
    .din0(ret_V_41_fu_4265_p0),
    .din1(t_V_reg_4727_pp0_iter17_reg),
    .dout(ret_V_41_fu_4265_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U38(
    .din0(ret_V_42_fu_4272_p0),
    .din1(ret_V_42_fu_4272_p1),
    .dout(ret_V_42_fu_4272_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U39(
    .din0(ret_V_43_fu_4279_p0),
    .din1(ret_V_43_fu_4279_p1),
    .dout(ret_V_43_fu_4279_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U40(
    .din0(ret_V_44_fu_4286_p0),
    .din1(ret_V_44_fu_4286_p1),
    .dout(ret_V_44_fu_4286_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U41(
    .din0(x22_0_tmp_V_fu_4293_p0),
    .din1(x8_0_V_reg_4744_pp0_iter18_reg),
    .dout(x22_0_tmp_V_fu_4293_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U42(
    .din0(x22_1_tmp_V_fu_4300_p0),
    .din1(x8_1_V_reg_4750_pp0_iter18_reg),
    .dout(x22_1_tmp_V_fu_4300_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U43(
    .din0(x22_2_tmp_V_fu_4307_p0),
    .din1(x8_2_V_reg_4756_pp0_iter18_reg),
    .dout(x22_2_tmp_V_fu_4307_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U44(
    .din0(x22_3_tmp_V_fu_4314_p0),
    .din1(x8_3_V_reg_4762_pp0_iter18_reg),
    .dout(x22_3_tmp_V_fu_4314_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1_U45(
    .din0(x23_0_tmp_V_fu_4321_p0),
    .din1(trunc_ln1503_11_reg_4881),
    .dout(x23_0_tmp_V_fu_4321_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U46(
    .din0(x23_1_tmp_V_fu_4328_p0),
    .din1(x11_1_V_reg_4886),
    .dout(x23_1_tmp_V_fu_4328_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U47(
    .din0(x23_2_tmp_V_fu_4335_p0),
    .din1(x11_2_V_reg_4891),
    .dout(x23_2_tmp_V_fu_4335_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U48(
    .din0(x23_3_tmp_V_fu_4342_p0),
    .din1(x11_3_V_reg_4896),
    .dout(x23_3_tmp_V_fu_4342_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_65)) begin
        if ((ap_phi_mux_do_init_phi_fu_930_p6 == 1'd0)) begin
            bx_V8_phi_reg_970 <= ap_phi_mux_bx_V8_rewind_phi_fu_946_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_930_p6 == 1'd1)) begin
            bx_V8_phi_reg_970 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V8_phi_reg_970 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_926 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_926 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iSP_V7_reg_956 <= iSP_V_reg_4418;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        iSP_V7_reg_956 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_36_reg_984 <= ap_phi_mux_t_V_3_phi_fu_1201_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_36_reg_984 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_44_reg_1012 <= ap_phi_mux_t_V_4_phi_fu_1176_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_44_reg_1012 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_53_reg_1026 <= ap_phi_mux_t_V_5_phi_fu_1163_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_53_reg_1026 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_62_reg_1040 <= ap_phi_mux_t_V_6_phi_fu_1150_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_62_reg_1040 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_71_reg_1054 <= ap_phi_mux_t_V_7_phi_fu_1137_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_71_reg_1054 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_95_reg_998 <= ap_phi_mux_t_V_9_phi_fu_1189_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_95_reg_998 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter11_reg == 1'd0))) begin
        a2a_V_reg_4654 <= {{a2a_tmp_V_fu_4059_p2[29:12]}};
        x6a_V_reg_4659 <= {{x6a_tmp_V_fu_4066_p2[29:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter12_reg == 1'd0))) begin
        a2b_V_reg_4664 <= {{a2b_tmp_V_fu_4073_p2[34:17]}};
        x6b_V_reg_4669 <= {{x6b_tmp_V_fu_4080_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter13_reg == 1'd0))) begin
        a2n_V_reg_4674 <= a2n_V_fu_2112_p2;
        tmp_11_reg_4686 <= {{a2_tmp_V_fu_2092_p2[20:5]}};
        trunc_ln1503_5_reg_4696 <= {{ret_V_33_fu_4094_p2[28:12]}};
        trunc_ln1503_s_reg_4680 <= {{x6m_tmp_V_fu_2121_p2[21:5]}};
        x1_1_V_reg_4701 <= {{ret_V_35_fu_4101_p2[29:12]}};
        x1_2_V_reg_4706 <= {{ret_V_37_fu_4108_p2[29:12]}};
        x1_3_V_reg_4711 <= {{ret_V_39_fu_4115_p2[29:12]}};
        z0a_V_reg_4691 <= {{z0a_tmp_V_fu_4087_p2[25:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter19_reg == 1'd0))) begin
        and_ln287_1_reg_4961 <= and_ln287_1_fu_3345_p2;
        and_ln360_10_reg_5036 <= and_ln360_10_fu_3567_p2;
        and_ln360_15_reg_5046 <= and_ln360_15_fu_3603_p2;
        icmp_ln281_reg_4941 <= icmp_ln281_fu_3249_p2;
        icmp_ln283_reg_4946 <= icmp_ln283_fu_3265_p2;
        icmp_ln285_reg_4951 <= icmp_ln285_fu_3271_p2;
        icmp_ln287_2_reg_4973 <= icmp_ln287_2_fu_3389_p2;
        icmp_ln287_3_reg_4984 <= icmp_ln287_3_fu_3433_p2;
        icmp_ln287_reg_4956 <= icmp_ln287_fu_3277_p2;
        icmp_ln879_1_reg_5026 <= icmp_ln879_1_fu_3531_p2;
        icmp_ln879_2_reg_5031 <= icmp_ln879_2_fu_3555_p2;
        icmp_ln879_3_reg_5041 <= icmp_ln879_3_fu_3591_p2;
        tmp_25_reg_5006 <= {{sub_ln1503_1_fu_2944_p2[16:1]}};
        tmp_26_reg_5011 <= {{sub_ln1503_2_fu_2971_p2[16:1]}};
        tmp_27_reg_5016 <= {{sub_ln1503_3_fu_2998_p2[16:1]}};
        v2_V_20_reg_5001 <= {{ret_V_18_fu_3056_p2[12:1]}};
        v2_V_21_reg_4995 <= v2_V_21_fu_3449_p3;
        v2_V_23_reg_4967 <= {{add_ln1353_2_fu_3115_p2[12:5]}};
        v2_V_24_reg_4978 <= {{add_ln1353_3_fu_3174_p2[12:5]}};
        v2_V_25_reg_4989 <= {{add_ln1353_4_fu_3233_p2[12:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bx_V8_phi_reg_970_pp0_iter10_reg <= bx_V8_phi_reg_970_pp0_iter9_reg;
        bx_V8_phi_reg_970_pp0_iter11_reg <= bx_V8_phi_reg_970_pp0_iter10_reg;
        bx_V8_phi_reg_970_pp0_iter12_reg <= bx_V8_phi_reg_970_pp0_iter11_reg;
        bx_V8_phi_reg_970_pp0_iter13_reg <= bx_V8_phi_reg_970_pp0_iter12_reg;
        bx_V8_phi_reg_970_pp0_iter14_reg <= bx_V8_phi_reg_970_pp0_iter13_reg;
        bx_V8_phi_reg_970_pp0_iter15_reg <= bx_V8_phi_reg_970_pp0_iter14_reg;
        bx_V8_phi_reg_970_pp0_iter16_reg <= bx_V8_phi_reg_970_pp0_iter15_reg;
        bx_V8_phi_reg_970_pp0_iter17_reg <= bx_V8_phi_reg_970_pp0_iter16_reg;
        bx_V8_phi_reg_970_pp0_iter18_reg <= bx_V8_phi_reg_970_pp0_iter17_reg;
        bx_V8_phi_reg_970_pp0_iter19_reg <= bx_V8_phi_reg_970_pp0_iter18_reg;
        bx_V8_phi_reg_970_pp0_iter20_reg <= bx_V8_phi_reg_970_pp0_iter19_reg;
        bx_V8_phi_reg_970_pp0_iter2_reg <= bx_V8_phi_reg_970_pp0_iter1_reg;
        bx_V8_phi_reg_970_pp0_iter3_reg <= bx_V8_phi_reg_970_pp0_iter2_reg;
        bx_V8_phi_reg_970_pp0_iter4_reg <= bx_V8_phi_reg_970_pp0_iter3_reg;
        bx_V8_phi_reg_970_pp0_iter5_reg <= bx_V8_phi_reg_970_pp0_iter4_reg;
        bx_V8_phi_reg_970_pp0_iter6_reg <= bx_V8_phi_reg_970_pp0_iter5_reg;
        bx_V8_phi_reg_970_pp0_iter7_reg <= bx_V8_phi_reg_970_pp0_iter6_reg;
        bx_V8_phi_reg_970_pp0_iter8_reg <= bx_V8_phi_reg_970_pp0_iter7_reg;
        bx_V8_phi_reg_970_pp0_iter9_reg <= bx_V8_phi_reg_970_pp0_iter8_reg;
        delta0_V_reg_4614_pp0_iter11_reg <= delta0_V_reg_4614;
        delta0_V_reg_4614_pp0_iter12_reg <= delta0_V_reg_4614_pp0_iter11_reg;
        delta0_V_reg_4614_pp0_iter13_reg <= delta0_V_reg_4614_pp0_iter12_reg;
        delta0_V_reg_4614_pp0_iter14_reg <= delta0_V_reg_4614_pp0_iter13_reg;
        dphi_V_reg_4569_pp0_iter9_reg[15 : 3] <= dphi_V_reg_4569[15 : 3];
        icmp_ln560_reg_4423_pp0_iter10_reg <= icmp_ln560_reg_4423_pp0_iter9_reg;
        icmp_ln560_reg_4423_pp0_iter11_reg <= icmp_ln560_reg_4423_pp0_iter10_reg;
        icmp_ln560_reg_4423_pp0_iter12_reg <= icmp_ln560_reg_4423_pp0_iter11_reg;
        icmp_ln560_reg_4423_pp0_iter13_reg <= icmp_ln560_reg_4423_pp0_iter12_reg;
        icmp_ln560_reg_4423_pp0_iter14_reg <= icmp_ln560_reg_4423_pp0_iter13_reg;
        icmp_ln560_reg_4423_pp0_iter15_reg <= icmp_ln560_reg_4423_pp0_iter14_reg;
        icmp_ln560_reg_4423_pp0_iter16_reg <= icmp_ln560_reg_4423_pp0_iter15_reg;
        icmp_ln560_reg_4423_pp0_iter17_reg <= icmp_ln560_reg_4423_pp0_iter16_reg;
        icmp_ln560_reg_4423_pp0_iter18_reg <= icmp_ln560_reg_4423_pp0_iter17_reg;
        icmp_ln560_reg_4423_pp0_iter19_reg <= icmp_ln560_reg_4423_pp0_iter18_reg;
        icmp_ln560_reg_4423_pp0_iter20_reg <= icmp_ln560_reg_4423_pp0_iter19_reg;
        icmp_ln560_reg_4423_pp0_iter2_reg <= icmp_ln560_reg_4423_pp0_iter1_reg;
        icmp_ln560_reg_4423_pp0_iter3_reg <= icmp_ln560_reg_4423_pp0_iter2_reg;
        icmp_ln560_reg_4423_pp0_iter4_reg <= icmp_ln560_reg_4423_pp0_iter3_reg;
        icmp_ln560_reg_4423_pp0_iter5_reg <= icmp_ln560_reg_4423_pp0_iter4_reg;
        icmp_ln560_reg_4423_pp0_iter6_reg <= icmp_ln560_reg_4423_pp0_iter5_reg;
        icmp_ln560_reg_4423_pp0_iter7_reg <= icmp_ln560_reg_4423_pp0_iter6_reg;
        icmp_ln560_reg_4423_pp0_iter8_reg <= icmp_ln560_reg_4423_pp0_iter7_reg;
        icmp_ln560_reg_4423_pp0_iter9_reg <= icmp_ln560_reg_4423_pp0_iter8_reg;
        icmp_ln891_8_reg_4474 <= icmp_ln891_8_fu_1637_p2;
        or_ln571_reg_4490 <= or_ln571_fu_1704_p2;
        or_ln571_reg_4490_pp0_iter10_reg <= or_ln571_reg_4490_pp0_iter9_reg;
        or_ln571_reg_4490_pp0_iter11_reg <= or_ln571_reg_4490_pp0_iter10_reg;
        or_ln571_reg_4490_pp0_iter12_reg <= or_ln571_reg_4490_pp0_iter11_reg;
        or_ln571_reg_4490_pp0_iter13_reg <= or_ln571_reg_4490_pp0_iter12_reg;
        or_ln571_reg_4490_pp0_iter14_reg <= or_ln571_reg_4490_pp0_iter13_reg;
        or_ln571_reg_4490_pp0_iter15_reg <= or_ln571_reg_4490_pp0_iter14_reg;
        or_ln571_reg_4490_pp0_iter16_reg <= or_ln571_reg_4490_pp0_iter15_reg;
        or_ln571_reg_4490_pp0_iter17_reg <= or_ln571_reg_4490_pp0_iter16_reg;
        or_ln571_reg_4490_pp0_iter18_reg <= or_ln571_reg_4490_pp0_iter17_reg;
        or_ln571_reg_4490_pp0_iter19_reg <= or_ln571_reg_4490_pp0_iter18_reg;
        or_ln571_reg_4490_pp0_iter20_reg <= or_ln571_reg_4490_pp0_iter19_reg;
        or_ln571_reg_4490_pp0_iter5_reg <= or_ln571_reg_4490;
        or_ln571_reg_4490_pp0_iter6_reg <= or_ln571_reg_4490_pp0_iter5_reg;
        or_ln571_reg_4490_pp0_iter7_reg <= or_ln571_reg_4490_pp0_iter6_reg;
        or_ln571_reg_4490_pp0_iter8_reg <= or_ln571_reg_4490_pp0_iter7_reg;
        or_ln571_reg_4490_pp0_iter9_reg <= or_ln571_reg_4490_pp0_iter8_reg;
        or_ln891_4_reg_4450 <= or_ln891_4_fu_1541_p2;
        or_ln891_6_reg_4468 <= or_ln891_6_fu_1620_p2;
        p_Val2_7_reg_4539_pp0_iter10_reg <= p_Val2_7_reg_4539_pp0_iter9_reg;
        p_Val2_7_reg_4539_pp0_iter11_reg <= p_Val2_7_reg_4539_pp0_iter10_reg;
        p_Val2_7_reg_4539_pp0_iter12_reg <= p_Val2_7_reg_4539_pp0_iter11_reg;
        p_Val2_7_reg_4539_pp0_iter13_reg <= p_Val2_7_reg_4539_pp0_iter12_reg;
        p_Val2_7_reg_4539_pp0_iter14_reg <= p_Val2_7_reg_4539_pp0_iter13_reg;
        p_Val2_7_reg_4539_pp0_iter15_reg <= p_Val2_7_reg_4539_pp0_iter14_reg;
        p_Val2_7_reg_4539_pp0_iter16_reg <= p_Val2_7_reg_4539_pp0_iter15_reg;
        p_Val2_7_reg_4539_pp0_iter17_reg <= p_Val2_7_reg_4539_pp0_iter16_reg;
        p_Val2_7_reg_4539_pp0_iter18_reg <= p_Val2_7_reg_4539_pp0_iter17_reg;
        p_Val2_7_reg_4539_pp0_iter19_reg <= p_Val2_7_reg_4539_pp0_iter18_reg;
        p_Val2_7_reg_4539_pp0_iter20_reg <= p_Val2_7_reg_4539_pp0_iter19_reg;
        p_Val2_7_reg_4539_pp0_iter7_reg <= p_Val2_7_reg_4539;
        p_Val2_7_reg_4539_pp0_iter8_reg <= p_Val2_7_reg_4539_pp0_iter7_reg;
        p_Val2_7_reg_4539_pp0_iter9_reg <= p_Val2_7_reg_4539_pp0_iter8_reg;
        phi0_V_reg_4779_pp0_iter17_reg <= phi0_V_reg_4779;
        phi0_V_reg_4779_pp0_iter18_reg <= phi0_V_reg_4779_pp0_iter17_reg;
        phi0_V_reg_4779_pp0_iter19_reg <= phi0_V_reg_4779_pp0_iter18_reg;
        phi0_V_reg_4779_pp0_iter20_reg <= phi0_V_reg_4779_pp0_iter19_reg;
        r1abs_V_reg_4590_pp0_iter10_reg[9 : 1] <= r1abs_V_reg_4590[9 : 1];
        r1abs_V_reg_4590_pp0_iter11_reg[9 : 1] <= r1abs_V_reg_4590_pp0_iter10_reg[9 : 1];
        r1abs_V_reg_4590_pp0_iter12_reg[9 : 1] <= r1abs_V_reg_4590_pp0_iter11_reg[9 : 1];
        r1abs_V_reg_4590_pp0_iter13_reg[9 : 1] <= r1abs_V_reg_4590_pp0_iter12_reg[9 : 1];
        r2abs_V_reg_4597_pp0_iter10_reg[10 : 1] <= r2abs_V_reg_4597[10 : 1];
        select_ln209_6_reg_4402_pp0_iter2_reg <= select_ln209_6_reg_4402_pp0_iter1_reg;
        select_ln209_7_reg_4407_pp0_iter2_reg <= select_ln209_7_reg_4407_pp0_iter1_reg;
        select_ln209_8_reg_4412_pp0_iter2_reg <= select_ln209_8_reg_4412_pp0_iter1_reg;
        select_ln209_8_reg_4412_pp0_iter3_reg <= select_ln209_8_reg_4412_pp0_iter2_reg;
        select_ln891_10_reg_4456 <= select_ln891_10_fu_1547_p3;
        select_ln891_11_reg_4463 <= select_ln891_11_fu_1590_p3;
        select_ln891_15_reg_4485 <= select_ln891_15_fu_1673_p3;
        select_ln891_15_reg_4485_pp0_iter5_reg <= select_ln891_15_reg_4485;
        select_ln891_7_reg_4444 <= select_ln891_7_fu_1510_p3;
        success_reg_4849_pp0_iter18_reg <= success_reg_4849;
        success_reg_4849_pp0_iter19_reg <= success_reg_4849_pp0_iter18_reg;
        success_reg_4849_pp0_iter20_reg <= success_reg_4849_pp0_iter19_reg;
        t_V_reg_4727_pp0_iter16_reg <= t_V_reg_4727;
        t_V_reg_4727_pp0_iter17_reg <= t_V_reg_4727_pp0_iter16_reg;
        tmp_7_reg_4559_pp0_iter10_reg <= tmp_7_reg_4559_pp0_iter9_reg;
        tmp_7_reg_4559_pp0_iter11_reg <= tmp_7_reg_4559_pp0_iter10_reg;
        tmp_7_reg_4559_pp0_iter12_reg <= tmp_7_reg_4559_pp0_iter11_reg;
        tmp_7_reg_4559_pp0_iter13_reg <= tmp_7_reg_4559_pp0_iter12_reg;
        tmp_7_reg_4559_pp0_iter14_reg <= tmp_7_reg_4559_pp0_iter13_reg;
        tmp_7_reg_4559_pp0_iter15_reg <= tmp_7_reg_4559_pp0_iter14_reg;
        tmp_7_reg_4559_pp0_iter9_reg <= tmp_7_reg_4559;
        trunc_ln1354_1_reg_4584_pp0_iter10_reg <= trunc_ln1354_1_reg_4584_pp0_iter9_reg;
        trunc_ln1354_1_reg_4584_pp0_iter11_reg <= trunc_ln1354_1_reg_4584_pp0_iter10_reg;
        trunc_ln1354_1_reg_4584_pp0_iter12_reg <= trunc_ln1354_1_reg_4584_pp0_iter11_reg;
        trunc_ln1354_1_reg_4584_pp0_iter13_reg <= trunc_ln1354_1_reg_4584_pp0_iter12_reg;
        trunc_ln1354_1_reg_4584_pp0_iter14_reg <= trunc_ln1354_1_reg_4584_pp0_iter13_reg;
        trunc_ln1354_1_reg_4584_pp0_iter15_reg <= trunc_ln1354_1_reg_4584_pp0_iter14_reg;
        trunc_ln1354_1_reg_4584_pp0_iter9_reg <= trunc_ln1354_1_reg_4584;
        trunc_ln1503_1_reg_4626_pp0_iter11_reg <= trunc_ln1503_1_reg_4626;
        trunc_ln1503_1_reg_4626_pp0_iter12_reg <= trunc_ln1503_1_reg_4626_pp0_iter11_reg;
        trunc_ln1503_1_reg_4626_pp0_iter13_reg <= trunc_ln1503_1_reg_4626_pp0_iter12_reg;
        trunc_ln1503_1_reg_4626_pp0_iter14_reg <= trunc_ln1503_1_reg_4626_pp0_iter13_reg;
        trunc_ln1503_2_reg_4638_pp0_iter12_reg <= trunc_ln1503_2_reg_4638;
        trunc_ln1503_2_reg_4638_pp0_iter13_reg <= trunc_ln1503_2_reg_4638_pp0_iter12_reg;
        trunc_ln1503_2_reg_4638_pp0_iter14_reg <= trunc_ln1503_2_reg_4638_pp0_iter13_reg;
        trunc_ln209_reg_4349_pp0_iter10_reg <= trunc_ln209_reg_4349_pp0_iter9_reg;
        trunc_ln209_reg_4349_pp0_iter11_reg <= trunc_ln209_reg_4349_pp0_iter10_reg;
        trunc_ln209_reg_4349_pp0_iter12_reg <= trunc_ln209_reg_4349_pp0_iter11_reg;
        trunc_ln209_reg_4349_pp0_iter13_reg <= trunc_ln209_reg_4349_pp0_iter12_reg;
        trunc_ln209_reg_4349_pp0_iter14_reg <= trunc_ln209_reg_4349_pp0_iter13_reg;
        trunc_ln209_reg_4349_pp0_iter15_reg <= trunc_ln209_reg_4349_pp0_iter14_reg;
        trunc_ln209_reg_4349_pp0_iter16_reg <= trunc_ln209_reg_4349_pp0_iter15_reg;
        trunc_ln209_reg_4349_pp0_iter17_reg <= trunc_ln209_reg_4349_pp0_iter16_reg;
        trunc_ln209_reg_4349_pp0_iter18_reg <= trunc_ln209_reg_4349_pp0_iter17_reg;
        trunc_ln209_reg_4349_pp0_iter19_reg <= trunc_ln209_reg_4349_pp0_iter18_reg;
        trunc_ln209_reg_4349_pp0_iter20_reg <= trunc_ln209_reg_4349_pp0_iter19_reg;
        trunc_ln209_reg_4349_pp0_iter2_reg <= trunc_ln209_reg_4349_pp0_iter1_reg;
        trunc_ln209_reg_4349_pp0_iter3_reg <= trunc_ln209_reg_4349_pp0_iter2_reg;
        trunc_ln209_reg_4349_pp0_iter4_reg <= trunc_ln209_reg_4349_pp0_iter3_reg;
        trunc_ln209_reg_4349_pp0_iter5_reg <= trunc_ln209_reg_4349_pp0_iter4_reg;
        trunc_ln209_reg_4349_pp0_iter6_reg <= trunc_ln209_reg_4349_pp0_iter5_reg;
        trunc_ln209_reg_4349_pp0_iter7_reg <= trunc_ln209_reg_4349_pp0_iter6_reg;
        trunc_ln209_reg_4349_pp0_iter8_reg <= trunc_ln209_reg_4349_pp0_iter7_reg;
        trunc_ln209_reg_4349_pp0_iter9_reg <= trunc_ln209_reg_4349_pp0_iter8_reg;
        trunc_ln4_reg_4733_pp0_iter16_reg <= trunc_ln4_reg_4733;
        trunc_ln4_reg_4733_pp0_iter17_reg <= trunc_ln4_reg_4733_pp0_iter16_reg;
        trunc_ln4_reg_4733_pp0_iter18_reg <= trunc_ln4_reg_4733_pp0_iter17_reg;
        trunc_ln4_reg_4733_pp0_iter19_reg <= trunc_ln4_reg_4733_pp0_iter18_reg;
        trunc_ln4_reg_4733_pp0_iter20_reg <= trunc_ln4_reg_4733_pp0_iter19_reg;
        trunc_ln701_reg_4479 <= trunc_ln701_fu_1643_p1;
        v2_V_17_reg_4773_pp0_iter16_reg <= v2_V_17_reg_4773;
        v2_V_17_reg_4773_pp0_iter17_reg <= v2_V_17_reg_4773_pp0_iter16_reg;
        v2_V_17_reg_4773_pp0_iter18_reg <= v2_V_17_reg_4773_pp0_iter17_reg;
        v2_V_17_reg_4773_pp0_iter19_reg <= v2_V_17_reg_4773_pp0_iter18_reg;
        v2_V_17_reg_4773_pp0_iter20_reg <= v2_V_17_reg_4773_pp0_iter19_reg;
        v2_V_19_reg_4816_pp0_iter17_reg <= v2_V_19_reg_4816;
        v2_V_19_reg_4816_pp0_iter18_reg <= v2_V_19_reg_4816_pp0_iter17_reg;
        v2_V_19_reg_4816_pp0_iter19_reg <= v2_V_19_reg_4816_pp0_iter18_reg;
        v2_V_19_reg_4816_pp0_iter20_reg <= v2_V_19_reg_4816_pp0_iter19_reg;
        v2_V_reg_4856_pp0_iter18_reg <= v2_V_reg_4856;
        v2_V_reg_4856_pp0_iter19_reg <= v2_V_reg_4856_pp0_iter18_reg;
        v2_V_reg_4856_pp0_iter20_reg <= v2_V_reg_4856_pp0_iter19_reg;
        x2_V_reg_4632_pp0_iter11_reg <= x2_V_reg_4632;
        x2_V_reg_4632_pp0_iter12_reg <= x2_V_reg_4632_pp0_iter11_reg;
        x2_V_reg_4632_pp0_iter13_reg <= x2_V_reg_4632_pp0_iter12_reg;
        x8_0_V_reg_4744_pp0_iter16_reg <= x8_0_V_reg_4744;
        x8_0_V_reg_4744_pp0_iter17_reg <= x8_0_V_reg_4744_pp0_iter16_reg;
        x8_0_V_reg_4744_pp0_iter18_reg <= x8_0_V_reg_4744_pp0_iter17_reg;
        x8_1_V_reg_4750_pp0_iter16_reg <= x8_1_V_reg_4750;
        x8_1_V_reg_4750_pp0_iter17_reg <= x8_1_V_reg_4750_pp0_iter16_reg;
        x8_1_V_reg_4750_pp0_iter18_reg <= x8_1_V_reg_4750_pp0_iter17_reg;
        x8_2_V_reg_4756_pp0_iter16_reg <= x8_2_V_reg_4756;
        x8_2_V_reg_4756_pp0_iter17_reg <= x8_2_V_reg_4756_pp0_iter16_reg;
        x8_2_V_reg_4756_pp0_iter18_reg <= x8_2_V_reg_4756_pp0_iter17_reg;
        x8_3_V_reg_4762_pp0_iter16_reg <= x8_3_V_reg_4762;
        x8_3_V_reg_4762_pp0_iter17_reg <= x8_3_V_reg_4762_pp0_iter16_reg;
        x8_3_V_reg_4762_pp0_iter18_reg <= x8_3_V_reg_4762_pp0_iter17_reg;
        z0_V_reg_4786_pp0_iter17_reg <= z0_V_reg_4786;
        z0_V_reg_4786_pp0_iter18_reg <= z0_V_reg_4786_pp0_iter17_reg;
        z0_V_reg_4786_pp0_iter19_reg <= z0_V_reg_4786_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V8_phi_reg_970_pp0_iter1_reg <= bx_V8_phi_reg_970;
        icmp_ln560_reg_4423 <= icmp_ln560_fu_1344_p2;
        icmp_ln560_reg_4423_pp0_iter1_reg <= icmp_ln560_reg_4423;
        icmp_ln891_1_reg_4370 <= icmp_ln891_1_fu_1266_p2;
        icmp_ln891_reg_4358 <= icmp_ln891_fu_1226_p2;
        or_ln891_2_reg_4432 <= or_ln891_2_fu_1449_p2;
        select_ln209_2_reg_4380 <= select_ln209_2_fu_1282_p3;
        select_ln209_3_reg_4386 <= select_ln209_3_fu_1290_p3;
        select_ln209_4_reg_4391 <= select_ln209_4_fu_1298_p3;
        select_ln209_4_reg_4391_pp0_iter1_reg <= select_ln209_4_reg_4391;
        select_ln209_5_reg_4397 <= select_ln209_5_fu_1306_p3;
        select_ln209_5_reg_4397_pp0_iter1_reg <= select_ln209_5_reg_4397;
        select_ln209_6_reg_4402 <= select_ln209_6_fu_1314_p3;
        select_ln209_6_reg_4402_pp0_iter1_reg <= select_ln209_6_reg_4402;
        select_ln209_7_reg_4407 <= select_ln209_7_fu_1322_p3;
        select_ln209_7_reg_4407_pp0_iter1_reg <= select_ln209_7_reg_4407;
        select_ln209_8_reg_4412 <= select_ln209_8_fu_1330_p3;
        select_ln209_8_reg_4412_pp0_iter1_reg <= select_ln209_8_reg_4412;
        select_ln891_3_reg_4427 <= select_ln891_3_fu_1418_p3;
        select_ln891_6_reg_4438 <= select_ln891_6_fu_1455_p3;
        sext_ln891_reg_4365 <= sext_ln891_fu_1250_p1;
        sub_ln701_1_reg_4375 <= sub_ln701_1_fu_1276_p2;
        trunc_ln209_reg_4349 <= trunc_ln209_fu_1214_p1;
        trunc_ln209_reg_4349_pp0_iter1_reg <= trunc_ln209_reg_4349;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V8_rewind_reg_942 <= bx_V8_phi_reg_970;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V8_phi_reg_970_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter9_reg == 1'd0))) begin
        delta0_V_reg_4614 <= {{delta0_tmp_V_fu_4014_p2[29:12]}};
        tmp_1_reg_4621 <= {{grp_fu_4022_p3[22:12]}};
        trunc_ln1503_1_reg_4626 <= {{ret_V_32_fu_4031_p2[27:11]}};
        x2_V_reg_4632 <= {{delta0_tmp_V_fu_4014_p2[29:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter7_reg == 1'd0))) begin
        dphi_V_reg_4569[15 : 3] <= dphi_V_fu_1875_p2[15 : 3];
        r_V_15_reg_4554[7 : 1] <= r_V_15_fu_1803_p3[7 : 1];
        r_V_17_reg_4564[7 : 1] <= r_V_17_fu_1849_p3[7 : 1];
        tmp_7_reg_4559 <= {{innerStubs_0_dataarray_data_V_q0[16:3]}};
        trunc_ln1354_1_reg_4584 <= {{innerStubs_0_dataarray_data_V_q0[27:17]}};
        trunc_ln_reg_4579 <= {{outerStubs_0_dataarray_data_V_q0[27:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter8_reg == 1'd0))) begin
        drinv_V_reg_4603 <= LUT_drinv_V_q0;
        dz_V_reg_4609 <= dz_V_fu_1938_p2;
        r1abs_V_reg_4590[9 : 1] <= r1abs_V_fu_1923_p2[9 : 1];
        r2abs_V_reg_4597[10 : 1] <= r2abs_V_fu_1932_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iSP_V_reg_4418 <= iSP_V_fu_1338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter15_reg == 1'd0))) begin
        icmp_ln314_reg_4824 <= icmp_ln314_fu_2479_p2;
        phi0_V_reg_4779 <= {{ret_V_31_fu_2356_p2[18:1]}};
        trunc_ln1503_4_reg_4791 <= {{z0_V_fu_2379_p2[15:4]}};
        v2_V_19_reg_4816 <= {{der_phiL_V_fu_2442_p2[15:6]}};
        x12_0_V_reg_4796 <= {{ret_V_34_fu_4181_p2[35:18]}};
        x12_1_V_reg_4801 <= {{ret_V_36_fu_4188_p2[35:18]}};
        x12_2_V_reg_4806 <= {{ret_V_38_fu_4195_p2[35:18]}};
        x12_3_V_reg_4811 <= {{ret_V_40_fu_4202_p2[35:18]}};
        z0_V_reg_4786 <= z0_V_fu_2379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter5_reg == 1'd0))) begin
        p_Val2_7_reg_4539 <= p_Val2_7_fu_1730_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter14_reg == 1'd0))) begin
        phi0a_V_reg_4722 <= {{phi0a_tmp_V_fu_4131_p2[31:14]}};
        rinv_final_V_reg_4716 <= {{rinv_tmp_V_fu_4122_p2[33:19]}};
        t_V_reg_4727 <= {{t_tmp_V_fu_4138_p2[30:13]}};
        trunc_ln1503_7_reg_4739 <= {{z0b_tmp_V_fu_4146_p2[30:15]}};
        trunc_ln4_reg_4733 <= {{t_tmp_V_fu_4138_p2[30:17]}};
        trunc_ln6_reg_4768 <= {{rinv_tmp_V_fu_4122_p2[32:17]}};
        v2_V_17_reg_4773 <= {{rinv_tmp_V_fu_4122_p2[32:19]}};
        x8_0_V_reg_4744 <= {{x8_0_tmp_V_fu_4153_p2[32:15]}};
        x8_1_V_reg_4750 <= {{x8_1_tmp_V_fu_4160_p2[32:15]}};
        x8_2_V_reg_4756 <= {{x8_2_tmp_V_fu_4167_p2[32:15]}};
        x8_3_V_reg_4762 <= {{x8_3_tmp_V_fu_4174_p2[32:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter16_reg == 1'd0))) begin
        success_reg_4849 <= success_fu_2653_p2;
        v2_V_reg_4856 <= {{ret_V_8_fu_2492_p2[10:1]}};
        x12A_0_V_reg_4829 <= {{x12A_0_tmp_V_fu_4209_p2[34:17]}};
        x12A_1_V_reg_4834 <= {{x12A_1_tmp_V_fu_4216_p2[34:17]}};
        x12A_2_V_reg_4839 <= {{x12A_2_tmp_V_fu_4223_p2[34:17]}};
        x12A_3_V_reg_4844 <= {{x12A_3_tmp_V_fu_4230_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter10_reg == 1'd0))) begin
        tmp_10_reg_4649 <= {{ret_V_30_fu_4052_p2[28:14]}};
        trunc_ln1503_2_reg_4638 <= {{ret_V_27_fu_4038_p2[27:13]}};
        trunc_ln1503_3_reg_4644 <= {{ret_V_28_fu_4045_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter18_reg == 1'd0))) begin
        tmp_16_reg_4921 <= {{x23_0_tmp_V_fu_4321_p2[30:13]}};
        tmp_17_reg_4926 <= {{x23_1_tmp_V_fu_4328_p2[30:13]}};
        tmp_18_reg_4931 <= {{x23_2_tmp_V_fu_4335_p2[30:13]}};
        tmp_19_reg_4936 <= {{x23_3_tmp_V_fu_4342_p2[30:13]}};
        x22_0_V_reg_4901 <= {{x22_0_tmp_V_fu_4293_p2[32:15]}};
        x22_1_V_reg_4906 <= {{x22_1_tmp_V_fu_4300_p2[32:15]}};
        x22_2_V_reg_4911 <= {{x22_2_tmp_V_fu_4307_p2[32:15]}};
        x22_3_V_reg_4916 <= {{x22_3_tmp_V_fu_4314_p2[32:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter19_reg == 1'd0) & (success_reg_4849_pp0_iter19_reg == 1'd1))) begin
        tmp_39_reg_5021 <= {{add_ln341_fu_3497_p2[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter17_reg == 1'd0))) begin
        trunc_ln1503_10_reg_4876 <= {{x20_3_tmp_V_fu_4258_p2[34:19]}};
        trunc_ln1503_11_reg_4881 <= {{ret_V_41_fu_4265_p2[29:13]}};
        trunc_ln1503_6_reg_4861 <= {{x20_0_tmp_V_fu_4237_p2[34:19]}};
        trunc_ln1503_8_reg_4866 <= {{x20_1_tmp_V_fu_4244_p2[34:19]}};
        trunc_ln1503_9_reg_4871 <= {{x20_2_tmp_V_fu_4251_p2[34:19]}};
        x11_1_V_reg_4886 <= {{ret_V_42_fu_4272_p2[30:13]}};
        x11_2_V_reg_4891 <= {{ret_V_43_fu_4279_p2[30:13]}};
        x11_3_V_reg_4896 <= {{ret_V_44_fu_4286_p2[30:13]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        LUT_drinv_V_ce0 = 1'b1;
    end else begin
        LUT_drinv_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to20 = 1'b1;
    end else begin
        ap_idle_pp0_0to20 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_930_p6 == 1'd0)) begin
        ap_phi_mux_bx_V8_phi_phi_fu_975_p4 = ap_phi_mux_bx_V8_rewind_phi_fu_946_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_930_p6 == 1'd1)) begin
        ap_phi_mux_bx_V8_phi_phi_fu_975_p4 = bx_V;
    end else begin
        ap_phi_mux_bx_V8_phi_phi_fu_975_p4 = ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln560_reg_4423 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V8_rewind_phi_fu_946_p6 = bx_V8_phi_reg_970;
    end else begin
        ap_phi_mux_bx_V8_rewind_phi_fu_946_p6 = bx_V8_rewind_reg_942;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((icmp_ln560_reg_4423 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_930_p6 = 1'd1;
        end else if ((icmp_ln560_reg_4423 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_930_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_930_p6 = do_init_reg_926;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_930_p6 = do_init_reg_926;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((icmp_ln560_reg_4423 == 1'd1)) begin
            ap_phi_mux_iSP_V7_phi_fu_960_p6 = 7'd0;
        end else if ((icmp_ln560_reg_4423 == 1'd0)) begin
            ap_phi_mux_iSP_V7_phi_fu_960_p6 = iSP_V_reg_4418;
        end else begin
            ap_phi_mux_iSP_V7_phi_fu_960_p6 = iSP_V7_reg_956;
        end
    end else begin
        ap_phi_mux_iSP_V7_phi_fu_960_p6 = iSP_V7_reg_956;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        if ((success_reg_4849_pp0_iter20_reg == 1'd0)) begin
            ap_phi_mux_npar_1_phi_fu_1071_p4 = t_V_36_reg_984;
        end else if ((success_reg_4849_pp0_iter20_reg == 1'd1)) begin
            ap_phi_mux_npar_1_phi_fu_1071_p4 = npar_V_fu_3662_p2;
        end else begin
            ap_phi_mux_npar_1_phi_fu_1071_p4 = ap_phi_reg_pp0_iter21_npar_1_reg_1068;
        end
    end else begin
        ap_phi_mux_npar_1_phi_fu_1071_p4 = ap_phi_reg_pp0_iter21_npar_1_reg_1068;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        if ((1'd0 == and_ln360_3_fu_3853_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 = t_V_53_reg_1026;
        end else if ((1'd1 == and_ln360_3_fu_3853_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 = nproj_barrel_2s_1_V_fu_3859_p2;
        end else begin
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103;
        end
    end else begin
        ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        if ((1'd0 == and_ln360_5_fu_3914_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 = t_V_62_reg_1040;
        end else if ((1'd1 == and_ln360_5_fu_3914_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 = nproj_barrel_2s_5_V_fu_3919_p2;
        end else begin
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113;
        end
    end else begin
        ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        if ((1'd0 == and_ln360_7_fu_3974_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 = t_V_71_reg_1054;
        end else if ((1'd1 == and_ln360_7_fu_3974_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 = nproj_barrel_2s_9_V_fu_3979_p2;
        end else begin
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123;
        end
    end else begin
        ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123;
    end
end

always @ (*) begin
    if (((or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln360_1_fu_3802_p2) & (success_reg_4849_pp0_iter20_reg == 1'd1))) begin
        ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 = nproj_barrel_ps_13_V_fu_3808_p2;
    end else if ((((success_reg_4849_pp0_iter20_reg == 1'd0) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) | ((1'd0 == and_ln360_1_fu_3802_p2) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (success_reg_4849_pp0_iter20_reg == 1'd1)))) begin
        ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 = t_V_44_reg_1012;
    end else begin
        ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 = ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln360_1_fu_3802_p2) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (success_reg_4849_pp0_iter20_reg == 1'd1)) | ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln360_1_fu_3802_p2) & (success_reg_4849_pp0_iter20_reg == 1'd1)))) begin
        ap_phi_mux_success_assign_phi_fu_1094_p6 = and_ln287_1_reg_4961;
    end else if (((success_reg_4849_pp0_iter20_reg == 1'd0) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0))) begin
        ap_phi_mux_success_assign_phi_fu_1094_p6 = 1'd0;
    end else begin
        ap_phi_mux_success_assign_phi_fu_1094_p6 = ap_phi_reg_pp0_iter21_success_assign_reg_1091;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_3_phi_fu_1201_p4 = ap_phi_mux_npar_1_phi_fu_1071_p4;
    end else if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_3_phi_fu_1201_p4 = t_V_36_reg_984;
    end else begin
        ap_phi_mux_t_V_3_phi_fu_1201_p4 = ap_phi_reg_pp0_iter21_t_V_3_reg_1197;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_4_phi_fu_1176_p4 = ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6;
    end else if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_4_phi_fu_1176_p4 = t_V_44_reg_1012;
    end else begin
        ap_phi_mux_t_V_4_phi_fu_1176_p4 = ap_phi_reg_pp0_iter21_t_V_4_reg_1172;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_5_phi_fu_1163_p4 = ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4;
    end else if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_5_phi_fu_1163_p4 = t_V_53_reg_1026;
    end else begin
        ap_phi_mux_t_V_5_phi_fu_1163_p4 = ap_phi_reg_pp0_iter21_t_V_5_reg_1159;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_6_phi_fu_1150_p4 = ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4;
    end else if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_6_phi_fu_1150_p4 = t_V_62_reg_1040;
    end else begin
        ap_phi_mux_t_V_6_phi_fu_1150_p4 = ap_phi_reg_pp0_iter21_t_V_6_reg_1146;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_7_phi_fu_1137_p4 = ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4;
    end else if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_7_phi_fu_1137_p4 = t_V_71_reg_1054;
    end else begin
        ap_phi_mux_t_V_7_phi_fu_1137_p4 = ap_phi_reg_pp0_iter21_t_V_7_reg_1133;
    end
end

always @ (*) begin
    if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_9_phi_fu_1189_p4 = select_ln507_fu_4004_p3;
    end else if ((or_ln571_reg_4490_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_9_phi_fu_1189_p4 = t_V_95_reg_998;
    end else begin
        ap_phi_mux_t_V_9_phi_fu_1189_p4 = ap_phi_reg_pp0_iter21_t_V_9_reg_1185;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_fu_1344_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to20 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln560_reg_4423_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        innerStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        innerStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        outerStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        outerStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln360_3_fu_3853_p2) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln360_5_fu_3914_p2) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_9_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_9_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln360_7_fu_3974_p2) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_9_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_9_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_ps_13_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_ps_13_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln360_1_fu_3802_p2) & (success_reg_4849_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_ps_13_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_ps_13_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_8_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_8_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        trackletParameters_dataarray_data_V_ce0 = 1'b1;
    end else begin
        trackletParameters_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln571_reg_4490_pp0_iter20_reg == 1'd0) & (success_reg_4849_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        trackletParameters_dataarray_data_V_we0 = 1'b1;
    end else begin
        trackletParameters_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_drinv_V_address0 = zext_ln544_fu_1895_p1;

assign a2_V_fu_2108_p1 = tmp_s_fu_2098_p4;

assign a2_tmp_V_fu_2092_p2 = ($signed(21'd1048576) - $signed(sext_ln68_10_fu_2089_p1));

assign a2a_tmp_V_fu_4059_p1 = sext_ln68_4_fu_2041_p1;

assign a2b_tmp_V_fu_4073_p0 = 35'd69225;

assign a2n_V_fu_2112_p2 = (18'd0 - a2_V_fu_2108_p1);

assign abs679_i_fu_2471_p3 = ((abscond678_i_fu_2466_p2[0:0] === 1'b1) ? sext_ln314_cast_fu_2457_p1 : neg677_i_fu_2460_p2);

assign abscond678_i_fu_2466_p2 = (($signed(rinv_final_V_reg_4716) > $signed(15'd0)) ? 1'b1 : 1'b0);

assign abscond681_i_fu_2566_p2 = (($signed(z0_final_V_fu_2498_p4) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign add_ln1353_1_fu_3622_p2 = ($signed(14'd1) + $signed(trunc_ln4_reg_4733_pp0_iter20_reg));

assign add_ln1353_2_fu_3115_p2 = (13'd1 + trunc_ln5_fu_3099_p4);

assign add_ln1353_3_fu_3174_p2 = (13'd1 + trunc_ln1353_1_fu_3158_p4);

assign add_ln1353_4_fu_3233_p2 = (13'd1 + trunc_ln1353_2_fu_3217_p4);

assign add_ln341_1_fu_3827_p2 = ($signed(v2_V_23_reg_4967) + $signed(8'd129));

assign add_ln341_2_fu_3878_p2 = ($signed(v2_V_24_reg_4978) + $signed(8'd129));

assign add_ln341_3_fu_3938_p2 = ($signed(v2_V_25_reg_4989) + $signed(8'd129));

assign add_ln341_fu_3497_p2 = ($signed(v2_V_20_fu_3457_p4) + $signed(12'd2049));

assign add_ln700_1_fu_1466_p2 = (3'd1 + zext_ln891_3_fu_1463_p1);

assign add_ln700_2_fu_1499_p2 = (3'd1 + select_ln891_5_fu_1472_p3);

assign add_ln700_3_fu_1555_p2 = (3'd1 + select_ln891_7_reg_4444);

assign add_ln700_4_fu_1579_p2 = (3'd1 + select_ln891_9_fu_1560_p3);

assign add_ln700_5_fu_1650_p2 = (4'd1 + zext_ln891_8_fu_1647_p1);

assign add_ln700_6_fu_1663_p2 = (4'd1 + select_ln891_13_fu_1656_p3);

assign add_ln700_fu_1406_p2 = (2'd1 + select_ln891_1_fu_1370_p3);

assign and_ln1503_1_fu_3523_p3 = {{tmp_30_fu_3513_p4}, {15'd0}};

assign and_ln1503_2_fu_3547_p3 = {{tmp_32_fu_3537_p4}, {15'd0}};

assign and_ln1503_3_fu_3583_p3 = {{tmp_34_fu_3573_p4}, {15'd0}};

assign and_ln287_1_fu_3345_p2 = (and_ln287_fu_3333_p2 & and_ln287_2_fu_3339_p2);

assign and_ln287_2_fu_3339_p2 = (icmp_ln287_1_fu_3327_p2 & icmp_ln281_1_fu_3299_p2);

assign and_ln287_fu_3333_p2 = (icmp_ln285_1_fu_3321_p2 & icmp_ln283_1_fu_3315_p2);

assign and_ln321_1_fu_2647_p2 = (icmp_ln895_fu_2630_p2 & icmp_ln887_fu_2636_p2);

assign and_ln321_fu_2642_p2 = (icmp_ln316_fu_2604_p2 & icmp_ln314_reg_4824);

assign and_ln360_10_fu_3567_p2 = (icmp_ln281_2_fu_3361_p2 & and_ln360_9_fu_3561_p2);

assign and_ln360_11_fu_3899_p2 = (success_reg_4849_pp0_iter20_reg & icmp_ln287_2_reg_4973);

assign and_ln360_12_fu_3903_p2 = (icmp_ln879_2_reg_5031 & icmp_ln343_2_fu_3893_p2);

assign and_ln360_13_fu_3908_p2 = (and_ln360_12_fu_3903_p2 & and_ln360_11_fu_3899_p2);

assign and_ln360_14_fu_3597_p2 = (icmp_ln285_3_fu_3427_p2 & icmp_ln283_3_fu_3421_p2);

assign and_ln360_15_fu_3603_p2 = (icmp_ln281_3_fu_3405_p2 & and_ln360_14_fu_3597_p2);

assign and_ln360_16_fu_3959_p2 = (success_reg_4849_pp0_iter20_reg & icmp_ln287_3_reg_4984);

assign and_ln360_17_fu_3963_p2 = (icmp_ln879_3_reg_5041 & icmp_ln343_3_fu_3953_p2);

assign and_ln360_18_fu_3968_p2 = (and_ln360_17_fu_3963_p2 & and_ln360_16_fu_3959_p2);

assign and_ln360_1_fu_3802_p2 = (and_ln360_6_fu_3797_p2 & and_ln360_2_fu_3786_p2);

assign and_ln360_2_fu_3786_p2 = (icmp_ln281_reg_4941 & and_ln360_fu_3782_p2);

assign and_ln360_3_fu_3853_p2 = (icmp_ln343_1_fu_3842_p2 & and_ln360_8_fu_3848_p2);

assign and_ln360_4_fu_3791_p2 = (icmp_ln879_fu_3776_p2 & icmp_ln343_fu_3754_p2);

assign and_ln360_5_fu_3914_p2 = (and_ln360_13_fu_3908_p2 & and_ln360_10_reg_5036);

assign and_ln360_6_fu_3797_p2 = (icmp_ln287_reg_4956 & and_ln360_4_fu_3791_p2);

assign and_ln360_7_fu_3974_p2 = (and_ln360_18_fu_3968_p2 & and_ln360_15_reg_5046);

assign and_ln360_8_fu_3848_p2 = (icmp_ln879_1_reg_5026 & ap_phi_mux_success_assign_phi_fu_1094_p6);

assign and_ln360_9_fu_3561_p2 = (icmp_ln285_2_fu_3383_p2 & icmp_ln283_2_fu_3377_p2);

assign and_ln360_fu_3782_p2 = (icmp_ln285_reg_4951 & icmp_ln283_reg_4946);

assign and_ln_fu_3768_p3 = {{tmp_28_fu_3759_p4}, {12'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp0_stage0_iter21 = (bx_o_V_1_ack_in == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_65 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_843 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970 = 'bx;

assign ap_phi_reg_pp0_iter21_npar_1_reg_1068 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078 = 'bx;

assign ap_phi_reg_pp0_iter21_success_assign_reg_1091 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_3_reg_1197 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_4_reg_1172 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_5_reg_1159 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_6_reg_1146 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_7_reg_1133 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_9_reg_1185 = 'bx;

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign delta0_tmp_V_fu_4014_p0 = delta0_tmp_V_fu_4014_p00;

assign delta0_tmp_V_fu_4014_p00 = drinv_V_reg_4603;

assign der_phiL_V_fu_2442_p2 = (16'd0 - trunc_ln6_reg_4768);

assign der_zL_final_V_fu_3637_p4 = {{ret_V_fu_3616_p2[13:4]}};

assign dphi_V_fu_1875_p2 = (shl_ln_fu_1821_p3 - trunc_ln3_fu_1867_p3);

assign dz_V_fu_1938_p2 = (trunc_ln_reg_4579 - trunc_ln1354_1_reg_4584);

assign empty_fu_2596_p3 = ((abscond681_i_fu_2566_p2[0:0] === 1'b1) ? sext_ln316_fu_2582_p1 : tmp_38_fu_2586_p4);

assign grp_fu_4022_p0 = grp_fu_4022_p00;

assign grp_fu_4022_p00 = r2abs_V_reg_4597;

assign grp_fu_4022_p1 = grp_fu_4022_p10;

assign grp_fu_4022_p10 = r1abs_V_reg_4590;

assign grp_fu_4022_p2 = 23'd2730;

assign iSP_V_fu_1338_p2 = (7'd1 + ap_phi_mux_iSP_V7_phi_fu_960_p6);

assign icmp_ln281_1_fu_3299_p2 = (($signed(zL_1_final_V_fu_3121_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln281_2_fu_3361_p2 = (($signed(zL_2_final_V_fu_3180_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln281_3_fu_3405_p2 = (($signed(zL_3_final_V_fu_3239_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_3249_p2 = (($signed(zL_0_final_V_fu_3062_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln283_1_fu_3315_p2 = (($signed(tmp_21_fu_3305_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln283_2_fu_3377_p2 = (($signed(tmp_22_fu_3367_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln283_3_fu_3421_p2 = (($signed(tmp_36_fu_3411_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln283_fu_3265_p2 = (($signed(tmp_20_fu_3255_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln285_1_fu_3321_p2 = ((r_V_7_fu_2960_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln285_2_fu_3383_p2 = ((r_V_8_fu_2987_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln285_3_fu_3427_p2 = ((r_V_9_fu_3014_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln285_fu_3271_p2 = ((r_V_6_fu_2933_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln287_1_fu_3327_p2 = ((r_V_7_fu_2960_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln287_2_fu_3389_p2 = ((r_V_8_fu_2987_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln287_3_fu_3433_p2 = ((r_V_9_fu_3014_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln287_fu_3277_p2 = ((r_V_6_fu_2933_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_2479_p2 = (($signed(abs679_i_fu_2471_p3) < $signed(16'd5721)) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_2604_p2 = (($signed(empty_fu_2596_p3) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln343_1_fu_3842_p2 = ((tmp_40_fu_3832_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln343_2_fu_3893_p2 = ((tmp_41_fu_3883_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln343_3_fu_3953_p2 = ((tmp_42_fu_3943_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_3754_p2 = ((tmp_39_reg_5021 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_fu_1344_p2 = ((ap_phi_mux_iSP_V7_phi_fu_960_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_3531_p2 = ((and_ln1503_1_fu_3523_p3 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_3555_p2 = ((and_ln1503_2_fu_3547_p3 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_3591_p2 = ((and_ln1503_3_fu_3583_p3 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_3776_p2 = ((and_ln_fu_3768_p3 == 14'd4096) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2636_p2 = (($signed(ret_V_45_fu_2624_p2) < $signed(20'd56269)) ? 1'b1 : 1'b0);

assign icmp_ln891_10_fu_3293_p2 = ((r_V_6_fu_2933_p3 > 19'd131063) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_1266_p2 = ((select_ln891_fu_1242_p3 < zext_ln891_1_fu_1262_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_2_fu_1391_p2 = ((select_ln891_2_fu_1378_p3 < zext_ln891_2_fu_1388_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_3_fu_1437_p2 = ((select_ln891_4_fu_1426_p3 < zext_ln891_4_fu_1434_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_4_fu_1485_p2 = ((select_ln891_6_reg_4438 < zext_ln891_5_fu_1482_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_5_fu_1529_p2 = ((select_ln891_8_fu_1518_p3 < zext_ln891_6_fu_1526_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_6_fu_1569_p2 = ((select_ln891_10_reg_4456 < zext_ln891_7_fu_1566_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_7_fu_1608_p2 = ((select_ln891_12_fu_1598_p3 < zext_ln891_9_fu_1605_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_8_fu_1637_p2 = ((select_ln891_14_fu_1626_p3 < zext_ln891_10_fu_1634_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_9_fu_1698_p2 = ((select_ln891_15_fu_1673_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1226_p2 = ((ap_phi_mux_iSP_V7_phi_fu_960_p6 < select_ln209_fu_1218_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2630_p2 = (($signed(ret_V_45_fu_2624_p2) > $signed(20'd9253)) ? 1'b1 : 1'b0);

assign innerStubs_0_dataarray_data_V_address0 = zext_ln42_1_fu_1775_p1;

assign lhs_V_10_fu_2418_p1 = x8_2_V_reg_4756;

assign lhs_V_11_fu_2430_p1 = x8_3_V_reg_4762;

assign lhs_V_1_fu_2349_p1 = r_V_16_fu_2342_p3;

assign lhs_V_2_fu_2162_p1 = x2_V_reg_4632_pp0_iter13_reg;

assign lhs_V_7_fu_2617_p1 = phi0_V_reg_4779;

assign lhs_V_8_fu_2394_p1 = x8_0_V_reg_4744;

assign lhs_V_9_fu_2406_p1 = x8_1_V_reg_4750;

assign lhs_V_fu_1881_p1 = r_V_17_fu_1849_p3;

assign lshr_ln_fu_3283_p4 = {{sub_ln1503_fu_2917_p2[16:3]}};

assign neg677_i_fu_2460_p2 = ($signed(16'd0) - $signed(sext_ln314_cast_fu_2457_p1));

assign neg680_i_fu_2560_p2 = ($signed(12'd0) - $signed(sext_ln316_cast_fu_2556_p1));

assign npar_V_fu_3662_p2 = (t_V_36_reg_984 + 7'd1);

assign nproj_barrel_2s_1_V_fu_3859_p2 = (t_V_53_reg_1026 + 7'd1);

assign nproj_barrel_2s_5_V_fu_3919_p2 = (t_V_62_reg_1040 + 7'd1);

assign nproj_barrel_2s_9_V_fu_3979_p2 = (t_V_71_reg_1054 + 7'd1);

assign nproj_barrel_ps_13_V_fu_3808_p2 = (t_V_44_reg_1012 + 7'd1);

assign or_ln571_fu_1704_p2 = (xor_ln891_1_fu_1692_p2 | icmp_ln891_9_fu_1698_p2);

assign or_ln891_1_fu_1412_p2 = (or_ln891_fu_1366_p2 | icmp_ln891_2_fu_1391_p2);

assign or_ln891_2_fu_1449_p2 = (or_ln891_1_fu_1412_p2 | icmp_ln891_3_fu_1437_p2);

assign or_ln891_3_fu_1505_p2 = (or_ln891_2_reg_4432 | icmp_ln891_4_fu_1485_p2);

assign or_ln891_4_fu_1541_p2 = (or_ln891_3_fu_1505_p2 | icmp_ln891_5_fu_1529_p2);

assign or_ln891_5_fu_1585_p2 = (or_ln891_4_reg_4450 | icmp_ln891_6_fu_1569_p2);

assign or_ln891_6_fu_1620_p2 = (or_ln891_5_fu_1585_p2 | icmp_ln891_7_fu_1608_p2);

assign or_ln891_7_fu_1669_p2 = (or_ln891_6_reg_4468 | icmp_ln891_8_reg_4474);

assign or_ln891_fu_1366_p2 = (icmp_ln891_reg_4358 | icmp_ln891_1_reg_4370);

assign outerStubs_0_dataarray_data_V_address0 = zext_ln42_2_fu_1788_p1;

assign projout_barrel_2s_1_dataarray_data_V_address0 = zext_ln321_2_fu_3873_p1;

assign projout_barrel_2s_1_dataarray_data_V_d0 = {{{{{{{{{{{{7'd5}, {t_V_95_reg_998}}}, {tmp_25_reg_5006}}}, {1'd0}}}, {v2_V_23_reg_4967}}}, {v2_V_19_reg_4816_pp0_iter20_reg}}}, {v2_V_22_fu_3696_p4}};

assign projout_barrel_2s_5_dataarray_data_V_address0 = zext_ln321_3_fu_3933_p1;

assign projout_barrel_2s_5_dataarray_data_V_d0 = {{{{{{{{{{{{7'd5}, {t_V_95_reg_998}}}, {tmp_26_reg_5011}}}, {1'd0}}}, {v2_V_24_reg_4978}}}, {v2_V_19_reg_4816_pp0_iter20_reg}}}, {v2_V_22_fu_3696_p4}};

assign projout_barrel_2s_9_dataarray_data_V_address0 = zext_ln321_4_fu_3993_p1;

assign projout_barrel_2s_9_dataarray_data_V_d0 = {{{{{{{{{{{{7'd5}, {t_V_95_reg_998}}}, {tmp_27_reg_5016}}}, {1'd0}}}, {v2_V_25_reg_4989}}}, {v2_V_19_reg_4816_pp0_iter20_reg}}}, {v2_V_22_fu_3696_p4}};

assign projout_barrel_ps_13_dataarray_data_V_address0 = zext_ln321_1_fu_3822_p1;

assign projout_barrel_ps_13_dataarray_data_V_d0 = {{{{{{{{{{7'd5}, {t_V_95_reg_998}}}, {v2_V_21_reg_4995}}}, {v2_V_20_reg_5001}}}, {v2_V_19_reg_4816_pp0_iter20_reg}}}, {der_zL_final_V_fu_3637_p4}};

assign r1abs_V_fu_1923_p2 = ($signed(10'd851) + $signed(sext_ln68_fu_1920_p1));

assign r2abs_V_fu_1932_p2 = ($signed(11'd1269) + $signed(sext_ln68_1_fu_1929_p1));

assign r_V_10_fu_3022_p3 = {{tmp_16_reg_4921}, {1'd0}};

assign r_V_11_fu_3072_p3 = {{tmp_17_reg_4926}, {1'd0}};

assign r_V_12_fu_3131_p3 = {{tmp_18_reg_4931}, {1'd0}};

assign r_V_13_fu_3190_p3 = {{tmp_19_reg_4936}, {1'd0}};

assign r_V_14_fu_2610_p3 = {{v2_V_17_reg_4773_pp0_iter16_reg}, {1'd0}};

assign r_V_15_fu_1803_p3 = {{tmp_5_fu_1793_p4}, {1'd0}};

assign r_V_16_fu_2342_p3 = {{tmp_7_reg_4559_pp0_iter15_reg}, {3'd0}};

assign r_V_17_fu_1849_p3 = {{tmp_8_fu_1839_p4}, {1'd0}};

assign r_V_4_fu_2372_p3 = {{trunc_ln1354_1_reg_4584_pp0_iter15_reg}, {5'd0}};

assign r_V_5_fu_2485_p1 = $signed(trunc_ln1503_4_reg_4791);

assign r_V_6_fu_2933_p3 = {{tmp_12_fu_2923_p4}, {1'd0}};

assign r_V_7_fu_2960_p3 = {{tmp_13_fu_2950_p4}, {1'd0}};

assign r_V_8_fu_2987_p3 = {{tmp_14_fu_2977_p4}, {1'd0}};

assign r_V_9_fu_3014_p3 = {{tmp_15_fu_3004_p4}, {1'd0}};

assign r_V_fu_3609_p1 = trunc_ln4_reg_4733_pp0_iter20_reg;

assign ret_V_18_fu_3056_p2 = (17'd1 + zext_ln1353_2_fu_3052_p1);

assign ret_V_20_fu_3109_p2 = (16'd1 + trunc_ln1503_13_fu_3089_p4);

assign ret_V_22_fu_3168_p2 = (16'd1 + trunc_ln1503_14_fu_3148_p4);

assign ret_V_24_fu_3227_p2 = (16'd1 + trunc_ln1503_15_fu_3207_p4);

assign ret_V_26_fu_1889_p2 = ($signed(lhs_V_fu_1881_p1) - $signed(rhs_V_fu_1885_p1));

assign ret_V_27_fu_4038_p1 = ret_V_27_fu_4038_p10;

assign ret_V_27_fu_4038_p10 = r1abs_V_reg_4590_pp0_iter10_reg;

assign ret_V_28_fu_4045_p0 = sext_ln215_fu_1999_p1;

assign ret_V_28_fu_4045_p1 = ret_V_28_fu_4045_p10;

assign ret_V_28_fu_4045_p10 = r2abs_V_reg_4597_pp0_iter10_reg;

assign ret_V_30_fu_4052_p0 = sext_ln215_fu_1999_p1;

assign ret_V_30_fu_4052_p1 = ret_V_30_fu_4052_p10;

assign ret_V_30_fu_4052_p10 = tmp_1_reg_4621;

assign ret_V_31_fu_2356_p2 = ($signed(rhs_V_1_fu_2353_p1) + $signed(lhs_V_1_fu_2349_p1));

assign ret_V_32_fu_4031_p0 = ret_V_32_fu_4031_p00;

assign ret_V_32_fu_4031_p00 = drinv_V_reg_4603;

assign ret_V_33_fu_4094_p0 = 29'd1784;

assign ret_V_34_fu_4181_p0 = lhs_V_8_fu_2394_p1;

assign ret_V_34_fu_4181_p1 = lhs_V_8_fu_2394_p1;

assign ret_V_35_fu_4101_p0 = 30'd2347;

assign ret_V_35_fu_4101_p1 = lhs_V_2_fu_2162_p1;

assign ret_V_36_fu_4188_p0 = lhs_V_9_fu_2406_p1;

assign ret_V_36_fu_4188_p1 = lhs_V_9_fu_2406_p1;

assign ret_V_37_fu_4108_p0 = 30'd2936;

assign ret_V_37_fu_4108_p1 = lhs_V_2_fu_2162_p1;

assign ret_V_38_fu_4195_p0 = lhs_V_10_fu_2418_p1;

assign ret_V_38_fu_4195_p1 = lhs_V_10_fu_2418_p1;

assign ret_V_39_fu_4115_p0 = 30'd3697;

assign ret_V_39_fu_4115_p1 = lhs_V_2_fu_2162_p1;

assign ret_V_40_fu_4202_p0 = lhs_V_11_fu_2430_p1;

assign ret_V_40_fu_4202_p1 = lhs_V_11_fu_2430_p1;

assign ret_V_41_fu_4265_p0 = 30'd1784;

assign ret_V_42_fu_4272_p0 = 31'd2347;

assign ret_V_42_fu_4272_p1 = rhs_V_6_fu_2717_p1;

assign ret_V_43_fu_4279_p0 = 31'd2936;

assign ret_V_43_fu_4279_p1 = rhs_V_6_fu_2717_p1;

assign ret_V_44_fu_4286_p0 = 31'd3697;

assign ret_V_44_fu_4286_p1 = rhs_V_6_fu_2717_p1;

assign ret_V_45_fu_2624_p2 = ($signed(lhs_V_7_fu_2617_p1) - $signed(rhs_V_7_fu_2620_p1));

assign ret_V_8_fu_2492_p2 = (17'd1 + zext_ln1353_1_fu_2488_p1);

assign ret_V_fu_3616_p2 = (19'd1 + zext_ln1353_fu_3612_p1);

assign rhs_V_1_fu_2353_p1 = $signed(phi0a_V_reg_4722);

assign rhs_V_6_fu_2717_p1 = t_V_reg_4727_pp0_iter17_reg;

assign rhs_V_7_fu_2620_p1 = $signed(r_V_14_fu_2610_p3);

assign rhs_V_fu_1885_p1 = r_V_15_fu_1803_p3;

assign select_ln209_1_fu_1254_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_1_nentries_1_V : stubPairs_1_nentries_0_V);

assign select_ln209_2_fu_1282_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_2_nentries_1_V : stubPairs_2_nentries_0_V);

assign select_ln209_3_fu_1290_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_3_nentries_1_V : stubPairs_3_nentries_0_V);

assign select_ln209_4_fu_1298_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_4_nentries_1_V : stubPairs_4_nentries_0_V);

assign select_ln209_5_fu_1306_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_5_nentries_1_V : stubPairs_5_nentries_0_V);

assign select_ln209_6_fu_1314_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_6_nentries_1_V : stubPairs_6_nentries_0_V);

assign select_ln209_7_fu_1322_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_7_nentries_1_V : stubPairs_7_nentries_0_V);

assign select_ln209_8_fu_1330_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_8_nentries_1_V : stubPairs_8_nentries_0_V);

assign select_ln209_fu_1218_p3 = ((trunc_ln209_fu_1214_p1[0:0] === 1'b1) ? stubPairs_0_nentries_1_V : stubPairs_0_nentries_0_V);

assign select_ln507_fu_4004_p3 = ((success_reg_4849_pp0_iter20_reg[0:0] === 1'b1) ? trackletIndex_V_fu_3998_p2 : t_V_95_reg_998);

assign select_ln700_fu_1359_p3 = ((icmp_ln891_reg_4358[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln891_10_fu_1547_p3 = ((or_ln891_4_fu_1541_p2[0:0] === 1'b1) ? select_ln891_8_fu_1518_p3 : sub_ln701_5_fu_1535_p2);

assign select_ln891_11_fu_1590_p3 = ((or_ln891_5_fu_1585_p2[0:0] === 1'b1) ? select_ln891_9_fu_1560_p3 : add_ln700_4_fu_1579_p2);

assign select_ln891_12_fu_1598_p3 = ((or_ln891_5_fu_1585_p2[0:0] === 1'b1) ? select_ln891_10_reg_4456 : sub_ln701_6_fu_1574_p2);

assign select_ln891_13_fu_1656_p3 = ((or_ln891_6_reg_4468[0:0] === 1'b1) ? zext_ln891_8_fu_1647_p1 : add_ln700_5_fu_1650_p2);

assign select_ln891_14_fu_1626_p3 = ((or_ln891_6_fu_1620_p2[0:0] === 1'b1) ? select_ln891_12_fu_1598_p3 : sub_ln701_7_fu_1614_p2);

assign select_ln891_15_fu_1673_p3 = ((or_ln891_7_fu_1669_p2[0:0] === 1'b1) ? select_ln891_13_fu_1656_p3 : add_ln700_6_fu_1663_p2);

assign select_ln891_16_fu_1685_p3 = ((or_ln891_7_fu_1669_p2[0:0] === 1'b1) ? trunc_ln701_reg_4479 : sub_ln891_fu_1681_p2);

assign select_ln891_1_fu_1370_p3 = ((or_ln891_fu_1366_p2[0:0] === 1'b1) ? zext_ln891_fu_1355_p1 : select_ln700_fu_1359_p3);

assign select_ln891_2_fu_1378_p3 = ((or_ln891_fu_1366_p2[0:0] === 1'b1) ? sext_ln891_reg_4365 : sub_ln701_1_reg_4375);

assign select_ln891_3_fu_1418_p3 = ((or_ln891_1_fu_1412_p2[0:0] === 1'b1) ? select_ln891_1_fu_1370_p3 : add_ln700_fu_1406_p2);

assign select_ln891_4_fu_1426_p3 = ((or_ln891_1_fu_1412_p2[0:0] === 1'b1) ? sext_ln891_1_fu_1384_p1 : sub_ln701_2_fu_1400_p2);

assign select_ln891_5_fu_1472_p3 = ((or_ln891_2_reg_4432[0:0] === 1'b1) ? zext_ln891_3_fu_1463_p1 : add_ln700_1_fu_1466_p2);

assign select_ln891_6_fu_1455_p3 = ((or_ln891_2_fu_1449_p2[0:0] === 1'b1) ? select_ln891_4_fu_1426_p3 : sub_ln701_3_fu_1443_p2);

assign select_ln891_7_fu_1510_p3 = ((or_ln891_3_fu_1505_p2[0:0] === 1'b1) ? select_ln891_5_fu_1472_p3 : add_ln700_2_fu_1499_p2);

assign select_ln891_8_fu_1518_p3 = ((or_ln891_3_fu_1505_p2[0:0] === 1'b1) ? sext_ln891_2_fu_1479_p1 : sub_ln701_4_fu_1493_p2);

assign select_ln891_9_fu_1560_p3 = ((or_ln891_4_reg_4450[0:0] === 1'b1) ? select_ln891_7_reg_4444 : add_ln700_3_fu_1555_p2);

assign select_ln891_fu_1242_p3 = ((icmp_ln891_fu_1226_p2[0:0] === 1'b1) ? zext_ln738_fu_1210_p1 : sub_ln701_fu_1236_p2);

assign sext_ln1503_1_fu_2941_p1 = $signed(x22_1_V_reg_4906);

assign sext_ln1503_2_fu_2968_p1 = $signed(x22_2_V_reg_4911);

assign sext_ln1503_3_fu_2995_p1 = $signed(x22_3_V_reg_4916);

assign sext_ln1503_6_fu_3029_p1 = $signed(r_V_10_fu_3022_p3);

assign sext_ln1503_7_fu_3079_p1 = $signed(r_V_11_fu_3072_p3);

assign sext_ln1503_8_fu_3138_p1 = $signed(r_V_12_fu_3131_p3);

assign sext_ln1503_9_fu_3197_p1 = $signed(r_V_13_fu_3190_p3);

assign sext_ln1503_fu_2914_p1 = $signed(x22_0_V_reg_4901);

assign sext_ln215_fu_1999_p1 = delta0_V_reg_4614;

assign sext_ln314_cast_fu_2457_p1 = rinv_final_V_reg_4716;

assign sext_ln316_cast_fu_2556_p1 = z0_final_V_fu_2498_p4;

assign sext_ln316_fu_2582_p1 = $signed(tmp_37_fu_2572_p4);

assign sext_ln68_10_fu_2089_p1 = $signed(a2b_V_reg_4664);

assign sext_ln68_15_fu_2118_p1 = $signed(x6b_V_reg_4669);

assign sext_ln68_18_fu_2276_p1 = a2n_V_reg_4674;

assign sext_ln68_1_fu_1929_p1 = r_V_17_reg_4564;

assign sext_ln68_36_fu_3033_p1 = z0_V_reg_4786_pp0_iter19_reg;

assign sext_ln68_4_fu_2041_p1 = $signed(trunc_ln1503_3_reg_4644);

assign sext_ln68_fu_1920_p1 = r_V_15_reg_4554;

assign sext_ln891_1_fu_1384_p1 = select_ln891_2_fu_1378_p3;

assign sext_ln891_2_fu_1479_p1 = select_ln891_6_reg_4438;

assign sext_ln891_fu_1250_p1 = select_ln891_fu_1242_p3;

assign shl_ln1503_4_fu_2907_p3 = {{phi0_V_reg_4779_pp0_iter19_reg}, {1'd0}};

assign shl_ln_fu_1821_p3 = {{tmp_6_fu_1811_p4}, {3'd0}};

assign stubPairs_0_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_1_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_2_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_3_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_4_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_5_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_6_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_7_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign stubPairs_8_dataarray_data_V_address0 = zext_ln42_fu_1717_p1;

assign sub_ln1503_1_fu_2944_p2 = ($signed(shl_ln1503_4_fu_2907_p3) - $signed(sext_ln1503_1_fu_2941_p1));

assign sub_ln1503_2_fu_2971_p2 = ($signed(shl_ln1503_4_fu_2907_p3) - $signed(sext_ln1503_2_fu_2968_p1));

assign sub_ln1503_3_fu_2998_p2 = ($signed(shl_ln1503_4_fu_2907_p3) - $signed(sext_ln1503_3_fu_2995_p1));

assign sub_ln1503_fu_2917_p2 = ($signed(shl_ln1503_4_fu_2907_p3) - $signed(sext_ln1503_fu_2914_p1));

assign sub_ln701_1_fu_1276_p2 = ($signed(sext_ln891_fu_1250_p1) - $signed(zext_ln701_1_fu_1272_p1));

assign sub_ln701_2_fu_1400_p2 = ($signed(sext_ln891_1_fu_1384_p1) - $signed(zext_ln701_2_fu_1397_p1));

assign sub_ln701_3_fu_1443_p2 = (select_ln891_4_fu_1426_p3 - zext_ln891_4_fu_1434_p1);

assign sub_ln701_4_fu_1493_p2 = ($signed(sext_ln891_2_fu_1479_p1) - $signed(zext_ln701_3_fu_1490_p1));

assign sub_ln701_5_fu_1535_p2 = (select_ln891_8_fu_1518_p3 - zext_ln891_6_fu_1526_p1);

assign sub_ln701_6_fu_1574_p2 = (select_ln891_10_reg_4456 - zext_ln891_7_fu_1566_p1);

assign sub_ln701_7_fu_1614_p2 = (select_ln891_12_fu_1598_p3 - zext_ln891_9_fu_1605_p1);

assign sub_ln701_fu_1236_p2 = (zext_ln738_fu_1210_p1 - zext_ln701_fu_1232_p1);

assign sub_ln891_fu_1681_p2 = (trunc_ln701_reg_4479 - select_ln209_8_reg_4412_pp0_iter3_reg);

assign success_fu_2653_p2 = (and_ln321_fu_2642_p2 & and_ln321_1_fu_2647_p2);

assign t_V_10_fu_3647_p1 = $signed(t_final_V_fu_3627_p4);

assign t_final_V_fu_3627_p4 = {{add_ln1353_1_fu_3622_p2[13:1]}};

assign t_tmp_V_fu_4138_p1 = t_tmp_V_fu_4138_p10;

assign t_tmp_V_fu_4138_p10 = tmp_11_reg_4686;

assign tmp_12_fu_2923_p4 = {{sub_ln1503_fu_2917_p2[18:1]}};

assign tmp_13_fu_2950_p4 = {{sub_ln1503_1_fu_2944_p2[18:1]}};

assign tmp_14_fu_2977_p4 = {{sub_ln1503_2_fu_2971_p2[18:1]}};

assign tmp_15_fu_3004_p4 = {{sub_ln1503_3_fu_2998_p2[18:1]}};

assign tmp_20_fu_3255_p4 = {{ret_V_18_fu_3056_p2[15:12]}};

assign tmp_21_fu_3305_p4 = {{ret_V_20_fu_3109_p2[15:12]}};

assign tmp_22_fu_3367_p4 = {{ret_V_22_fu_3168_p2[15:12]}};

assign tmp_24_fu_3669_p3 = {{bx_V8_phi_reg_970_pp0_iter20_reg}, {t_V_36_reg_984}};

assign tmp_28_fu_3759_p4 = {{v2_V_21_reg_4995[13:12]}};

assign tmp_29_fu_3815_p3 = {{trunc_ln209_reg_4349_pp0_iter20_reg}, {t_V_44_reg_1012}};

assign tmp_2_fu_1710_p3 = {{trunc_ln209_reg_4349_pp0_iter3_reg}, {select_ln891_16_fu_1685_p3}};

assign tmp_30_fu_3513_p4 = {{sub_ln1503_1_fu_2944_p2[16:15]}};

assign tmp_31_fu_3866_p3 = {{trunc_ln209_reg_4349_pp0_iter20_reg}, {t_V_53_reg_1026}};

assign tmp_32_fu_3537_p4 = {{sub_ln1503_2_fu_2971_p2[16:15]}};

assign tmp_33_fu_3926_p3 = {{trunc_ln209_reg_4349_pp0_iter20_reg}, {t_V_62_reg_1040}};

assign tmp_34_fu_3573_p4 = {{sub_ln1503_3_fu_2998_p2[16:15]}};

assign tmp_35_fu_3986_p3 = {{trunc_ln209_reg_4349_pp0_iter20_reg}, {t_V_71_reg_1054}};

assign tmp_36_fu_3411_p4 = {{ret_V_24_fu_3227_p2[15:12]}};

assign tmp_37_fu_2572_p4 = {{ret_V_8_fu_2492_p2[11:9]}};

assign tmp_38_fu_2586_p4 = {{neg680_i_fu_2560_p2[11:8]}};

assign tmp_3_fu_1767_p3 = {{bx_V8_phi_reg_970_pp0_iter5_reg}, {v1_V_fu_1753_p4}};

assign tmp_40_fu_3832_p4 = {{add_ln341_1_fu_3827_p2[7:1]}};

assign tmp_41_fu_3883_p4 = {{add_ln341_2_fu_3878_p2[7:1]}};

assign tmp_42_fu_3943_p4 = {{add_ln341_3_fu_3938_p2[7:1]}};

assign tmp_4_fu_1780_p3 = {{bx_V8_phi_reg_970_pp0_iter5_reg}, {v2_V_18_fu_1763_p1}};

assign tmp_5_fu_1793_p4 = {{innerStubs_0_dataarray_data_V_q0[35:29]}};

assign tmp_6_fu_1811_p4 = {{outerStubs_0_dataarray_data_V_q0[15:3]}};

assign tmp_8_fu_1839_p4 = {{outerStubs_0_dataarray_data_V_q0[35:29]}};

assign tmp_9_fu_1857_p4 = {{innerStubs_0_dataarray_data_V_q0[15:3]}};

assign tmp_s_fu_2098_p4 = {{a2_tmp_V_fu_2092_p2[20:4]}};

assign trackletIndex_V_fu_3998_p2 = (t_V_95_reg_998 + 7'd1);

assign trackletParameters_dataarray_data_V_address0 = zext_ln321_fu_3677_p1;

assign trackletParameters_dataarray_data_V_d0 = {{{{{p_Val2_7_reg_4539_pp0_iter20_reg}, {v2_V_17_reg_4773_pp0_iter20_reg}}, {phi0_V_reg_4779_pp0_iter20_reg}}, {v2_V_reg_4856_pp0_iter20_reg}}, {t_V_10_fu_3647_p1}};

assign trunc_ln1353_1_fu_3158_p4 = {{zL_2_tmp_V_fu_3142_p2[16:4]}};

assign trunc_ln1353_2_fu_3217_p4 = {{zL_3_tmp_V_fu_3201_p2[16:4]}};

assign trunc_ln1503_12_fu_3042_p4 = {{zL_0_tmp_V_fu_3036_p2[19:4]}};

assign trunc_ln1503_13_fu_3089_p4 = {{zL_1_tmp_V_fu_3083_p2[19:4]}};

assign trunc_ln1503_14_fu_3148_p4 = {{zL_2_tmp_V_fu_3142_p2[19:4]}};

assign trunc_ln1503_15_fu_3207_p4 = {{zL_3_tmp_V_fu_3201_p2[19:4]}};

assign trunc_ln209_fu_1214_p1 = ap_phi_mux_bx_V8_phi_phi_fu_975_p4[0:0];

assign trunc_ln3_fu_1867_p3 = {{tmp_9_fu_1857_p4}, {3'd0}};

assign trunc_ln5_fu_3099_p4 = {{zL_1_tmp_V_fu_3083_p2[16:4]}};

assign trunc_ln701_fu_1643_p1 = select_ln891_14_fu_1626_p3[6:0];

assign v1_V_fu_1753_p4 = {{p_Val2_7_fu_1730_p11[13:7]}};

assign v2_V_18_fu_1763_p1 = p_Val2_7_fu_1730_p11[6:0];

assign v2_V_20_fu_3457_p4 = {{ret_V_18_fu_3056_p2[12:1]}};

assign v2_V_21_fu_3449_p3 = ((icmp_ln891_10_fu_3293_p2[0:0] === 1'b1) ? 14'd16382 : lshr_ln_fu_3283_p4);

assign v2_V_22_fu_3696_p4 = {{ret_V_fu_3616_p2[12:4]}};

assign x10_0_V_fu_2759_p2 = (trunc_ln1503_6_reg_4861 ^ 16'd32768);

assign x10_1_V_fu_2780_p2 = (trunc_ln1503_8_reg_4866 ^ 16'd32768);

assign x10_2_V_fu_2801_p2 = (trunc_ln1503_9_reg_4871 ^ 16'd32768);

assign x10_3_V_fu_2822_p2 = (trunc_ln1503_10_reg_4876 ^ 16'd32768);

assign x12A_0_tmp_V_fu_4209_p0 = 35'd69225;

assign x12A_1_tmp_V_fu_4216_p0 = 35'd69225;

assign x12A_2_tmp_V_fu_4223_p0 = 35'd69225;

assign x12A_3_tmp_V_fu_4230_p0 = 35'd69225;

assign x20_0_tmp_V_fu_4237_p0 = 35'd87381;

assign x20_1_tmp_V_fu_4244_p0 = 35'd87381;

assign x20_2_tmp_V_fu_4251_p0 = 35'd87381;

assign x20_3_tmp_V_fu_4258_p0 = 35'd87381;

assign x22_0_tmp_V_fu_4293_p0 = x22_0_tmp_V_fu_4293_p00;

assign x22_0_tmp_V_fu_4293_p00 = x10_0_V_fu_2759_p2;

assign x22_1_tmp_V_fu_4300_p0 = x22_1_tmp_V_fu_4300_p00;

assign x22_1_tmp_V_fu_4300_p00 = x10_1_V_fu_2780_p2;

assign x22_2_tmp_V_fu_4307_p0 = x22_2_tmp_V_fu_4307_p00;

assign x22_2_tmp_V_fu_4307_p00 = x10_2_V_fu_2801_p2;

assign x22_3_tmp_V_fu_4314_p0 = x22_3_tmp_V_fu_4314_p00;

assign x22_3_tmp_V_fu_4314_p00 = x10_3_V_fu_2822_p2;

assign x23_0_tmp_V_fu_4321_p0 = x23_0_tmp_V_fu_4321_p00;

assign x23_0_tmp_V_fu_4321_p00 = x10_0_V_fu_2759_p2;

assign x23_1_tmp_V_fu_4328_p0 = x23_1_tmp_V_fu_4328_p00;

assign x23_1_tmp_V_fu_4328_p00 = x10_1_V_fu_2780_p2;

assign x23_2_tmp_V_fu_4335_p0 = x23_2_tmp_V_fu_4335_p00;

assign x23_2_tmp_V_fu_4335_p00 = x10_2_V_fu_2801_p2;

assign x23_3_tmp_V_fu_4342_p0 = x23_3_tmp_V_fu_4342_p00;

assign x23_3_tmp_V_fu_4342_p00 = x10_3_V_fu_2822_p2;

assign x6a_tmp_V_fu_4066_p0 = sext_ln68_4_fu_2041_p1;

assign x6b_tmp_V_fu_4080_p0 = 35'd69225;

assign x6m_tmp_V_fu_2121_p2 = ($signed(22'd3145728) + $signed(sext_ln68_15_fu_2118_p1));

assign x8_0_tmp_V_fu_4153_p0 = sext_ln68_18_fu_2276_p1;

assign x8_1_tmp_V_fu_4160_p0 = sext_ln68_18_fu_2276_p1;

assign x8_2_tmp_V_fu_4167_p0 = sext_ln68_18_fu_2276_p1;

assign x8_3_tmp_V_fu_4174_p0 = sext_ln68_18_fu_2276_p1;

assign xor_ln891_1_fu_1692_p2 = (or_ln891_7_fu_1669_p2 ^ 1'd1);

assign xor_ln891_fu_1350_p2 = (icmp_ln891_reg_4358 ^ 1'd1);

assign z0_V_fu_2379_p2 = (trunc_ln1503_7_reg_4739 + r_V_4_fu_2372_p3);

assign z0_final_V_fu_2498_p4 = {{ret_V_8_fu_2492_p2[11:1]}};

assign z0a_tmp_V_fu_4087_p1 = z0a_tmp_V_fu_4087_p10;

assign z0a_tmp_V_fu_4087_p10 = r1abs_V_reg_4590_pp0_iter13_reg;

assign zL_0_final_V_fu_3062_p4 = {{ret_V_18_fu_3056_p2[15:1]}};

assign zL_0_tmp_V_fu_3036_p2 = ($signed(sext_ln1503_6_fu_3029_p1) + $signed(sext_ln68_36_fu_3033_p1));

assign zL_1_final_V_fu_3121_p4 = {{ret_V_20_fu_3109_p2[15:1]}};

assign zL_1_tmp_V_fu_3083_p2 = ($signed(sext_ln1503_7_fu_3079_p1) + $signed(sext_ln68_36_fu_3033_p1));

assign zL_2_final_V_fu_3180_p4 = {{ret_V_22_fu_3168_p2[15:1]}};

assign zL_2_tmp_V_fu_3142_p2 = ($signed(sext_ln1503_8_fu_3138_p1) + $signed(sext_ln68_36_fu_3033_p1));

assign zL_3_final_V_fu_3239_p4 = {{ret_V_24_fu_3227_p2[15:1]}};

assign zL_3_tmp_V_fu_3201_p2 = ($signed(sext_ln1503_9_fu_3197_p1) + $signed(sext_ln68_36_fu_3033_p1));

assign zext_ln1353_1_fu_2488_p1 = $unsigned(r_V_5_fu_2485_p1);

assign zext_ln1353_2_fu_3052_p1 = trunc_ln1503_12_fu_3042_p4;

assign zext_ln1353_fu_3612_p1 = $unsigned(r_V_fu_3609_p1);

assign zext_ln321_1_fu_3822_p1 = tmp_29_fu_3815_p3;

assign zext_ln321_2_fu_3873_p1 = tmp_31_fu_3866_p3;

assign zext_ln321_3_fu_3933_p1 = tmp_33_fu_3926_p3;

assign zext_ln321_4_fu_3993_p1 = tmp_35_fu_3986_p3;

assign zext_ln321_fu_3677_p1 = tmp_24_fu_3669_p3;

assign zext_ln42_1_fu_1775_p1 = tmp_3_fu_1767_p3;

assign zext_ln42_2_fu_1788_p1 = tmp_4_fu_1780_p3;

assign zext_ln42_fu_1717_p1 = tmp_2_fu_1710_p3;

assign zext_ln544_fu_1895_p1 = ret_V_26_fu_1889_p2;

assign zext_ln701_1_fu_1272_p1 = select_ln209_1_fu_1254_p3;

assign zext_ln701_2_fu_1397_p1 = select_ln209_2_reg_4380;

assign zext_ln701_3_fu_1490_p1 = select_ln209_4_reg_4391_pp0_iter1_reg;

assign zext_ln701_fu_1232_p1 = select_ln209_fu_1218_p3;

assign zext_ln738_fu_1210_p1 = ap_phi_mux_iSP_V7_phi_fu_960_p6;

assign zext_ln891_10_fu_1634_p1 = select_ln209_8_reg_4412_pp0_iter2_reg;

assign zext_ln891_1_fu_1262_p1 = select_ln209_1_fu_1254_p3;

assign zext_ln891_2_fu_1388_p1 = select_ln209_2_reg_4380;

assign zext_ln891_3_fu_1463_p1 = select_ln891_3_reg_4427;

assign zext_ln891_4_fu_1434_p1 = select_ln209_3_reg_4386;

assign zext_ln891_5_fu_1482_p1 = select_ln209_4_reg_4391_pp0_iter1_reg;

assign zext_ln891_6_fu_1526_p1 = select_ln209_5_reg_4397_pp0_iter1_reg;

assign zext_ln891_7_fu_1566_p1 = select_ln209_6_reg_4402_pp0_iter2_reg;

assign zext_ln891_8_fu_1647_p1 = select_ln891_11_reg_4463;

assign zext_ln891_9_fu_1605_p1 = select_ln209_7_reg_4407_pp0_iter2_reg;

assign zext_ln891_fu_1355_p1 = xor_ln891_fu_1350_p2;

always @ (posedge ap_clk) begin
    r_V_15_reg_4554[0] <= 1'b0;
    r_V_17_reg_4564[0] <= 1'b0;
    dphi_V_reg_4569[2:0] <= 3'b000;
    dphi_V_reg_4569_pp0_iter9_reg[2:0] <= 3'b000;
    r1abs_V_reg_4590[0] <= 1'b1;
    r1abs_V_reg_4590_pp0_iter10_reg[0] <= 1'b1;
    r1abs_V_reg_4590_pp0_iter11_reg[0] <= 1'b1;
    r1abs_V_reg_4590_pp0_iter12_reg[0] <= 1'b1;
    r1abs_V_reg_4590_pp0_iter13_reg[0] <= 1'b1;
    r2abs_V_reg_4597[0] <= 1'b1;
    r2abs_V_reg_4597_pp0_iter10_reg[0] <= 1'b1;
end

endmodule //TrackletCalculator_L1L2F
