INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:18:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 load5/data_tehb/dataReg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.930ns period=3.860ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.930ns period=3.860ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.860ns  (clk rise@3.860ns - clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.484ns (39.249%)  route 2.297ns (60.751%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.343 - 3.860 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1061, unset)         0.508     0.508    load5/data_tehb/clk
    SLICE_X9Y93          FDRE                                         r  load5/data_tehb/dataReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.216     0.724 f  load5/data_tehb/dataReg_reg[26]/Q
                         net (fo=2, routed)           0.412     1.136    load5/data_tehb/control/Q[26]
    SLICE_X9Y92          LUT5 (Prop_lut5_I0_O)        0.043     1.179 f  load5/data_tehb/control/expX_c1[3]_i_3/O
                         net (fo=8, routed)           0.412     1.591    load5/data_tehb/control/dataReg_reg[26]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.043     1.634 f  load5/data_tehb/control/newY_c1[22]_i_10/O
                         net (fo=1, routed)           0.235     1.869    load5/data_tehb/control/newY_c1[22]_i_10_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.043     1.912 r  load5/data_tehb/control/newY_c1[22]_i_9/O
                         net (fo=3, routed)           0.091     2.003    load5/data_tehb/control/newY_c1[22]_i_9_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.043     2.046 r  load5/data_tehb/control/newY_c1[21]_i_6/O
                         net (fo=22, routed)          0.203     2.249    load5/data_tehb/control/newY_c1[21]_i_6_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.043     2.292 f  load5/data_tehb/control/newY_c1[1]_i_3/O
                         net (fo=4, routed)           0.306     2.598    load1/data_tehb/control/newY_c1_reg[1]
    SLICE_X3Y90          LUT6 (Prop_lut6_I3_O)        0.043     2.641 r  load1/data_tehb/control/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.181     2.822    addf0/operator/DI[0]
    SLICE_X5Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.084 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.084    addf0/operator/ltOp_carry_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.133 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.133    addf0/operator/ltOp_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.182 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.182    addf0/operator/ltOp_carry__1_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.231 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.231    addf0/operator/ltOp_carry__2_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.358 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.287     3.645    load5/data_tehb/control/CO[0]
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.130     3.775 r  load5/data_tehb/control/i__carry_i_2/O
                         net (fo=1, routed)           0.170     3.945    addf0/operator/expDiff_c1_reg[3]_0[2]
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.136 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.136    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.289 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.289    addf0/operator/expDiff_c0[5]
    SLICE_X4Y95          FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.860     3.860 r  
                                                      0.000     3.860 r  clk (IN)
                         net (fo=1061, unset)         0.483     4.343    addf0/operator/clk
    SLICE_X4Y95          FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.343    
                         clock uncertainty           -0.035     4.307    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.048     4.355    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  0.066    




