m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/simulation/modelsim
valtera_avalon_packets_to_master
Z1 !s110 1619744140
!i10b 1
!s100 :Idl<^F<FQRQ86WS<:O_]0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZUODbo=TNZIQ0Q]h=M@1o3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1619725826
Z5 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v
Z6 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v
!i122 562
L0 22 119
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1619744140.000000
Z9 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_packets_to_master.v|
!i113 1
Z11 o-vlog01compat -work platform
Z12 !s92 -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules
Z13 tCvgOpt 0
valtera_avalon_sc_fifo
Z14 !s110 1619744139
!i10b 1
!s100 ]mAG1^>5PZBRVLh0=0IcQ3
R2
IW<CW11k^fHh3gl1bBbbml1
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v
!i122 554
L0 21 895
R7
r1
!s85 0
31
Z15 !s108 1619744139.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
R11
R12
R13
valtera_avalon_st_bytes_to_packets
Z16 !s110 1619744141
!i10b 1
!s100 87R9?ZTA:nYA:d?Gi73d13
R2
I?HPWI>gLKF6SST^^fNXK63
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
!i122 564
L0 19 192
R7
r1
!s85 0
31
R8
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_bytes_to_packets.v|
!i113 1
R11
R12
R13
valtera_avalon_st_clock_crosser
Z17 !s110 1619744142
!i10b 1
!s100 H=`^Ql63IT2=X`Fg8A2h00
R2
I6LcI9EEazNI0C@C]AYg@E2
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v
!i122 569
L0 22 120
R7
r1
!s85 0
31
Z18 !s108 1619744141.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R11
R12
R13
valtera_avalon_st_idle_inserter
R17
!i10b 1
!s100 eTmZ13oC3iUnI^gZf?`Fi3
R2
IB6[LzNhbaH[=0<]lB@KdQ2
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v
!i122 572
L0 19 54
R7
r1
!s85 0
31
Z19 !s108 1619744142.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_inserter.v|
!i113 1
R11
R12
R13
valtera_avalon_st_idle_remover
R17
!i10b 1
!s100 >JYA?iNnoDRF82UP7YAe00
R2
IM0Jbc`JHA?>hL36_m_n^R2
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v
!i122 571
L0 19 52
R7
r1
!s85 0
31
R19
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_idle_remover.v|
!i113 1
R11
R12
R13
valtera_avalon_st_jtag_interface
R16
!i10b 1
!s100 k8^9BRV9SeHnSR:_JhLfY2
R2
IjICWaae:JGf?2VAD<N<YX0
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v
!i122 565
L0 20 205
R7
r1
!s85 0
31
R18
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_jtag_interface.v|
!i113 1
R11
R12
R13
valtera_avalon_st_packets_to_bytes
R1
!i10b 1
!s100 >EIWQ>;XO]mh5T9XDQQEa0
R2
IJo>5SegA]0LoI[66aC9h01
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
!i122 563
L0 19 235
R7
r1
!s85 0
31
R8
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_packets_to_bytes.v|
!i113 1
R11
R12
R13
valtera_avalon_st_pipeline_base
Z20 !s110 1619744145
!i10b 1
!s100 l`Xg;VnfQo2fDK75B3Rdg1
R2
I=4J^cn_4?1JIHWI_;@LH40
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
!i122 583
L0 22 118
R7
r1
!s85 0
31
Z21 !s108 1619744145.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v|
!i113 1
R11
R12
R13
valtera_jtag_control_signal_crosser
R16
!i10b 1
!s100 ;h]Tl>KMkdbQk[iC]l4A42
R2
I1E^S05X?8RSeFK?_^Q8FP2
R3
R0
R4
Z22 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v
Z23 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v
!i122 566
L0 30 40
R7
r1
!s85 0
31
R18
Z24 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v|
Z25 !s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_dc_streaming.v|
!i113 1
R11
R12
R13
valtera_jtag_dc_streaming
R16
!i10b 1
!s100 H5[Rm@IlC4WQbYL8<IJoj3
R2
Im6b<AlhdTE?7JOCK7`>PM2
R3
R0
R4
R22
R23
!i122 566
L0 135 127
R7
r1
!s85 0
31
R18
R24
R25
!i113 1
R11
R12
R13
valtera_jtag_sld_node
R16
!i10b 1
!s100 ?2GS?Jjnlh1bnMW<^87RW3
R2
I];zj9jd5l<Io_K5jaDCSD0
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v
!i122 567
L0 17 245
R7
r1
!s85 0
31
R18
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_sld_node.v|
!i113 1
R11
R12
R13
valtera_jtag_src_crosser
R16
!i10b 1
!s100 VR9LI;cmKHCe6HNZ=SaG@0
R2
I;`g`VLIZk7XS0VBjT4d<51
R3
R0
R4
R22
R23
!i122 566
L0 72 62
R7
r1
!s85 0
31
R18
R24
R25
!i113 1
R11
R12
R13
valtera_jtag_streaming
R16
!i10b 1
!s100 6aN?B?JS@7FL^]@F=`Ad=3
R2
IA@>4<L]fSX6MIB];5nGTE3
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v
!i122 568
L0 18 617
R7
r1
!s85 0
31
R18
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_jtag_streaming.v|
!i113 1
R11
R12
R13
valtera_merlin_address_alignment
Z26 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R20
!i10b 1
!s100 d[l4mS4WfF?SDFFCfRDR=1
R2
IX1?zYdID:@i:mg?FQ3_kW1
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv
!i122 582
L0 26 238
R7
r1
!s85 0
31
Z27 !s108 1619744144.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_address_alignment.sv|
!i113 1
Z28 o-sv -work platform
Z29 !s92 -sv -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules
R13
valtera_merlin_arb_adder
R26
Z30 !s110 1619744144
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
R2
IiV<J^L2@6E8>ZB]X6N74n1
R3
S1
R0
R4
Z31 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Z32 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv
!i122 577
L0 228 45
R7
r1
!s85 0
31
Z33 !s108 1619744143.000000
Z34 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv|
Z35 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R28
R29
R13
valtera_merlin_arbitrator
R26
R30
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R2
IiQ;8D9DkH:oWzTB]l1JiW2
R3
S1
R0
R4
R31
R32
!i122 577
L0 103 121
R7
r1
!s85 0
31
R33
R34
R35
!i113 1
R28
R29
R13
valtera_merlin_burst_adapter
R26
R30
!i10b 1
!s100 P3@hR?F[9FNQkMic4Yn=32
R2
IK=gN^1SG9K@KeJXL4X?K;2
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv
!i122 580
L0 21 241
R7
r1
!s85 0
31
R27
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R28
R29
R13
valtera_merlin_burst_adapter_13_1
R26
R30
!i10b 1
!s100 fj_HL1:4BRiR9cm7cX;=d3
R2
IKc0okg8cbN=Rcj0d2c;O92
R3
S1
R0
R4
Z36 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z37 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
!i122 581
L0 264 909
R7
r1
!s85 0
31
R27
Z38 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
Z39 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R28
R29
R13
valtera_merlin_burst_adapter_adder
R26
R30
!i10b 1
!s100 5B1`Ck[i_zliOnETSWE@V2
R2
IW^^Ln<JFg6ZP45?==65[>3
R3
S1
R0
R4
R36
R37
!i122 581
L0 55 20
R7
r1
!s85 0
31
R27
R38
R39
!i113 1
R28
R29
R13
valtera_merlin_burst_adapter_burstwrap_increment
R26
R30
!i10b 1
!s100 EB<J0_k`UPfeS]nWPRZbJ1
R2
Ij8cdlKMJRSKoPXDAG25kG2
R3
S1
R0
R4
R36
R37
!i122 581
L0 40 14
R7
r1
!s85 0
31
R27
R38
R39
!i113 1
R28
R29
R13
valtera_merlin_burst_adapter_min
R26
R30
!i10b 1
!s100 _aBNXo[b80ezR39L^F9MP0
R2
I@MXJ^;3oOLf_147ZhJd3X0
R3
S1
R0
R4
R36
R37
!i122 581
L0 98 164
R7
r1
!s85 0
31
R27
R38
R39
!i113 1
R28
R29
R13
valtera_merlin_burst_adapter_subtractor
R26
R30
!i10b 1
!s100 ;5O<IebR[R5^CNMc94J[g0
R2
I0UndlGeh>QI0ik[0;gN]20
R3
S1
R0
R4
R36
R37
!i122 581
L0 77 13
R7
r1
!s85 0
31
R27
R38
R39
!i113 1
R28
R29
R13
valtera_merlin_burst_uncompressor
R26
Z40 !s110 1619744146
!i10b 1
!s100 f5?g@0D[3mRE6h_kkF_Tg3
R2
IQl6Hge^=Rk:GEN?3a^efX0
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
!i122 587
L0 40 256
R7
r1
!s85 0
31
Z41 !s108 1619744146.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R28
R29
R13
valtera_merlin_master_agent
R26
R40
!i10b 1
!s100 0Oa@3`81E13?iQ<2;9MB33
R2
I@Dkg1:PJF3:_0[UA4caWK0
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv
!i122 588
L0 28 276
R7
r1
!s85 0
31
R41
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R28
R29
R13
valtera_merlin_master_translator
R26
R40
!i10b 1
!s100 fR3Ff6Pe4h_lQXBchi=m63
R2
IAJa@1U^IbOJzDn75_LS>J3
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv
!i122 590
L0 32 525
R7
r1
!s85 0
31
R41
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R28
R29
R13
valtera_merlin_slave_agent
R26
R20
!i10b 1
!s100 ik7ACS8g5]^IS7Xe5iU]P3
R2
I]8<SGk7YGX<@99o<c;5G02
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv
!i122 586
L0 34 588
R7
r1
!s85 0
31
R21
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R28
R29
R13
valtera_merlin_slave_translator
R26
R40
!i10b 1
!s100 n?8_4jLIz<NL:?<dYjeFI3
R2
IW2n1LYj]DAh:TEYANVz`K2
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv
!i122 589
L0 35 448
R7
r1
!s85 0
31
R41
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R28
R29
R13
valtera_merlin_traffic_limiter
R26
Z42 !s110 1619744148
!i10b 1
!s100 R2T8B8b[`U3`SfLSTAoZg3
R2
I>>zdlmJfmlRkhT6<^J^9O0
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv
!i122 601
L0 49 737
R7
r1
!s85 0
31
Z43 !s108 1619744148.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i113 1
R28
R29
R13
valtera_merlin_width_adapter
R26
Z44 !s110 1619744147
!i10b 1
!s100 ?6@hQbS6a@_3`IeY:n5E>3
R2
I^CNVAZ5LQD>FXXFg0nRnW1
R3
S1
R0
Z45 w1619725827
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv
!i122 592
L0 25 1181
R7
r1
!s85 0
31
Z46 !s108 1619744147.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R28
R29
R13
valtera_reset_controller
Z47 !s110 1619744138
!i10b 1
!s100 oA9lUzaO95KXSKU3fUHXM0
R2
IfY^f_mY9NbJB0CC8h]n802
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v
!i122 550
L0 42 278
R7
r1
!s85 0
31
Z48 !s108 1619744138.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_controller.v|
!i113 1
R11
R12
R13
valtera_reset_synchronizer
R47
!i10b 1
!s100 D^dgdIfBaVUo6:<:oWOdC3
R2
IL<TbZ[HABMTJ?3;`eZTd03
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v
!i122 551
L0 24 63
R7
r1
!s85 0
31
R48
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R11
R12
R13
valtera_std_synchronizer_nocut
R17
!i10b 1
!s100 ZgLJUG[Qd;Lg?gb;]HK0S2
R2
I^d;gWI7[@S^:>B0Lhll4n3
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v
!i122 570
L0 44 149
R7
r1
!s85 0
31
R19
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R11
R12
R13
vfifo_buffer
R1
!i10b 1
!s100 AmLKl7Yae]fFc]ezF^@5M1
R2
IYIhb4S_Vj`ZGkb4BHe^_32
R3
R0
R4
R5
R6
!i122 562
L0 627 65
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vfifo_buffer_scfifo_with_controls
R1
!i10b 1
!s100 QgT7L3GJ2H<eUgSg0fRhh2
R2
I_n>R9M>]f[jE==4f]z;Q=3
R3
R0
R4
R5
R6
!i122 562
L0 573 49
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vfifo_buffer_single_clock_fifo
R1
!i10b 1
!s100 jh9[LIG8:RZ1BEG^3TITk1
R2
ISdibKPA[mYdH1PdkYX[U]3
R3
R0
R4
R5
R6
!i122 562
L0 512 54
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vfifo_to_packet
R1
!i10b 1
!s100 bK23SNUj[F@801ciNBK>Q1
R2
IZEkRMRBLn?ak=4f>KEi@j1
R3
R0
R4
R5
R6
!i122 562
L0 697 150
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vpackets_to_fifo
R1
!i10b 1
!s100 `SGY4XSJFUZTza=8F:hU]3
R2
Iz<h=i[gV=m577VWoL65KQ1
R3
R0
R4
R5
R6
!i122 562
L0 142 362
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vpackets_to_master
R1
!i10b 1
!s100 PLzEcDB36P@[4g05QX:GK0
R2
Ij;ClGaEh3UjncN1ce5TXi3
R3
R0
R4
R5
R6
!i122 562
L0 851 390
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vplatform
R47
!i10b 1
!s100 mS^3FBc7c0f:OYn<CB0_;1
R2
IzU<6GjHbB?ZK^5b1jA[>[2
R3
R0
w1619725805
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v
!i122 549
L0 6 493
R7
r1
!s85 0
31
R48
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/platform.v|
!i113 1
R11
!s92 -vlog01compat -work platform +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis
R13
vplatform_dma_0
Z49 !s110 1619744143
!i10b 1
!s100 1oTz7SQ5VYdYOOZE1nf<]2
R2
IVc]P5V=:K>SWWY5]:TULn0
R3
R0
Z50 w1619725806
Z51 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v
Z52 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v
!i122 574
L0 541 540
R7
r1
!s85 0
31
R19
Z53 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v|
Z54 !s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_dma_0.v|
!i113 1
R11
R12
R13
vplatform_dma_0_byteenables
R17
!i10b 1
!s100 zi0<gIUT;f98UcA?iP6^Q1
R2
I?`UmC=AeT_ZHiL05VFmd;2
R3
R0
R50
R51
R52
!i122 574
L0 99 31
R7
r1
!s85 0
31
R19
R53
R54
!i113 1
R11
R12
R13
vplatform_dma_0_fifo_module
R49
!i10b 1
!s100 2;X@FH3D>dLVJOgIPDZW53
R2
IX`fhXz5>Af@@Nc?hCUXm=1
R3
R0
R50
R51
R52
!i122 574
L0 239 154
R7
r1
!s85 0
31
R19
R53
R54
!i113 1
R11
R12
R13
vplatform_dma_0_fifo_module_fifo_ram_module
R17
!i10b 1
!s100 Z;>zC<ojTMhn>O8NkWg3z1
R2
I7[<S>E7XVS?@g;Sz:E5Pe0
R3
R0
R50
R51
R52
!i122 574
L0 140 89
R7
r1
!s85 0
31
R19
R53
R54
!i113 1
R11
R12
R13
vplatform_dma_0_mem_read
R49
!i10b 1
!s100 BaFAdK7ePgVoccnmET<kF0
R2
I;:ofX:PE0318o?Nf]^KmU2
R3
R0
R50
R51
R52
!i122 574
L0 403 78
R7
r1
!s85 0
31
R19
R53
R54
!i113 1
R11
R12
R13
vplatform_dma_0_mem_write
R49
!i10b 1
!s100 z>EdZ3<]44zzo5RX6Lnk71
R2
IXz]EBWD6W8S;9g4Jha;4[0
R3
R0
R50
R51
R52
!i122 574
L0 491 33
R7
r1
!s85 0
31
R19
R53
R54
!i113 1
R11
R12
R13
vplatform_dma_0_read_data_mux
R17
!i10b 1
!s100 06QzGS8cFZPH23Y54FR221
R2
ILad=2?Zg]>CV<id76^Gm00
R3
R0
R50
R51
R52
!i122 574
L0 21 68
R7
r1
!s85 0
31
R19
R53
R54
!i113 1
R11
R12
R13
vplatform_fifo_0
R17
!i10b 1
!s100 FR>XMl<]>Zmc;>HceLlmC2
R2
Ia2Q?OM=8j>8UHV_BXFW?63
R3
R0
Z55 w1619725807
Z56 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v
Z57 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v
!i122 573
L0 185 89
R7
r1
!s85 0
31
R19
Z58 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v|
Z59 !s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_fifo_0.v|
!i113 1
R11
R12
R13
vplatform_fifo_0_dcfifo_with_controls
R17
!i10b 1
!s100 fnzT?m0@abj57?]DI@N;92
R2
I3:NiTi8K5]Tn^A@FYeTPE1
R3
R0
R55
R56
R57
!i122 573
L0 97 50
R7
r1
!s85 0
31
R19
R58
R59
!i113 1
R11
R12
R13
vplatform_fifo_0_dual_clock_fifo
R17
!i10b 1
!s100 4G]GC7^8LMh18cc^dW?R_0
R2
IfCXa>mRPVD0=:2d[8ZdO]1
R3
R0
R55
R56
R57
!i122 573
L0 21 66
R7
r1
!s85 0
31
R19
R58
R59
!i113 1
R11
R12
R13
vplatform_fifo_0_map_avalonmm_to_avalonst
R17
!i10b 1
!s100 a^CZG^1fH99>I^9YFRWcQ0
R2
IZVjBdc0SSo>D<mN<3lbF70
R3
R0
R55
R56
R57
!i122 573
L0 157 18
R7
r1
!s85 0
31
R19
R58
R59
!i113 1
R11
R12
R13
vplatform_master_0
R1
!i10b 1
!s100 Hk]L010U>d5ael4BVIjD?1
R2
IEaRed=@7:W5l1>c3MJ<g`3
R3
R0
Z60 w1619725809
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v
!i122 561
L0 9 346
R7
r1
!s85 0
31
R8
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0.v|
!i113 1
R11
R12
R13
vplatform_master_0_b2p_adapter
R26
Z61 !s110 1619744150
!i10b 1
!s100 U:IQE0VhdR0QCYz`SC7I<3
R2
I<h:5T<DzG0=n@il[85iHh0
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv
!i122 608
L0 55 45
R7
r1
!s85 0
31
Z62 !s108 1619744150.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_b2p_adapter.sv|
!i113 1
R28
R29
R13
vplatform_master_0_p2b_adapter
R26
R61
!i10b 1
!s100 omZJdzkFQBo;>oBf`8g:U3
R2
I2]LI6>AQ5:?M`UicmaiS50
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv
!i122 607
L0 55 41
R7
r1
!s85 0
31
R62
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_p2b_adapter.sv|
!i113 1
R28
R29
R13
vplatform_master_0_timing_adt
R26
R61
!i10b 1
!s100 dYSJK?2kXRMHCgFhcK@O@1
R2
I@;iAGfPZd>Wg7n5NQgM8e0
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv
!i122 609
L0 60 51
R7
r1
!s85 0
31
R62
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_master_0_timing_adt.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0
R14
!i10b 1
!s100 im0]2Ej635H9oXo@@m=]10
R2
IKmiV;@UG6eZze2]Zobl183
R3
R0
w1619725821
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v
!i122 555
L0 9 1964
R7
r1
!s85 0
31
R15
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0.v|
!i113 1
R11
R12
R13
vplatform_mm_interconnect_0_avalon_st_adapter
R47
!i10b 1
!s100 9I]chAk6b;7S83501DmPO1
R2
IfQkcXoEnzWUf?zLTF[Z6]0
R3
R0
w1619725828
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
!i122 553
Z63 L0 9 194
R7
r1
!s85 0
31
R48
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R11
R12
R13
vplatform_mm_interconnect_0_avalon_st_adapter_001
R14
!i10b 1
!s100 WU^m7BM6LhT@7dk;[9iUn2
R2
I;e9l>5P9Z>7zMEcBz_cfn2
R3
R0
Z64 w1619725830
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v
!i122 556
R63
R7
r1
!s85 0
31
R15
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R11
R12
R13
vplatform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R26
R40
!i10b 1
!s100 Zcn93EF;nKG3M<8WP6W9>1
R2
INbmFG>?hE2Y6=V3O>7;eS1
R3
S1
R0
R64
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
!i122 591
Z65 L0 66 41
R7
r1
!s85 0
31
R41
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R26
R49
!i10b 1
!s100 K:^hlY_5K_hA=KhKh^0Kc1
R2
IL3YWPQYkBM?YF1Tjzn=a_0
R3
S1
R0
R64
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
!i122 575
R65
R7
r1
!s85 0
31
R33
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_cmd_demux
R26
R42
!i10b 1
!s100 D>QQLP^5Zf`Sndf;CT;Cb3
R2
IQlX:X;PmEB0cflkHcZ]eg3
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv
!i122 600
L0 43 87
R7
r1
!s85 0
31
R43
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_cmd_demux_001
R26
R42
!i10b 1
!s100 ^K^nRI^7Q>A>VG2WXh?<Z1
R2
IIP?IbLIP>^5PmO:R84@;C0
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv
!i122 599
Z66 L0 43 72
R7
r1
!s85 0
31
R43
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_cmd_mux
R26
R42
!i10b 1
!s100 eknE]Ti8]FS9ooWVz:Bbo1
R2
ITh6ADg:l1gLb81HL<^@l`2
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv
!i122 598
L0 51 270
R7
r1
!s85 0
31
R43
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_cmd_mux_002
R26
R42
!i10b 1
!s100 22?5LZ4AH@mhDoleMT8a@2
R2
Ibef733gSFil7YS7VN21OW2
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv
!i122 597
Z67 L0 51 44
R7
r1
!s85 0
31
R46
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_002.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router
R26
Z68 !s110 1619744149
!i10b 1
!s100 j@hUS`QYm]ej?_O=Z8LT93
R2
I_]FR?]O2[^m52M<<;Glg20
R3
S1
R0
R4
Z69 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv
Z70 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv
!i122 606
L0 84 149
R7
r1
!s85 0
31
Z71 !s108 1619744149.000000
Z72 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv|
Z73 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_001
R26
R68
!i10b 1
!s100 VYKbf=<?bZ6JQJC>GUVL90
R2
IJa:mMWaG7Nj[KNNDo:VE]0
R3
S1
R0
R4
Z74 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv
Z75 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv
!i122 605
L0 84 142
R7
r1
!s85 0
31
R71
Z76 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv|
Z77 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_001_default_decode
R26
R68
!i10b 1
!s100 6S69ZfGGRgXPcG@[EB]S;3
R2
If;YecFXic3`4YN<oAS3Lh3
R3
S1
R0
R4
R74
R75
!i122 605
Z78 L0 45 37
R7
r1
!s85 0
31
R71
R76
R77
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_002
R26
R68
!i10b 1
!s100 AE;k4c8KGb1^b2BDL:`IM3
R2
Id2E?UdX5D:L3T7;L`Ah=^0
R3
S1
R0
R4
Z79 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv
Z80 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv
!i122 604
Z81 L0 84 139
R7
r1
!s85 0
31
R71
Z82 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv|
Z83 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_002_default_decode
R26
R68
!i10b 1
!s100 g1C]FF46AH8GoWoj;ZJA[0
R2
IFYNlAEbBf:]_V]c8c<?4J2
R3
S1
R0
R4
R79
R80
!i122 604
R78
R7
r1
!s85 0
31
R71
R82
R83
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_003
R26
R68
!i10b 1
!s100 T51:h<W67QB@eOIbTOKdi0
R2
Ih3KFHXSJUFA3GcHjASXh<2
R3
S1
R0
R4
Z84 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv
Z85 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv
!i122 603
R81
R7
r1
!s85 0
31
R71
Z86 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv|
Z87 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_003_default_decode
R26
R68
!i10b 1
!s100 ;G:[[]9<PSXVFfh;2DgOo3
R2
IhgUO8mUlI3Q>bCVNII22Q3
R3
S1
R0
R4
R84
R85
!i122 603
R78
R7
r1
!s85 0
31
R71
R86
R87
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_004
R26
R68
!i10b 1
!s100 nX?<Y]QA5NO4<6jO;7Nj[0
R2
I@O2hMW=9=jbNa]d:=m]Q]2
R3
S1
R0
R4
Z88 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv
Z89 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv
!i122 602
L0 84 130
R7
r1
!s85 0
31
R71
Z90 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv|
Z91 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_router_004.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_004_default_decode
R26
R68
!i10b 1
!s100 Snh?865:_=UmUEZ?d?RJ41
R2
IiJSH6PFa1<a`X]AC`jQ?N1
R3
S1
R0
R4
R88
R89
!i122 602
R78
R7
r1
!s85 0
31
R71
R90
R91
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_router_default_decode
R26
R68
!i10b 1
!s100 `:bcd0DcC89Y:]V@IjTJ=3
R2
IXWW8XW`H9B`Yhhe^;DzI82
R3
S1
R0
R4
R69
R70
!i122 606
R78
R7
r1
!s85 0
31
R71
R72
R73
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_rsp_demux
R26
R44
!i10b 1
!s100 =65F`[P8Kdd;7O=SW2_cH2
R2
IU[DcQ^ab3N2l7WOg0RAo:2
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv
!i122 596
R66
R7
r1
!s85 0
31
R46
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_rsp_demux_002
R26
R44
!i10b 1
!s100 GNna2[?1N_?TWLelRWQi20
R2
IDgiLf2eZU@3nXgl[Q`M2m1
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv
!i122 595
Z92 L0 43 57
R7
r1
!s85 0
31
R46
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_rsp_mux
R26
R44
!i10b 1
!s100 zba1EEiU^cV44:g6fAWQ<2
R2
IcFlQ<zRZTgoaJTbCm_5gJ1
R3
S1
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv
!i122 594
L0 51 313
R7
r1
!s85 0
31
R46
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_0_rsp_mux_001
R26
R44
!i10b 1
!s100 eN]cZgJXPji>2_XSfU=Qh3
R2
I5FF0`7@@>ILmRlkaNT2ZT0
R3
S1
R0
R45
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv
!i122 593
L0 51 293
R7
r1
!s85 0
31
R46
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1
R47
!i10b 1
!s100 9jB4ZaYeZJ8fPDZ=>YKUd0
R2
Ij]enhiO2YjjRok2CG^^]@1
R3
R0
R4
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v
!i122 552
L0 9 619
R7
r1
!s85 0
31
R48
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1.v|
!i113 1
R11
R12
R13
vplatform_mm_interconnect_1_cmd_demux
R26
R30
!i10b 1
!s100 g@l^fES<X=D2dAFQ7@PK`2
R2
IAVC9^O:^63jk[V6j6gATX0
R3
S1
R0
R64
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv
!i122 579
R92
R7
r1
!s85 0
31
R27
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_demux.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1_cmd_mux
R26
R30
!i10b 1
!s100 LkTb<g:[ePeW=UYc;0lan2
R2
Icz<J<ES?5[[L_g9<0Q2[82
R3
S1
R0
R64
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv
!i122 578
R67
R7
r1
!s85 0
31
R27
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_cmd_mux.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1_router
R26
R20
!i10b 1
!s100 QLS6M9^lkL`i>Th;m`aL63
R2
IkWc^RSnLZ3EED4igmeVS>3
R3
S1
R0
R64
Z93 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv
Z94 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv
!i122 585
L0 84 136
R7
r1
!s85 0
31
R21
Z95 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv|
Z96 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1_router_001
R26
R20
!i10b 1
!s100 ]V21zFZL7;1PlnAijC>6:0
R2
Io3@7Fe4C7z5OYe<dTYCYP1
R3
S1
R0
R64
Z97 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv
Z98 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv
!i122 584
L0 84 135
R7
r1
!s85 0
31
R21
Z99 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv|
Z100 !s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_router_001.sv|
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1_router_001_default_decode
R26
R20
!i10b 1
!s100 LY4BlUk4?9kBL[>bU=SQ33
R2
IeioZC4=XFFNbdb^KV1B@20
R3
S1
R0
R64
R97
R98
!i122 584
R78
R7
r1
!s85 0
31
R21
R99
R100
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1_router_default_decode
R26
R20
!i10b 1
!s100 :QoNoFVR^LZ<Xlb1N0b9l1
R2
Ih__e>bk=YNYm@=QSC:aEY0
R3
S1
R0
R64
R93
R94
!i122 585
R78
R7
r1
!s85 0
31
R21
R95
R96
!i113 1
R28
R29
R13
vplatform_mm_interconnect_1_rsp_mux
R26
R49
!i10b 1
!s100 ogUNGNTg<Ll_GDWZ^=k8c0
R2
Iaa<fW:3?C01daVH^4cATe0
R3
S1
R0
R64
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv
!i122 576
R67
R7
r1
!s85 0
31
R33
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_mm_interconnect_1_rsp_mux.sv|
!i113 1
R28
R29
R13
vplatform_new_sdram_controller_0
R1
!i10b 1
!s100 9L;f;7hcTKB^aDzMCKVJ_3
R2
I__fAbINfZj2LT:6zHdNNK0
R3
R0
R60
Z101 8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v
Z102 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v
!i122 560
L0 159 563
R7
r1
!s85 0
31
R8
Z103 !s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v|
Z104 !s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_new_sdram_controller_0.v|
!i113 1
R11
R12
R13
vplatform_new_sdram_controller_0_input_efifo_module
R1
!i10b 1
!s100 V@Hofa44a6^AI2XEm4lgi3
R2
I8?k0lTenBoR8]BEOR:]HX2
R3
R0
R60
R101
R102
!i122 560
L0 21 128
R7
r1
!s85 0
31
R8
R103
R104
!i113 1
R11
R12
R13
vplatform_pio_0
R1
!i10b 1
!s100 3HE`CZf7QR?<a[`9Y8?WF0
R2
INHj_Iz3@_eIc?n25G096;2
R3
R0
Z105 w1619725810
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v
!i122 559
L0 21 46
R7
r1
!s85 0
31
R15
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pio_0.v|
!i113 1
R11
R12
R13
vplatform_pll_0
R14
!i10b 1
!s100 Pe9PR>XiV_aEG8k:MTP6_0
R2
IMG`H7==RzzdEoB^mM[W7P2
R3
R0
R105
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v
!i122 558
Z106 L0 2 88
R7
r1
!s85 0
31
R15
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_0.v|
!i113 1
R11
R12
R13
vplatform_pll_1
R14
!i10b 1
!s100 3z2k?GZ1JeiVV=_hjj@:R1
R2
I4VafPdK9gMjjz`77`[68R0
R3
R0
R105
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v
!i122 557
R106
R7
r1
!s85 0
31
R15
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|platform|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_5/platform/synthesis/submodules/platform_pll_1.v|
!i113 1
R11
R12
R13
