Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Nov 28 16:41:52 2024


Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                  134 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      7 uses
GTP_LUT2                      7 uses
GTP_LUT3                      5 uses
GTP_LUT4                     68 uses
GTP_LUT5                    132 uses
GTP_LUT6                    409 uses
GTP_LUT6CARRY               267 uses
GTP_LUT6D                   106 uses
GTP_MUX2LUT7                 15 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  33 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 1142 of 35800 (3.19%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 1034
Total Registers: 164 of 71600 (0.23%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                135
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file TOP_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| TOP                  | 1142     | 164     | 108                 | 0       | 0.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 42     | 0         | 0          | 267           | 0            | 15           | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + wrapper1           | 1060     | 113     | 108                 | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 227           | 0            | 15           | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|   + ARM1             | 948      | 105     | 44                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 227           | 0            | 15           | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + ALU1           | 104      | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 33            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + Extend1        | 2        | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + MCycle1        | 239      | 72      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 136           | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + Shifter1       | 242      | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_Control      | 30       | 1       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + CondLogic1   | 4        | 1       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|       + Decoder1     | 26       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_PC           | 56       | 32      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 29            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
|     + u_RegisterFile | 79       | 0       | 44                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                51           0  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     433.463 MHz       1000.000          2.307        997.693
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.693       0.000              0             59
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.686       0.000              0             59
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             51
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[8]/CLK (GTP_DFF_C)
Endpoint    : count_fast[16]/D (GTP_DFF_C)
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       count_fast[8]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       count_fast[8]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         count_fast[8]    
                                                                                   N117_11/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       N117_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       4.642         _N16754          
                                                                                   N117_inv/I3 (GTP_LUT6)
                                   td                    0.143       4.785 r       N117_inv/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.274         N117_inv         
                                                                                   N14_0_15/I1 (GTP_LUT6CARRY)
                                   td                    0.159       5.433 f       N14_0_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.433         _N607            
                                                                                   N14_0_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.501 r       N14_0_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.501         N164[16]         
                                                                           r       count_fast[16]/D (GTP_DFF_C)

 Data arrival time                                                   5.501         Logic Levels: 4  
                                                                                   Logic: 0.758ns(35.738%), Route: 1.363ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 CLK_undiv                                               0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000    1000.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420    1003.380         nt_CLK_undiv     
                                                                           r       count_fast[16]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.693                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[8]/CLK (GTP_DFF_C)
Endpoint    : count_fast[5]/D (GTP_DFF_C)
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       count_fast[8]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       count_fast[8]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         count_fast[8]    
                                                                                   N117_11/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       N117_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       4.642         _N16754          
                                                                                   N117_inv/I3 (GTP_LUT6)
                                   td                    0.143       4.785 r       N117_inv/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.274         N117_inv         
                                                                                   N164[3]/I2 (GTP_LUT6D)
                                   td                    0.212       5.486 r       N164[3]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.486         N164[5]          
                                                                           r       count_fast[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.486         Logic Levels: 3  
                                                                                   Logic: 0.743ns(35.280%), Route: 1.363ns(64.720%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 CLK_undiv                                               0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000    1000.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420    1003.380         nt_CLK_undiv     
                                                                           r       count_fast[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.708                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[8]/CLK (GTP_DFF_C)
Endpoint    : count_fast[7]/D (GTP_DFF_C)
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       count_fast[8]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       count_fast[8]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         count_fast[8]    
                                                                                   N117_11/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       N117_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.437       4.642         _N16754          
                                                                                   N117_inv/I3 (GTP_LUT6)
                                   td                    0.143       4.785 r       N117_inv/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.274         N117_inv         
                                                                                   N164[2]/I2 (GTP_LUT6D)
                                   td                    0.212       5.486 r       N164[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.486         N164[7]          
                                                                           r       count_fast[7]/D (GTP_DFF_C)

 Data arrival time                                                   5.486         Logic Levels: 3  
                                                                                   Logic: 0.743ns(35.280%), Route: 1.363ns(64.720%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 CLK_undiv                                               0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000    1000.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420    1003.380         nt_CLK_undiv     
                                                                           r       count_fast[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.708                          
====================================================================================================

====================================================================================================

Startpoint  : seven_seg_enable/CLK (GTP_DFF_C)
Endpoint    : enable[0]/CE (GTP_DFF_PE)
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       seven_seg_enable/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       seven_seg_enable/Q (GTP_DFF_C)
                                   net (fanout=8)        0.437       4.002         seven_seg_enable 
                                                                           f       enable[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       enable[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : seven_seg_enable/CLK (GTP_DFF_C)
Endpoint    : enable[1]/CE (GTP_DFF_CE)
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       seven_seg_enable/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       seven_seg_enable/Q (GTP_DFF_C)
                                   net (fanout=8)        0.437       4.002         seven_seg_enable 
                                                                           f       enable[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       enable[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : seven_seg_enable/CLK (GTP_DFF_C)
Endpoint    : enable[2]/CE (GTP_DFF_CE)
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       seven_seg_enable/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       seven_seg_enable/Q (GTP_DFF_C)
                                   net (fanout=8)        0.437       4.002         seven_seg_enable 
                                                                           f       enable[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       enable[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/CLK (GTP_DFF_CE)
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       enable[5]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       enable[5]/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.571       4.154         enable[5]        
                                                                                   N52_30[0]/I3 (GTP_LUT6)
                                   td                    0.092       4.246 r       N52_30[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.631         _N852            
                                                                                   N52_31[0]/I5 (GTP_LUT6)
                                   td                    0.074       4.705 r       N52_31[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.090         _N856            
                                                                                   N52_33[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.164 r       N52_33[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.549         _N864            
                                                                                   N52_35[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.623 r       N52_35[0]/Z (GTP_LUT6)
                                   net (fanout=7)        0.531       6.154         N52[0]           
                                                                                   N108[13]/I0 (GTP_LUT6D)
                                   td                    0.263       6.417 r       N108[13]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       7.737         nt_SevenSegCatHL[0]
                                                                                   SevenSegCatHL_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553      11.290 r       SevenSegCatHL_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.290         SevenSegCatHL[0] 
 SevenSegCatHL[0]                                                          r       SevenSegCatHL[0] (port)

 Data arrival time                                                  11.290         Logic Levels: 6  
                                                                                   Logic: 4.333ns(54.779%), Route: 3.577ns(45.221%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/CLK (GTP_DFF_CE)
Endpoint    : SevenSegCatHL[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       enable[5]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       enable[5]/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.571       4.154         enable[5]        
                                                                                   N52_30[0]/I3 (GTP_LUT6)
                                   td                    0.092       4.246 r       N52_30[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.631         _N852            
                                                                                   N52_31[0]/I5 (GTP_LUT6)
                                   td                    0.074       4.705 r       N52_31[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.090         _N856            
                                                                                   N52_33[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.164 r       N52_33[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.549         _N864            
                                                                                   N52_35[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.623 r       N52_35[0]/Z (GTP_LUT6)
                                   net (fanout=7)        0.531       6.154         N52[0]           
                                                                                   N108[9]/I0 (GTP_LUT6D)
                                   td                    0.263       6.417 r       N108[9]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       7.737         nt_SevenSegCatHL[1]
                                                                                   SevenSegCatHL_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553      11.290 r       SevenSegCatHL_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.290         SevenSegCatHL[1] 
 SevenSegCatHL[1]                                                          r       SevenSegCatHL[1] (port)

 Data arrival time                                                  11.290         Logic Levels: 6  
                                                                                   Logic: 4.333ns(54.779%), Route: 3.577ns(45.221%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/CLK (GTP_DFF_CE)
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 CLK_undiv                                               0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.000       0.000         CLK_undiv        
                                                                                   CLK_undiv_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       CLK_undiv_ibuf/O (GTP_INBUF)
                                   net (fanout=51)       2.420       3.380         nt_CLK_undiv     
                                                                           r       enable[5]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       enable[5]/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.571       4.154         enable[5]        
                                                                                   N52_30[0]/I3 (GTP_LUT6)
                                   td                    0.092       4.246 r       N52_30[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.631         _N852            
                                                                                   N52_31[0]/I5 (GTP_LUT6)
                                   td                    0.074       4.705 r       N52_31[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.090         _N856            
                                                                                   N52_33[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.164 r       N52_33[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.549         _N864            
                                                                                   N52_35[0]/I5 (GTP_LUT6)
                                   td                    0.074       5.623 r       N52_35[0]/Z (GTP_LUT6)
                                   net (fanout=7)        0.531       6.154         N52[0]           
                                                                                   N108[6]/I0 (GTP_LUT6D)
                                   td                    0.263       6.417 r       N108[6]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       7.737         nt_SevenSegCatHL[2]
                                                                                   SevenSegCatHL_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553      11.290 r       SevenSegCatHL_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.290         SevenSegCatHL[2] 
 SevenSegCatHL[2]                                                          r       SevenSegCatHL[2] (port)

 Data arrival time                                                  11.290         Logic Levels: 6  
                                                                                   Logic: 4.333ns(54.779%), Route: 3.577ns(45.221%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[0]/CE (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 PAUSE_n                                                 0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.000       0.000         PAUSE_n          
                                                                                   PAUSE_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       PAUSE_n_ibuf/O (GTP_INBUF)
                                   net (fanout=25)       1.466       2.327         nt_PAUSE_n       
                                                                           f       genblk1.clk_counter[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   2.327         Logic Levels: 1  
                                                                                   Logic: 0.861ns(37.000%), Route: 1.466ns(63.000%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[1]/CE (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 PAUSE_n                                                 0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.000       0.000         PAUSE_n          
                                                                                   PAUSE_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       PAUSE_n_ibuf/O (GTP_INBUF)
                                   net (fanout=25)       1.466       2.327         nt_PAUSE_n       
                                                                           f       genblk1.clk_counter[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   2.327         Logic Levels: 1  
                                                                                   Logic: 0.861ns(37.000%), Route: 1.466ns(63.000%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[2]/CE (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 PAUSE_n                                                 0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.000       0.000         PAUSE_n          
                                                                                   PAUSE_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       PAUSE_n_ibuf/O (GTP_INBUF)
                                   net (fanout=25)       1.466       2.327         nt_PAUSE_n       
                                                                           f       genblk1.clk_counter[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   2.327         Logic Levels: 1  
                                                                                   Logic: 0.861ns(37.000%), Route: 1.466ns(63.000%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          count_fast[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           count_fast[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          count_fast[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                              
+--------------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/compile/TOP_comp.adf               
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc                       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/TOP_syn.adf             
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/TOP_syn.vm              
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/TOP_controlsets.txt     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/snr.db                  
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/synthesize/TOP.snr                 
+--------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 309 MB
Total CPU  time to synthesize completion : 0h:0m:7s
Process Total CPU  time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:14s
