/// Auto-generated register definitions for RTC
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::rtc {

// ============================================================================
// RTC - Real-Time Counter
// Base Address: 0x40001400
// ============================================================================

/// RTC Register Structure
struct RTC_Registers {
    /// MODE0 Control
    /// Offset: 0x0000
    volatile uint16_t CTRL;

    /// MODE1 Control
    /// Offset: 0x0000
    volatile uint16_t CTRL;

    /// MODE2 Control
    /// Offset: 0x0000
    volatile uint16_t CTRL;

    /// Read Request
    /// Offset: 0x0002
    /// Reset value: 0x00000010
    volatile uint16_t READREQ;

    /// Read Request
    /// Offset: 0x0002
    /// Reset value: 0x00000010
    volatile uint16_t READREQ;

    /// Read Request
    /// Offset: 0x0002
    /// Reset value: 0x00000010
    volatile uint16_t READREQ;

    /// MODE0 Event Control
    /// Offset: 0x0004
    volatile uint16_t EVCTRL;

    /// MODE1 Event Control
    /// Offset: 0x0004
    volatile uint16_t EVCTRL;

    /// MODE2 Event Control
    /// Offset: 0x0004
    volatile uint16_t EVCTRL;

    /// MODE0 Interrupt Enable Clear
    /// Offset: 0x0006
    volatile uint8_t INTENCLR;

    /// MODE1 Interrupt Enable Clear
    /// Offset: 0x0006
    volatile uint8_t INTENCLR;

    /// MODE2 Interrupt Enable Clear
    /// Offset: 0x0006
    volatile uint8_t INTENCLR;

    /// MODE0 Interrupt Enable Set
    /// Offset: 0x0007
    volatile uint8_t INTENSET;

    /// MODE1 Interrupt Enable Set
    /// Offset: 0x0007
    volatile uint8_t INTENSET;

    /// MODE2 Interrupt Enable Set
    /// Offset: 0x0007
    volatile uint8_t INTENSET;

    /// MODE0 Interrupt Flag Status and Clear
    /// Offset: 0x0008
    volatile uint8_t INTFLAG;

    /// MODE1 Interrupt Flag Status and Clear
    /// Offset: 0x0008
    volatile uint8_t INTFLAG;

    /// MODE2 Interrupt Flag Status and Clear
    /// Offset: 0x0008
    volatile uint8_t INTFLAG;
    uint8_t RESERVED_0009[1];  ///< Reserved

    /// Status
    /// Offset: 0x000A
    volatile uint8_t STATUS;

    /// Status
    /// Offset: 0x000A
    volatile uint8_t STATUS;

    /// Status
    /// Offset: 0x000A
    volatile uint8_t STATUS;

    /// Debug Control
    /// Offset: 0x000B
    volatile uint8_t DBGCTRL;

    /// Debug Control
    /// Offset: 0x000B
    volatile uint8_t DBGCTRL;

    /// Debug Control
    /// Offset: 0x000B
    volatile uint8_t DBGCTRL;

    /// Frequency Correction
    /// Offset: 0x000C
    volatile uint8_t FREQCORR;

    /// Frequency Correction
    /// Offset: 0x000C
    volatile uint8_t FREQCORR;

    /// Frequency Correction
    /// Offset: 0x000C
    volatile uint8_t FREQCORR;
    uint8_t RESERVED_000D[3];  ///< Reserved

    /// MODE0 Counter Value
    /// Offset: 0x0010
    volatile uint32_t COUNT;

    /// MODE1 Counter Value
    /// Offset: 0x0010
    volatile uint16_t COUNT;

    /// MODE2 Clock Value
    /// Offset: 0x0010
    volatile uint32_t CLOCK;

    /// MODE1 Counter Period
    /// Offset: 0x0014
    volatile uint16_t PER;
    uint8_t RESERVED_0016[2];  ///< Reserved

    /// MODE0 Compare n Value
    /// Offset: 0x0018
    volatile uint32_t COMP % s;

    /// MODE1 Compare n Value
    /// Offset: 0x0018
    volatile uint16_t COMP[2][2];

    /// MODE2 Alarm n Value
    /// Offset: 0x0018
    volatile uint32_t ALARM % s;

    /// MODE2 Alarm n Mask
    /// Offset: 0x001C
    volatile uint8_t MASK % s;
};

static_assert(sizeof(RTC_Registers) >= 29, "RTC_Registers size mismatch");

/// RTC peripheral instance
inline RTC_Registers* RTC() {
    return reinterpret_cast<RTC_Registers*>(0x40001400);
}

}  // namespace alloy::hal::atmel::samd21::rtc
