$date
	Thu Aug 19 15:10:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_dvsd_pe $end
$var wire 3 ! out [2:0] $end
$var wire 1 " gs $end
$var wire 1 # eno $end
$var reg 1 $ en $end
$var reg 8 % in [7:0] $end
$scope module uut1 $end
$var wire 1 $ en $end
$var wire 1 " gs $end
$var wire 8 & in [7:0] $end
$var wire 1 # eno $end
$var reg 3 ' out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
b0 %
0$
1#
0"
bx !
$end
#10000
1"
0#
b0 !
b0 '
1$
b1 %
b1 &
#20000
0"
1#
b1 !
b1 '
b10 %
b10 &
#30000
b10 !
b10 '
b100 %
b100 &
#40000
b11 !
b11 '
b1000 %
b1000 &
#50000
b100 !
b100 '
b10000 %
b10000 &
#60000
b101 !
b101 '
b100000 %
b100000 &
#70000
b110 !
b110 '
b1000000 %
b1000000 &
#80000
b111 !
b111 '
b10000000 %
b10000000 &
#90000
