{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09992,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 8.37447e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.21311e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.21528e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.21311e-05,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 78.736,
	"finish__design__instance__count__class:inverter": 104,
	"finish__design__instance__area__class:inverter": 56.126,
	"finish__design__instance__count__class:multi_input_combinational_cell": 93,
	"finish__design__instance__area__class:multi_input_combinational_cell": 281.428,
	"finish__design__instance__count": 295,
	"finish__design__instance__area": 416.29,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.636931,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.481838,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.85426e-13,
	"finish__power__switching__total": 1.42764e-13,
	"finish__power__leakage__total": 9.59836e-06,
	"finish__power__total": 9.59836e-06,
	"finish__design__io": 98,
	"finish__design__die__area": 58564,
	"finish__design__core__area": 57403.3,
	"finish__design__instance__count": 723,
	"finish__design__instance__area": 530.138,
	"finish__design__instance__count__stdcell": 723,
	"finish__design__instance__area__stdcell": 530.138,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00923532,
	"finish__design__instance__utilization__stdcell": 0.00923532,
	"finish__design__rows": 171,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 171,
	"finish__design__sites": 215802,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 215802,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}