
STM_Snake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cd8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002d98  08002d98  00003d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dd0  08002dd0  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002dd0  08002dd0  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002dd0  08002dd0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dd0  08002dd0  00003dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002dd4  08002dd4  00003dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002dd8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000000c  08002de4  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002de4  00004100  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e3c  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001995  00000000  00000000  0000ce70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  0000e808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000053f  00000000  00000000  0000eee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000116f2  00000000  00000000  0000f41f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009d17  00000000  00000000  00020b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006841b  00000000  00000000  0002a828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00092c43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016d4  00000000  00000000  00092c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0009435c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002d80 	.word	0x08002d80

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002d80 	.word	0x08002d80

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
int main(void)
 8000226:	2310      	movs	r3, #16
 8000228:	18fb      	adds	r3, r7, r3
 800022a:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800022c:	f000 fa32 	bl	8000694 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000230:	f000 f812 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000234:	f000 f8be 	bl	80003b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000238:	f000 f89e 	bl	8000378 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800023c:	f000 f86c 	bl	8000318 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1,frame,sizeof(frame));
 8000240:	4903      	ldr	r1, [pc, #12]	@ (8000250 <main+0x30>)
 8000242:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <main+0x34>)
 8000244:	2205      	movs	r2, #5
 8000246:	0018      	movs	r0, r3
 8000248:	f001 fc9a 	bl	8001b80 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800024c:	46c0      	nop			@ (mov r8, r8)
 800024e:	e7fd      	b.n	800024c <main+0x2c>
 8000250:	200000f4 	.word	0x200000f4
 8000254:	20000028 	.word	0x20000028

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b097      	sub	sp, #92	@ 0x5c
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	2428      	movs	r4, #40	@ 0x28
 8000260:	193b      	adds	r3, r7, r4
 8000262:	0018      	movs	r0, r3
 8000264:	2330      	movs	r3, #48	@ 0x30
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f002 fd5c 	bl	8002d26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026e:	2318      	movs	r3, #24
 8000270:	18fb      	adds	r3, r7, r3
 8000272:	0018      	movs	r0, r3
 8000274:	2310      	movs	r3, #16
 8000276:	001a      	movs	r2, r3
 8000278:	2100      	movs	r1, #0
 800027a:	f002 fd54 	bl	8002d26 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	0018      	movs	r0, r3
 8000282:	2314      	movs	r3, #20
 8000284:	001a      	movs	r2, r3
 8000286:	2100      	movs	r1, #0
 8000288:	f002 fd4d 	bl	8002d26 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028c:	0021      	movs	r1, r4
 800028e:	187b      	adds	r3, r7, r1
 8000290:	2201      	movs	r2, #1
 8000292:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000294:	187b      	adds	r3, r7, r1
 8000296:	2201      	movs	r2, #1
 8000298:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029a:	187b      	adds	r3, r7, r1
 800029c:	2202      	movs	r2, #2
 800029e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	2280      	movs	r2, #128	@ 0x80
 80002a4:	0252      	lsls	r2, r2, #9
 80002a6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2280      	movs	r2, #128	@ 0x80
 80002ac:	0352      	lsls	r2, r2, #13
 80002ae:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2200      	movs	r2, #0
 80002b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 fed1 	bl	8001060 <HAL_RCC_OscConfig>
 80002be:	1e03      	subs	r3, r0, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002c2:	f000 f8da 	bl	800047a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	2118      	movs	r1, #24
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2207      	movs	r2, #7
 80002cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2202      	movs	r2, #2
 80002d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2200      	movs	r2, #0
 80002d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2200      	movs	r2, #0
 80002de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2101      	movs	r1, #1
 80002e4:	0018      	movs	r0, r3
 80002e6:	f001 f9d5 	bl	8001694 <HAL_RCC_ClockConfig>
 80002ea:	1e03      	subs	r3, r0, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002ee:	f000 f8c4 	bl	800047a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	2201      	movs	r2, #1
 80002f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80002f8:	1d3b      	adds	r3, r7, #4
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	0018      	movs	r0, r3
 8000302:	f001 fb0b 	bl	800191c <HAL_RCCEx_PeriphCLKConfig>
 8000306:	1e03      	subs	r3, r0, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800030a:	f000 f8b6 	bl	800047a <Error_Handler>
  }
}
 800030e:	46c0      	nop			@ (mov r8, r8)
 8000310:	46bd      	mov	sp, r7
 8000312:	b017      	add	sp, #92	@ 0x5c
 8000314:	bd90      	pop	{r4, r7, pc}
	...

08000318 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800031c:	4b14      	ldr	r3, [pc, #80]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 800031e:	4a15      	ldr	r2, [pc, #84]	@ (8000374 <MX_USART1_UART_Init+0x5c>)
 8000320:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000322:	4b13      	ldr	r3, [pc, #76]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 8000324:	2296      	movs	r2, #150	@ 0x96
 8000326:	0192      	lsls	r2, r2, #6
 8000328:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800032a:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000330:	4b0f      	ldr	r3, [pc, #60]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 8000332:	2200      	movs	r2, #0
 8000334:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000336:	4b0e      	ldr	r3, [pc, #56]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 8000338:	2200      	movs	r2, #0
 800033a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800033c:	4b0c      	ldr	r3, [pc, #48]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 800033e:	220c      	movs	r2, #12
 8000340:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000342:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 8000344:	2200      	movs	r2, #0
 8000346:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000348:	4b09      	ldr	r3, [pc, #36]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 800034a:	2200      	movs	r2, #0
 800034c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800034e:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 8000350:	2200      	movs	r2, #0
 8000352:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000354:	4b06      	ldr	r3, [pc, #24]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 8000356:	2200      	movs	r2, #0
 8000358:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800035a:	4b05      	ldr	r3, [pc, #20]	@ (8000370 <MX_USART1_UART_Init+0x58>)
 800035c:	0018      	movs	r0, r3
 800035e:	f001 fbbb 	bl	8001ad8 <HAL_UART_Init>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000366:	f000 f888 	bl	800047a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800036a:	46c0      	nop			@ (mov r8, r8)
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	20000028 	.word	0x20000028
 8000374:	40013800 	.word	0x40013800

08000378 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800037e:	4b0c      	ldr	r3, [pc, #48]	@ (80003b0 <MX_DMA_Init+0x38>)
 8000380:	695a      	ldr	r2, [r3, #20]
 8000382:	4b0b      	ldr	r3, [pc, #44]	@ (80003b0 <MX_DMA_Init+0x38>)
 8000384:	2101      	movs	r1, #1
 8000386:	430a      	orrs	r2, r1
 8000388:	615a      	str	r2, [r3, #20]
 800038a:	4b09      	ldr	r3, [pc, #36]	@ (80003b0 <MX_DMA_Init+0x38>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	2201      	movs	r2, #1
 8000390:	4013      	ands	r3, r2
 8000392:	607b      	str	r3, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000396:	2200      	movs	r2, #0
 8000398:	2100      	movs	r1, #0
 800039a:	200a      	movs	r0, #10
 800039c:	f000 fa8a 	bl	80008b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80003a0:	200a      	movs	r0, #10
 80003a2:	f000 fa9c 	bl	80008de <HAL_NVIC_EnableIRQ>

}
 80003a6:	46c0      	nop			@ (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b002      	add	sp, #8
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	46c0      	nop			@ (mov r8, r8)
 80003b0:	40021000 	.word	0x40021000

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b590      	push	{r4, r7, lr}
 80003b6:	b089      	sub	sp, #36	@ 0x24
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	240c      	movs	r4, #12
 80003bc:	193b      	adds	r3, r7, r4
 80003be:	0018      	movs	r0, r3
 80003c0:	2314      	movs	r3, #20
 80003c2:	001a      	movs	r2, r3
 80003c4:	2100      	movs	r1, #0
 80003c6:	f002 fcae 	bl	8002d26 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003ca:	4b24      	ldr	r3, [pc, #144]	@ (800045c <MX_GPIO_Init+0xa8>)
 80003cc:	695a      	ldr	r2, [r3, #20]
 80003ce:	4b23      	ldr	r3, [pc, #140]	@ (800045c <MX_GPIO_Init+0xa8>)
 80003d0:	2180      	movs	r1, #128	@ 0x80
 80003d2:	03c9      	lsls	r1, r1, #15
 80003d4:	430a      	orrs	r2, r1
 80003d6:	615a      	str	r2, [r3, #20]
 80003d8:	4b20      	ldr	r3, [pc, #128]	@ (800045c <MX_GPIO_Init+0xa8>)
 80003da:	695a      	ldr	r2, [r3, #20]
 80003dc:	2380      	movs	r3, #128	@ 0x80
 80003de:	03db      	lsls	r3, r3, #15
 80003e0:	4013      	ands	r3, r2
 80003e2:	60bb      	str	r3, [r7, #8]
 80003e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e6:	4b1d      	ldr	r3, [pc, #116]	@ (800045c <MX_GPIO_Init+0xa8>)
 80003e8:	695a      	ldr	r2, [r3, #20]
 80003ea:	4b1c      	ldr	r3, [pc, #112]	@ (800045c <MX_GPIO_Init+0xa8>)
 80003ec:	2180      	movs	r1, #128	@ 0x80
 80003ee:	0309      	lsls	r1, r1, #12
 80003f0:	430a      	orrs	r2, r1
 80003f2:	615a      	str	r2, [r3, #20]
 80003f4:	4b19      	ldr	r3, [pc, #100]	@ (800045c <MX_GPIO_Init+0xa8>)
 80003f6:	695a      	ldr	r2, [r3, #20]
 80003f8:	2380      	movs	r3, #128	@ 0x80
 80003fa:	031b      	lsls	r3, r3, #12
 80003fc:	4013      	ands	r3, r2
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000402:	4b16      	ldr	r3, [pc, #88]	@ (800045c <MX_GPIO_Init+0xa8>)
 8000404:	695a      	ldr	r2, [r3, #20]
 8000406:	4b15      	ldr	r3, [pc, #84]	@ (800045c <MX_GPIO_Init+0xa8>)
 8000408:	2180      	movs	r1, #128	@ 0x80
 800040a:	0289      	lsls	r1, r1, #10
 800040c:	430a      	orrs	r2, r1
 800040e:	615a      	str	r2, [r3, #20]
 8000410:	4b12      	ldr	r3, [pc, #72]	@ (800045c <MX_GPIO_Init+0xa8>)
 8000412:	695a      	ldr	r2, [r3, #20]
 8000414:	2380      	movs	r3, #128	@ 0x80
 8000416:	029b      	lsls	r3, r3, #10
 8000418:	4013      	ands	r3, r2
 800041a:	603b      	str	r3, [r7, #0]
 800041c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800041e:	23c0      	movs	r3, #192	@ 0xc0
 8000420:	009b      	lsls	r3, r3, #2
 8000422:	480f      	ldr	r0, [pc, #60]	@ (8000460 <MX_GPIO_Init+0xac>)
 8000424:	2200      	movs	r2, #0
 8000426:	0019      	movs	r1, r3
 8000428:	f000 fdfc 	bl	8001024 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800042c:	193b      	adds	r3, r7, r4
 800042e:	22c0      	movs	r2, #192	@ 0xc0
 8000430:	0092      	lsls	r2, r2, #2
 8000432:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000434:	193b      	adds	r3, r7, r4
 8000436:	2201      	movs	r2, #1
 8000438:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043a:	193b      	adds	r3, r7, r4
 800043c:	2200      	movs	r2, #0
 800043e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000440:	193b      	adds	r3, r7, r4
 8000442:	2200      	movs	r2, #0
 8000444:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000446:	193b      	adds	r3, r7, r4
 8000448:	4a05      	ldr	r2, [pc, #20]	@ (8000460 <MX_GPIO_Init+0xac>)
 800044a:	0019      	movs	r1, r3
 800044c:	0010      	movs	r0, r2
 800044e:	f000 fc79 	bl	8000d44 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000452:	46c0      	nop			@ (mov r8, r8)
 8000454:	46bd      	mov	sp, r7
 8000456:	b009      	add	sp, #36	@ 0x24
 8000458:	bd90      	pop	{r4, r7, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)
 800045c:	40021000 	.word	0x40021000
 8000460:	48000800 	.word	0x48000800

08000464 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	2318      	movs	r3, #24
 800046e:	18fb      	adds	r3, r7, r3
 8000470:	60fb      	str	r3, [r7, #12]

    	    HAL_UART_Transmit(&huart1, frame, sizeof(frame), 100); // Відправка пакету через UART
    	}
        //HAL_UART_Receive_DMA(&huart1, frame, sizeof(frame));
    }
}
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	b004      	add	sp, #16
 8000478:	bd80      	pop	{r7, pc}

0800047a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800047e:	b672      	cpsid	i
}
 8000480:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000482:	46c0      	nop			@ (mov r8, r8)
 8000484:	e7fd      	b.n	8000482 <Error_Handler+0x8>
	...

08000488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800048e:	4b0f      	ldr	r3, [pc, #60]	@ (80004cc <HAL_MspInit+0x44>)
 8000490:	699a      	ldr	r2, [r3, #24]
 8000492:	4b0e      	ldr	r3, [pc, #56]	@ (80004cc <HAL_MspInit+0x44>)
 8000494:	2101      	movs	r1, #1
 8000496:	430a      	orrs	r2, r1
 8000498:	619a      	str	r2, [r3, #24]
 800049a:	4b0c      	ldr	r3, [pc, #48]	@ (80004cc <HAL_MspInit+0x44>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	2201      	movs	r2, #1
 80004a0:	4013      	ands	r3, r2
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a6:	4b09      	ldr	r3, [pc, #36]	@ (80004cc <HAL_MspInit+0x44>)
 80004a8:	69da      	ldr	r2, [r3, #28]
 80004aa:	4b08      	ldr	r3, [pc, #32]	@ (80004cc <HAL_MspInit+0x44>)
 80004ac:	2180      	movs	r1, #128	@ 0x80
 80004ae:	0549      	lsls	r1, r1, #21
 80004b0:	430a      	orrs	r2, r1
 80004b2:	61da      	str	r2, [r3, #28]
 80004b4:	4b05      	ldr	r3, [pc, #20]	@ (80004cc <HAL_MspInit+0x44>)
 80004b6:	69da      	ldr	r2, [r3, #28]
 80004b8:	2380      	movs	r3, #128	@ 0x80
 80004ba:	055b      	lsls	r3, r3, #21
 80004bc:	4013      	ands	r3, r2
 80004be:	603b      	str	r3, [r7, #0]
 80004c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c2:	46c0      	nop			@ (mov r8, r8)
 80004c4:	46bd      	mov	sp, r7
 80004c6:	b002      	add	sp, #8
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	40021000 	.word	0x40021000

080004d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004d0:	b590      	push	{r4, r7, lr}
 80004d2:	b08b      	sub	sp, #44	@ 0x2c
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d8:	2414      	movs	r4, #20
 80004da:	193b      	adds	r3, r7, r4
 80004dc:	0018      	movs	r0, r3
 80004de:	2314      	movs	r3, #20
 80004e0:	001a      	movs	r2, r3
 80004e2:	2100      	movs	r1, #0
 80004e4:	f002 fc1f 	bl	8002d26 <memset>
  if(huart->Instance==USART1)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a34      	ldr	r2, [pc, #208]	@ (80005c0 <HAL_UART_MspInit+0xf0>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d161      	bne.n	80005b6 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004f2:	4b34      	ldr	r3, [pc, #208]	@ (80005c4 <HAL_UART_MspInit+0xf4>)
 80004f4:	699a      	ldr	r2, [r3, #24]
 80004f6:	4b33      	ldr	r3, [pc, #204]	@ (80005c4 <HAL_UART_MspInit+0xf4>)
 80004f8:	2180      	movs	r1, #128	@ 0x80
 80004fa:	01c9      	lsls	r1, r1, #7
 80004fc:	430a      	orrs	r2, r1
 80004fe:	619a      	str	r2, [r3, #24]
 8000500:	4b30      	ldr	r3, [pc, #192]	@ (80005c4 <HAL_UART_MspInit+0xf4>)
 8000502:	699a      	ldr	r2, [r3, #24]
 8000504:	2380      	movs	r3, #128	@ 0x80
 8000506:	01db      	lsls	r3, r3, #7
 8000508:	4013      	ands	r3, r2
 800050a:	613b      	str	r3, [r7, #16]
 800050c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800050e:	4b2d      	ldr	r3, [pc, #180]	@ (80005c4 <HAL_UART_MspInit+0xf4>)
 8000510:	695a      	ldr	r2, [r3, #20]
 8000512:	4b2c      	ldr	r3, [pc, #176]	@ (80005c4 <HAL_UART_MspInit+0xf4>)
 8000514:	2180      	movs	r1, #128	@ 0x80
 8000516:	0289      	lsls	r1, r1, #10
 8000518:	430a      	orrs	r2, r1
 800051a:	615a      	str	r2, [r3, #20]
 800051c:	4b29      	ldr	r3, [pc, #164]	@ (80005c4 <HAL_UART_MspInit+0xf4>)
 800051e:	695a      	ldr	r2, [r3, #20]
 8000520:	2380      	movs	r3, #128	@ 0x80
 8000522:	029b      	lsls	r3, r3, #10
 8000524:	4013      	ands	r3, r2
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800052a:	193b      	adds	r3, r7, r4
 800052c:	22c0      	movs	r2, #192	@ 0xc0
 800052e:	00d2      	lsls	r2, r2, #3
 8000530:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000532:	0021      	movs	r1, r4
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2202      	movs	r2, #2
 8000538:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2203      	movs	r2, #3
 8000544:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2201      	movs	r2, #1
 800054a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054c:	187a      	adds	r2, r7, r1
 800054e:	2390      	movs	r3, #144	@ 0x90
 8000550:	05db      	lsls	r3, r3, #23
 8000552:	0011      	movs	r1, r2
 8000554:	0018      	movs	r0, r3
 8000556:	f000 fbf5 	bl	8000d44 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 800055c:	4a1b      	ldr	r2, [pc, #108]	@ (80005cc <HAL_UART_MspInit+0xfc>)
 800055e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000560:	4b19      	ldr	r3, [pc, #100]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 8000562:	2200      	movs	r2, #0
 8000564:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000566:	4b18      	ldr	r3, [pc, #96]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800056c:	4b16      	ldr	r3, [pc, #88]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 800056e:	2280      	movs	r2, #128	@ 0x80
 8000570:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000572:	4b15      	ldr	r3, [pc, #84]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 8000574:	2200      	movs	r2, #0
 8000576:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000578:	4b13      	ldr	r3, [pc, #76]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 800057a:	2200      	movs	r2, #0
 800057c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800057e:	4b12      	ldr	r3, [pc, #72]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 8000580:	2220      	movs	r2, #32
 8000582:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000584:	4b10      	ldr	r3, [pc, #64]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 8000586:	2200      	movs	r2, #0
 8000588:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800058a:	4b0f      	ldr	r3, [pc, #60]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 800058c:	0018      	movs	r0, r3
 800058e:	f000 f9c3 	bl	8000918 <HAL_DMA_Init>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000596:	f7ff ff70 	bl	800047a <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a0a      	ldr	r2, [pc, #40]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 800059e:	675a      	str	r2, [r3, #116]	@ 0x74
 80005a0:	4b09      	ldr	r3, [pc, #36]	@ (80005c8 <HAL_UART_MspInit+0xf8>)
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2100      	movs	r1, #0
 80005aa:	201b      	movs	r0, #27
 80005ac:	f000 f982 	bl	80008b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80005b0:	201b      	movs	r0, #27
 80005b2:	f000 f994 	bl	80008de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b00b      	add	sp, #44	@ 0x2c
 80005bc:	bd90      	pop	{r4, r7, pc}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	40013800 	.word	0x40013800
 80005c4:	40021000 	.word	0x40021000
 80005c8:	200000b0 	.word	0x200000b0
 80005cc:	40020030 	.word	0x40020030

080005d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005d4:	46c0      	nop			@ (mov r8, r8)
 80005d6:	e7fd      	b.n	80005d4 <NMI_Handler+0x4>

080005d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005dc:	46c0      	nop			@ (mov r8, r8)
 80005de:	e7fd      	b.n	80005dc <HardFault_Handler+0x4>

080005e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005e4:	46c0      	nop			@ (mov r8, r8)
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}

080005ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ea:	b580      	push	{r7, lr}
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f8:	f000 f894 	bl	8000724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005fc:	46c0      	nop			@ (mov r8, r8)
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000608:	4b03      	ldr	r3, [pc, #12]	@ (8000618 <DMA1_Channel2_3_IRQHandler+0x14>)
 800060a:	0018      	movs	r0, r3
 800060c:	f000 faaf 	bl	8000b6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	200000b0 	.word	0x200000b0

0800061c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000620:	4b03      	ldr	r3, [pc, #12]	@ (8000630 <USART1_IRQHandler+0x14>)
 8000622:	0018      	movs	r0, r3
 8000624:	f001 fb04 	bl	8001c30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000628:	46c0      	nop			@ (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	20000028 	.word	0x20000028

08000634 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000638:	46c0      	nop			@ (mov r8, r8)
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
	...

08000640 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000640:	480d      	ldr	r0, [pc, #52]	@ (8000678 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000642:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000644:	f7ff fff6 	bl	8000634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000648:	480c      	ldr	r0, [pc, #48]	@ (800067c <LoopForever+0x6>)
  ldr r1, =_edata
 800064a:	490d      	ldr	r1, [pc, #52]	@ (8000680 <LoopForever+0xa>)
  ldr r2, =_sidata
 800064c:	4a0d      	ldr	r2, [pc, #52]	@ (8000684 <LoopForever+0xe>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000650:	e002      	b.n	8000658 <LoopCopyDataInit>

08000652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000656:	3304      	adds	r3, #4

08000658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800065a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800065c:	d3f9      	bcc.n	8000652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800065e:	4a0a      	ldr	r2, [pc, #40]	@ (8000688 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000660:	4c0a      	ldr	r4, [pc, #40]	@ (800068c <LoopForever+0x16>)
  movs r3, #0
 8000662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000664:	e001      	b.n	800066a <LoopFillZerobss>

08000666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000668:	3204      	adds	r2, #4

0800066a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800066a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800066c:	d3fb      	bcc.n	8000666 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800066e:	f002 fb63 	bl	8002d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000672:	f7ff fdd5 	bl	8000220 <main>

08000676 <LoopForever>:

LoopForever:
    b LoopForever
 8000676:	e7fe      	b.n	8000676 <LoopForever>
  ldr   r0, =_estack
 8000678:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800067c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000680:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000684:	08002dd8 	.word	0x08002dd8
  ldr r2, =_sbss
 8000688:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800068c:	20000100 	.word	0x20000100

08000690 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000690:	e7fe      	b.n	8000690 <ADC1_COMP_IRQHandler>
	...

08000694 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000698:	4b07      	ldr	r3, [pc, #28]	@ (80006b8 <HAL_Init+0x24>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <HAL_Init+0x24>)
 800069e:	2110      	movs	r1, #16
 80006a0:	430a      	orrs	r2, r1
 80006a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80006a4:	2003      	movs	r0, #3
 80006a6:	f000 f809 	bl	80006bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006aa:	f7ff feed 	bl	8000488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006ae:	2300      	movs	r3, #0
}
 80006b0:	0018      	movs	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	40022000 	.word	0x40022000

080006bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <HAL_InitTick+0x5c>)
 80006c6:	681c      	ldr	r4, [r3, #0]
 80006c8:	4b14      	ldr	r3, [pc, #80]	@ (800071c <HAL_InitTick+0x60>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	0019      	movs	r1, r3
 80006ce:	23fa      	movs	r3, #250	@ 0xfa
 80006d0:	0098      	lsls	r0, r3, #2
 80006d2:	f7ff fd19 	bl	8000108 <__udivsi3>
 80006d6:	0003      	movs	r3, r0
 80006d8:	0019      	movs	r1, r3
 80006da:	0020      	movs	r0, r4
 80006dc:	f7ff fd14 	bl	8000108 <__udivsi3>
 80006e0:	0003      	movs	r3, r0
 80006e2:	0018      	movs	r0, r3
 80006e4:	f000 f90b 	bl	80008fe <HAL_SYSTICK_Config>
 80006e8:	1e03      	subs	r3, r0, #0
 80006ea:	d001      	beq.n	80006f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80006ec:	2301      	movs	r3, #1
 80006ee:	e00f      	b.n	8000710 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b03      	cmp	r3, #3
 80006f4:	d80b      	bhi.n	800070e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f6:	6879      	ldr	r1, [r7, #4]
 80006f8:	2301      	movs	r3, #1
 80006fa:	425b      	negs	r3, r3
 80006fc:	2200      	movs	r2, #0
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 f8d8 	bl	80008b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <HAL_InitTick+0x64>)
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800070a:	2300      	movs	r3, #0
 800070c:	e000      	b.n	8000710 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800070e:	2301      	movs	r3, #1
}
 8000710:	0018      	movs	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	b003      	add	sp, #12
 8000716:	bd90      	pop	{r4, r7, pc}
 8000718:	20000000 	.word	0x20000000
 800071c:	20000008 	.word	0x20000008
 8000720:	20000004 	.word	0x20000004

08000724 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <HAL_IncTick+0x1c>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	001a      	movs	r2, r3
 800072e:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <HAL_IncTick+0x20>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	18d2      	adds	r2, r2, r3
 8000734:	4b03      	ldr	r3, [pc, #12]	@ (8000744 <HAL_IncTick+0x20>)
 8000736:	601a      	str	r2, [r3, #0]
}
 8000738:	46c0      	nop			@ (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	46c0      	nop			@ (mov r8, r8)
 8000740:	20000008 	.word	0x20000008
 8000744:	200000fc 	.word	0x200000fc

08000748 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  return uwTick;
 800074c:	4b02      	ldr	r3, [pc, #8]	@ (8000758 <HAL_GetTick+0x10>)
 800074e:	681b      	ldr	r3, [r3, #0]
}
 8000750:	0018      	movs	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	200000fc 	.word	0x200000fc

0800075c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	0002      	movs	r2, r0
 8000764:	1dfb      	adds	r3, r7, #7
 8000766:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000768:	1dfb      	adds	r3, r7, #7
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b7f      	cmp	r3, #127	@ 0x7f
 800076e:	d809      	bhi.n	8000784 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000770:	1dfb      	adds	r3, r7, #7
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	001a      	movs	r2, r3
 8000776:	231f      	movs	r3, #31
 8000778:	401a      	ands	r2, r3
 800077a:	4b04      	ldr	r3, [pc, #16]	@ (800078c <__NVIC_EnableIRQ+0x30>)
 800077c:	2101      	movs	r1, #1
 800077e:	4091      	lsls	r1, r2
 8000780:	000a      	movs	r2, r1
 8000782:	601a      	str	r2, [r3, #0]
  }
}
 8000784:	46c0      	nop			@ (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b002      	add	sp, #8
 800078a:	bd80      	pop	{r7, pc}
 800078c:	e000e100 	.word	0xe000e100

08000790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	0002      	movs	r2, r0
 8000798:	6039      	str	r1, [r7, #0]
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800079e:	1dfb      	adds	r3, r7, #7
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80007a4:	d828      	bhi.n	80007f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007a6:	4a2f      	ldr	r2, [pc, #188]	@ (8000864 <__NVIC_SetPriority+0xd4>)
 80007a8:	1dfb      	adds	r3, r7, #7
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b25b      	sxtb	r3, r3
 80007ae:	089b      	lsrs	r3, r3, #2
 80007b0:	33c0      	adds	r3, #192	@ 0xc0
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	589b      	ldr	r3, [r3, r2]
 80007b6:	1dfa      	adds	r2, r7, #7
 80007b8:	7812      	ldrb	r2, [r2, #0]
 80007ba:	0011      	movs	r1, r2
 80007bc:	2203      	movs	r2, #3
 80007be:	400a      	ands	r2, r1
 80007c0:	00d2      	lsls	r2, r2, #3
 80007c2:	21ff      	movs	r1, #255	@ 0xff
 80007c4:	4091      	lsls	r1, r2
 80007c6:	000a      	movs	r2, r1
 80007c8:	43d2      	mvns	r2, r2
 80007ca:	401a      	ands	r2, r3
 80007cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	019b      	lsls	r3, r3, #6
 80007d2:	22ff      	movs	r2, #255	@ 0xff
 80007d4:	401a      	ands	r2, r3
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	0018      	movs	r0, r3
 80007dc:	2303      	movs	r3, #3
 80007de:	4003      	ands	r3, r0
 80007e0:	00db      	lsls	r3, r3, #3
 80007e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007e4:	481f      	ldr	r0, [pc, #124]	@ (8000864 <__NVIC_SetPriority+0xd4>)
 80007e6:	1dfb      	adds	r3, r7, #7
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	089b      	lsrs	r3, r3, #2
 80007ee:	430a      	orrs	r2, r1
 80007f0:	33c0      	adds	r3, #192	@ 0xc0
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007f6:	e031      	b.n	800085c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000868 <__NVIC_SetPriority+0xd8>)
 80007fa:	1dfb      	adds	r3, r7, #7
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	0019      	movs	r1, r3
 8000800:	230f      	movs	r3, #15
 8000802:	400b      	ands	r3, r1
 8000804:	3b08      	subs	r3, #8
 8000806:	089b      	lsrs	r3, r3, #2
 8000808:	3306      	adds	r3, #6
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	18d3      	adds	r3, r2, r3
 800080e:	3304      	adds	r3, #4
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	1dfa      	adds	r2, r7, #7
 8000814:	7812      	ldrb	r2, [r2, #0]
 8000816:	0011      	movs	r1, r2
 8000818:	2203      	movs	r2, #3
 800081a:	400a      	ands	r2, r1
 800081c:	00d2      	lsls	r2, r2, #3
 800081e:	21ff      	movs	r1, #255	@ 0xff
 8000820:	4091      	lsls	r1, r2
 8000822:	000a      	movs	r2, r1
 8000824:	43d2      	mvns	r2, r2
 8000826:	401a      	ands	r2, r3
 8000828:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	019b      	lsls	r3, r3, #6
 800082e:	22ff      	movs	r2, #255	@ 0xff
 8000830:	401a      	ands	r2, r3
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	0018      	movs	r0, r3
 8000838:	2303      	movs	r3, #3
 800083a:	4003      	ands	r3, r0
 800083c:	00db      	lsls	r3, r3, #3
 800083e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000840:	4809      	ldr	r0, [pc, #36]	@ (8000868 <__NVIC_SetPriority+0xd8>)
 8000842:	1dfb      	adds	r3, r7, #7
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	001c      	movs	r4, r3
 8000848:	230f      	movs	r3, #15
 800084a:	4023      	ands	r3, r4
 800084c:	3b08      	subs	r3, #8
 800084e:	089b      	lsrs	r3, r3, #2
 8000850:	430a      	orrs	r2, r1
 8000852:	3306      	adds	r3, #6
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	18c3      	adds	r3, r0, r3
 8000858:	3304      	adds	r3, #4
 800085a:	601a      	str	r2, [r3, #0]
}
 800085c:	46c0      	nop			@ (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	b003      	add	sp, #12
 8000862:	bd90      	pop	{r4, r7, pc}
 8000864:	e000e100 	.word	0xe000e100
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	1e5a      	subs	r2, r3, #1
 8000878:	2380      	movs	r3, #128	@ 0x80
 800087a:	045b      	lsls	r3, r3, #17
 800087c:	429a      	cmp	r2, r3
 800087e:	d301      	bcc.n	8000884 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000880:	2301      	movs	r3, #1
 8000882:	e010      	b.n	80008a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <SysTick_Config+0x44>)
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	3a01      	subs	r2, #1
 800088a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800088c:	2301      	movs	r3, #1
 800088e:	425b      	negs	r3, r3
 8000890:	2103      	movs	r1, #3
 8000892:	0018      	movs	r0, r3
 8000894:	f7ff ff7c 	bl	8000790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000898:	4b05      	ldr	r3, [pc, #20]	@ (80008b0 <SysTick_Config+0x44>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800089e:	4b04      	ldr	r3, [pc, #16]	@ (80008b0 <SysTick_Config+0x44>)
 80008a0:	2207      	movs	r2, #7
 80008a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	0018      	movs	r0, r3
 80008a8:	46bd      	mov	sp, r7
 80008aa:	b002      	add	sp, #8
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			@ (mov r8, r8)
 80008b0:	e000e010 	.word	0xe000e010

080008b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60b9      	str	r1, [r7, #8]
 80008bc:	607a      	str	r2, [r7, #4]
 80008be:	210f      	movs	r1, #15
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	1c02      	adds	r2, r0, #0
 80008c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008c6:	68ba      	ldr	r2, [r7, #8]
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	b25b      	sxtb	r3, r3
 80008ce:	0011      	movs	r1, r2
 80008d0:	0018      	movs	r0, r3
 80008d2:	f7ff ff5d 	bl	8000790 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b004      	add	sp, #16
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	0002      	movs	r2, r0
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b25b      	sxtb	r3, r3
 80008f0:	0018      	movs	r0, r3
 80008f2:	f7ff ff33 	bl	800075c <__NVIC_EnableIRQ>
}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	b002      	add	sp, #8
 80008fc:	bd80      	pop	{r7, pc}

080008fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	b082      	sub	sp, #8
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	0018      	movs	r0, r3
 800090a:	f7ff ffaf 	bl	800086c <SysTick_Config>
 800090e:	0003      	movs	r3, r0
}
 8000910:	0018      	movs	r0, r3
 8000912:	46bd      	mov	sp, r7
 8000914:	b002      	add	sp, #8
 8000916:	bd80      	pop	{r7, pc}

08000918 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d101      	bne.n	800092e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800092a:	2301      	movs	r3, #1
 800092c:	e036      	b.n	800099c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2221      	movs	r2, #33	@ 0x21
 8000932:	2102      	movs	r1, #2
 8000934:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	4a18      	ldr	r2, [pc, #96]	@ (80009a4 <HAL_DMA_Init+0x8c>)
 8000942:	4013      	ands	r3, r2
 8000944:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800094e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800095a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	695b      	ldr	r3, [r3, #20]
 8000960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000966:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	69db      	ldr	r3, [r3, #28]
 800096c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	4313      	orrs	r3, r2
 8000972:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	68fa      	ldr	r2, [r7, #12]
 800097a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	0018      	movs	r0, r3
 8000980:	f000 f9c4 	bl	8000d0c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2200      	movs	r2, #0
 8000988:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2221      	movs	r2, #33	@ 0x21
 800098e:	2101      	movs	r1, #1
 8000990:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2220      	movs	r2, #32
 8000996:	2100      	movs	r1, #0
 8000998:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800099a:	2300      	movs	r3, #0
}
 800099c:	0018      	movs	r0, r3
 800099e:	46bd      	mov	sp, r7
 80009a0:	b004      	add	sp, #16
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	ffffc00f 	.word	0xffffc00f

080009a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
 80009b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80009b6:	2317      	movs	r3, #23
 80009b8:	18fb      	adds	r3, r7, r3
 80009ba:	2200      	movs	r2, #0
 80009bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	2220      	movs	r2, #32
 80009c2:	5c9b      	ldrb	r3, [r3, r2]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d101      	bne.n	80009cc <HAL_DMA_Start_IT+0x24>
 80009c8:	2302      	movs	r3, #2
 80009ca:	e04f      	b.n	8000a6c <HAL_DMA_Start_IT+0xc4>
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	2220      	movs	r2, #32
 80009d0:	2101      	movs	r1, #1
 80009d2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2221      	movs	r2, #33	@ 0x21
 80009d8:	5c9b      	ldrb	r3, [r3, r2]
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d13a      	bne.n	8000a56 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2221      	movs	r2, #33	@ 0x21
 80009e4:	2102      	movs	r1, #2
 80009e6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2200      	movs	r2, #0
 80009ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2101      	movs	r1, #1
 80009fa:	438a      	bics	r2, r1
 80009fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	68b9      	ldr	r1, [r7, #8]
 8000a04:	68f8      	ldr	r0, [r7, #12]
 8000a06:	f000 f954 	bl	8000cb2 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d008      	beq.n	8000a24 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	210e      	movs	r1, #14
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	e00f      	b.n	8000a44 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	210a      	movs	r1, #10
 8000a30:	430a      	orrs	r2, r1
 8000a32:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2104      	movs	r1, #4
 8000a40:	438a      	bics	r2, r1
 8000a42:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2101      	movs	r1, #1
 8000a50:	430a      	orrs	r2, r1
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	e007      	b.n	8000a66 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	2220      	movs	r2, #32
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000a5e:	2317      	movs	r3, #23
 8000a60:	18fb      	adds	r3, r7, r3
 8000a62:	2202      	movs	r2, #2
 8000a64:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000a66:	2317      	movs	r3, #23
 8000a68:	18fb      	adds	r3, r7, r3
 8000a6a:	781b      	ldrb	r3, [r3, #0]
}
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b006      	add	sp, #24
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2221      	movs	r2, #33	@ 0x21
 8000a80:	5c9b      	ldrb	r3, [r3, r2]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d008      	beq.n	8000a9a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2204      	movs	r2, #4
 8000a8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2220      	movs	r2, #32
 8000a92:	2100      	movs	r1, #0
 8000a94:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
 8000a98:	e020      	b.n	8000adc <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	210e      	movs	r1, #14
 8000aa6:	438a      	bics	r2, r1
 8000aa8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	438a      	bics	r2, r1
 8000ab8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	4091      	lsls	r1, r2
 8000ac6:	000a      	movs	r2, r1
 8000ac8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2221      	movs	r2, #33	@ 0x21
 8000ace:	2101      	movs	r1, #1
 8000ad0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2220      	movs	r2, #32
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	0018      	movs	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b002      	add	sp, #8
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aec:	210f      	movs	r1, #15
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2221      	movs	r2, #33	@ 0x21
 8000af8:	5c9b      	ldrb	r3, [r3, r2]
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d006      	beq.n	8000b0e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2204      	movs	r2, #4
 8000b04:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2201      	movs	r2, #1
 8000b0a:	701a      	strb	r2, [r3, #0]
 8000b0c:	e028      	b.n	8000b60 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	210e      	movs	r1, #14
 8000b1a:	438a      	bics	r2, r1
 8000b1c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2101      	movs	r1, #1
 8000b2a:	438a      	bics	r2, r1
 8000b2c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b36:	2101      	movs	r1, #1
 8000b38:	4091      	lsls	r1, r2
 8000b3a:	000a      	movs	r2, r1
 8000b3c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2221      	movs	r2, #33	@ 0x21
 8000b42:	2101      	movs	r1, #1
 8000b44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2220      	movs	r2, #32
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d004      	beq.n	8000b60 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	0010      	movs	r0, r2
 8000b5e:	4798      	blx	r3
    }
  }
  return status;
 8000b60:	230f      	movs	r3, #15
 8000b62:	18fb      	adds	r3, r7, r3
 8000b64:	781b      	ldrb	r3, [r3, #0]
}
 8000b66:	0018      	movs	r0, r3
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b004      	add	sp, #16
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b084      	sub	sp, #16
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	409a      	lsls	r2, r3
 8000b8e:	0013      	movs	r3, r2
 8000b90:	68fa      	ldr	r2, [r7, #12]
 8000b92:	4013      	ands	r3, r2
 8000b94:	d024      	beq.n	8000be0 <HAL_DMA_IRQHandler+0x72>
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	2204      	movs	r2, #4
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	d020      	beq.n	8000be0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2220      	movs	r2, #32
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	d107      	bne.n	8000bba <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2104      	movs	r1, #4
 8000bb6:	438a      	bics	r2, r1
 8000bb8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bc2:	2104      	movs	r1, #4
 8000bc4:	4091      	lsls	r1, r2
 8000bc6:	000a      	movs	r2, r1
 8000bc8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d100      	bne.n	8000bd4 <HAL_DMA_IRQHandler+0x66>
 8000bd2:	e06a      	b.n	8000caa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	0010      	movs	r0, r2
 8000bdc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000bde:	e064      	b.n	8000caa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be4:	2202      	movs	r2, #2
 8000be6:	409a      	lsls	r2, r3
 8000be8:	0013      	movs	r3, r2
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	4013      	ands	r3, r2
 8000bee:	d02b      	beq.n	8000c48 <HAL_DMA_IRQHandler+0xda>
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	d027      	beq.n	8000c48 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2220      	movs	r2, #32
 8000c00:	4013      	ands	r3, r2
 8000c02:	d10b      	bne.n	8000c1c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	210a      	movs	r1, #10
 8000c10:	438a      	bics	r2, r1
 8000c12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2221      	movs	r2, #33	@ 0x21
 8000c18:	2101      	movs	r1, #1
 8000c1a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c24:	2102      	movs	r1, #2
 8000c26:	4091      	lsls	r1, r2
 8000c28:	000a      	movs	r2, r1
 8000c2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2220      	movs	r2, #32
 8000c30:	2100      	movs	r1, #0
 8000c32:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d036      	beq.n	8000caa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	0010      	movs	r0, r2
 8000c44:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000c46:	e030      	b.n	8000caa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4c:	2208      	movs	r2, #8
 8000c4e:	409a      	lsls	r2, r3
 8000c50:	0013      	movs	r3, r2
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	4013      	ands	r3, r2
 8000c56:	d028      	beq.n	8000caa <HAL_DMA_IRQHandler+0x13c>
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	2208      	movs	r2, #8
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	d024      	beq.n	8000caa <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	210e      	movs	r1, #14
 8000c6c:	438a      	bics	r2, r1
 8000c6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c78:	2101      	movs	r1, #1
 8000c7a:	4091      	lsls	r1, r2
 8000c7c:	000a      	movs	r2, r1
 8000c7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2201      	movs	r2, #1
 8000c84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2221      	movs	r2, #33	@ 0x21
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2220      	movs	r2, #32
 8000c92:	2100      	movs	r1, #0
 8000c94:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d005      	beq.n	8000caa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	0010      	movs	r0, r2
 8000ca6:	4798      	blx	r3
    }
  }
}
 8000ca8:	e7ff      	b.n	8000caa <HAL_DMA_IRQHandler+0x13c>
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b004      	add	sp, #16
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b084      	sub	sp, #16
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	60f8      	str	r0, [r7, #12]
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cc8:	2101      	movs	r1, #1
 8000cca:	4091      	lsls	r1, r2
 8000ccc:	000a      	movs	r2, r1
 8000cce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	2b10      	cmp	r3, #16
 8000cde:	d108      	bne.n	8000cf2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	68ba      	ldr	r2, [r7, #8]
 8000cee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000cf0:	e007      	b.n	8000d02 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	60da      	str	r2, [r3, #12]
}
 8000d02:	46c0      	nop			@ (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b004      	add	sp, #16
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a08      	ldr	r2, [pc, #32]	@ (8000d3c <DMA_CalcBaseAndBitshift+0x30>)
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	4463      	add	r3, ip
 8000d1e:	2114      	movs	r1, #20
 8000d20:	0018      	movs	r0, r3
 8000d22:	f7ff f9f1 	bl	8000108 <__udivsi3>
 8000d26:	0003      	movs	r3, r0
 8000d28:	009a      	lsls	r2, r3, #2
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a03      	ldr	r2, [pc, #12]	@ (8000d40 <DMA_CalcBaseAndBitshift+0x34>)
 8000d32:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8000d34:	46c0      	nop			@ (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	bffdfff8 	.word	0xbffdfff8
 8000d40:	40020000 	.word	0x40020000

08000d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d52:	e14f      	b.n	8000ff4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2101      	movs	r1, #1
 8000d5a:	697a      	ldr	r2, [r7, #20]
 8000d5c:	4091      	lsls	r1, r2
 8000d5e:	000a      	movs	r2, r1
 8000d60:	4013      	ands	r3, r2
 8000d62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d100      	bne.n	8000d6c <HAL_GPIO_Init+0x28>
 8000d6a:	e140      	b.n	8000fee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	2203      	movs	r2, #3
 8000d72:	4013      	ands	r3, r2
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d005      	beq.n	8000d84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d130      	bne.n	8000de6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	2203      	movs	r2, #3
 8000d90:	409a      	lsls	r2, r3
 8000d92:	0013      	movs	r3, r2
 8000d94:	43da      	mvns	r2, r3
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	409a      	lsls	r2, r3
 8000da6:	0013      	movs	r3, r2
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dba:	2201      	movs	r2, #1
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	091b      	lsrs	r3, r3, #4
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	409a      	lsls	r2, r3
 8000dd8:	0013      	movs	r3, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2203      	movs	r2, #3
 8000dec:	4013      	ands	r3, r2
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d017      	beq.n	8000e22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	409a      	lsls	r2, r3
 8000e00:	0013      	movs	r3, r2
 8000e02:	43da      	mvns	r2, r3
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	4013      	ands	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	689a      	ldr	r2, [r3, #8]
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	409a      	lsls	r2, r3
 8000e14:	0013      	movs	r3, r2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	2203      	movs	r2, #3
 8000e28:	4013      	ands	r3, r2
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d123      	bne.n	8000e76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	08da      	lsrs	r2, r3, #3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	3208      	adds	r2, #8
 8000e36:	0092      	lsls	r2, r2, #2
 8000e38:	58d3      	ldr	r3, [r2, r3]
 8000e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	2207      	movs	r2, #7
 8000e40:	4013      	ands	r3, r2
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	220f      	movs	r2, #15
 8000e46:	409a      	lsls	r2, r3
 8000e48:	0013      	movs	r3, r2
 8000e4a:	43da      	mvns	r2, r3
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	691a      	ldr	r2, [r3, #16]
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	2107      	movs	r1, #7
 8000e5a:	400b      	ands	r3, r1
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	409a      	lsls	r2, r3
 8000e60:	0013      	movs	r3, r2
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	08da      	lsrs	r2, r3, #3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3208      	adds	r2, #8
 8000e70:	0092      	lsls	r2, r2, #2
 8000e72:	6939      	ldr	r1, [r7, #16]
 8000e74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	2203      	movs	r2, #3
 8000e82:	409a      	lsls	r2, r3
 8000e84:	0013      	movs	r3, r2
 8000e86:	43da      	mvns	r2, r3
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	2203      	movs	r2, #3
 8000e94:	401a      	ands	r2, r3
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	409a      	lsls	r2, r3
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685a      	ldr	r2, [r3, #4]
 8000eae:	23c0      	movs	r3, #192	@ 0xc0
 8000eb0:	029b      	lsls	r3, r3, #10
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d100      	bne.n	8000eb8 <HAL_GPIO_Init+0x174>
 8000eb6:	e09a      	b.n	8000fee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb8:	4b54      	ldr	r3, [pc, #336]	@ (800100c <HAL_GPIO_Init+0x2c8>)
 8000eba:	699a      	ldr	r2, [r3, #24]
 8000ebc:	4b53      	ldr	r3, [pc, #332]	@ (800100c <HAL_GPIO_Init+0x2c8>)
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	619a      	str	r2, [r3, #24]
 8000ec4:	4b51      	ldr	r3, [pc, #324]	@ (800100c <HAL_GPIO_Init+0x2c8>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	2201      	movs	r2, #1
 8000eca:	4013      	ands	r3, r2
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ed0:	4a4f      	ldr	r2, [pc, #316]	@ (8001010 <HAL_GPIO_Init+0x2cc>)
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	089b      	lsrs	r3, r3, #2
 8000ed6:	3302      	adds	r3, #2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	589b      	ldr	r3, [r3, r2]
 8000edc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	220f      	movs	r2, #15
 8000ee8:	409a      	lsls	r2, r3
 8000eea:	0013      	movs	r3, r2
 8000eec:	43da      	mvns	r2, r3
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	2390      	movs	r3, #144	@ 0x90
 8000ef8:	05db      	lsls	r3, r3, #23
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d013      	beq.n	8000f26 <HAL_GPIO_Init+0x1e2>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a44      	ldr	r2, [pc, #272]	@ (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d00d      	beq.n	8000f22 <HAL_GPIO_Init+0x1de>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a43      	ldr	r2, [pc, #268]	@ (8001018 <HAL_GPIO_Init+0x2d4>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d007      	beq.n	8000f1e <HAL_GPIO_Init+0x1da>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a42      	ldr	r2, [pc, #264]	@ (800101c <HAL_GPIO_Init+0x2d8>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d101      	bne.n	8000f1a <HAL_GPIO_Init+0x1d6>
 8000f16:	2303      	movs	r3, #3
 8000f18:	e006      	b.n	8000f28 <HAL_GPIO_Init+0x1e4>
 8000f1a:	2305      	movs	r3, #5
 8000f1c:	e004      	b.n	8000f28 <HAL_GPIO_Init+0x1e4>
 8000f1e:	2302      	movs	r3, #2
 8000f20:	e002      	b.n	8000f28 <HAL_GPIO_Init+0x1e4>
 8000f22:	2301      	movs	r3, #1
 8000f24:	e000      	b.n	8000f28 <HAL_GPIO_Init+0x1e4>
 8000f26:	2300      	movs	r3, #0
 8000f28:	697a      	ldr	r2, [r7, #20]
 8000f2a:	2103      	movs	r1, #3
 8000f2c:	400a      	ands	r2, r1
 8000f2e:	0092      	lsls	r2, r2, #2
 8000f30:	4093      	lsls	r3, r2
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f38:	4935      	ldr	r1, [pc, #212]	@ (8001010 <HAL_GPIO_Init+0x2cc>)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	3302      	adds	r3, #2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f46:	4b36      	ldr	r3, [pc, #216]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	43da      	mvns	r2, r3
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	4013      	ands	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	2380      	movs	r3, #128	@ 0x80
 8000f5c:	035b      	lsls	r3, r3, #13
 8000f5e:	4013      	ands	r3, r2
 8000f60:	d003      	beq.n	8000f6a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f70:	4b2b      	ldr	r3, [pc, #172]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	43da      	mvns	r2, r3
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685a      	ldr	r2, [r3, #4]
 8000f84:	2380      	movs	r3, #128	@ 0x80
 8000f86:	039b      	lsls	r3, r3, #14
 8000f88:	4013      	ands	r3, r2
 8000f8a:	d003      	beq.n	8000f94 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f94:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000f9a:	4b21      	ldr	r3, [pc, #132]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	43da      	mvns	r2, r3
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	2380      	movs	r3, #128	@ 0x80
 8000fb0:	029b      	lsls	r3, r3, #10
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d003      	beq.n	8000fbe <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fbe:	4b18      	ldr	r3, [pc, #96]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000fc4:	4b16      	ldr	r3, [pc, #88]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	43da      	mvns	r2, r3
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685a      	ldr	r2, [r3, #4]
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	025b      	lsls	r3, r3, #9
 8000fdc:	4013      	ands	r3, r2
 8000fde:	d003      	beq.n	8000fe8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8001020 <HAL_GPIO_Init+0x2dc>)
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	40da      	lsrs	r2, r3
 8000ffc:	1e13      	subs	r3, r2, #0
 8000ffe:	d000      	beq.n	8001002 <HAL_GPIO_Init+0x2be>
 8001000:	e6a8      	b.n	8000d54 <HAL_GPIO_Init+0x10>
  } 
}
 8001002:	46c0      	nop			@ (mov r8, r8)
 8001004:	46c0      	nop			@ (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	b006      	add	sp, #24
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40021000 	.word	0x40021000
 8001010:	40010000 	.word	0x40010000
 8001014:	48000400 	.word	0x48000400
 8001018:	48000800 	.word	0x48000800
 800101c:	48000c00 	.word	0x48000c00
 8001020:	40010400 	.word	0x40010400

08001024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	0008      	movs	r0, r1
 800102e:	0011      	movs	r1, r2
 8001030:	1cbb      	adds	r3, r7, #2
 8001032:	1c02      	adds	r2, r0, #0
 8001034:	801a      	strh	r2, [r3, #0]
 8001036:	1c7b      	adds	r3, r7, #1
 8001038:	1c0a      	adds	r2, r1, #0
 800103a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800103c:	1c7b      	adds	r3, r7, #1
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d004      	beq.n	800104e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001044:	1cbb      	adds	r3, r7, #2
 8001046:	881a      	ldrh	r2, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800104c:	e003      	b.n	8001056 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800104e:	1cbb      	adds	r3, r7, #2
 8001050:	881a      	ldrh	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001056:	46c0      	nop			@ (mov r8, r8)
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e301      	b.n	8001676 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2201      	movs	r2, #1
 8001078:	4013      	ands	r3, r2
 800107a:	d100      	bne.n	800107e <HAL_RCC_OscConfig+0x1e>
 800107c:	e08d      	b.n	800119a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800107e:	4bc3      	ldr	r3, [pc, #780]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	220c      	movs	r2, #12
 8001084:	4013      	ands	r3, r2
 8001086:	2b04      	cmp	r3, #4
 8001088:	d00e      	beq.n	80010a8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800108a:	4bc0      	ldr	r3, [pc, #768]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	220c      	movs	r2, #12
 8001090:	4013      	ands	r3, r2
 8001092:	2b08      	cmp	r3, #8
 8001094:	d116      	bne.n	80010c4 <HAL_RCC_OscConfig+0x64>
 8001096:	4bbd      	ldr	r3, [pc, #756]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	2380      	movs	r3, #128	@ 0x80
 800109c:	025b      	lsls	r3, r3, #9
 800109e:	401a      	ands	r2, r3
 80010a0:	2380      	movs	r3, #128	@ 0x80
 80010a2:	025b      	lsls	r3, r3, #9
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d10d      	bne.n	80010c4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a8:	4bb8      	ldr	r3, [pc, #736]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2380      	movs	r3, #128	@ 0x80
 80010ae:	029b      	lsls	r3, r3, #10
 80010b0:	4013      	ands	r3, r2
 80010b2:	d100      	bne.n	80010b6 <HAL_RCC_OscConfig+0x56>
 80010b4:	e070      	b.n	8001198 <HAL_RCC_OscConfig+0x138>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d000      	beq.n	80010c0 <HAL_RCC_OscConfig+0x60>
 80010be:	e06b      	b.n	8001198 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e2d8      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d107      	bne.n	80010dc <HAL_RCC_OscConfig+0x7c>
 80010cc:	4baf      	ldr	r3, [pc, #700]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4bae      	ldr	r3, [pc, #696]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010d2:	2180      	movs	r1, #128	@ 0x80
 80010d4:	0249      	lsls	r1, r1, #9
 80010d6:	430a      	orrs	r2, r1
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	e02f      	b.n	800113c <HAL_RCC_OscConfig+0xdc>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10c      	bne.n	80010fe <HAL_RCC_OscConfig+0x9e>
 80010e4:	4ba9      	ldr	r3, [pc, #676]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4ba8      	ldr	r3, [pc, #672]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010ea:	49a9      	ldr	r1, [pc, #676]	@ (8001390 <HAL_RCC_OscConfig+0x330>)
 80010ec:	400a      	ands	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	4ba6      	ldr	r3, [pc, #664]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4ba5      	ldr	r3, [pc, #660]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010f6:	49a7      	ldr	r1, [pc, #668]	@ (8001394 <HAL_RCC_OscConfig+0x334>)
 80010f8:	400a      	ands	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	e01e      	b.n	800113c <HAL_RCC_OscConfig+0xdc>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b05      	cmp	r3, #5
 8001104:	d10e      	bne.n	8001124 <HAL_RCC_OscConfig+0xc4>
 8001106:	4ba1      	ldr	r3, [pc, #644]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	4ba0      	ldr	r3, [pc, #640]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800110c:	2180      	movs	r1, #128	@ 0x80
 800110e:	02c9      	lsls	r1, r1, #11
 8001110:	430a      	orrs	r2, r1
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	4b9d      	ldr	r3, [pc, #628]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b9c      	ldr	r3, [pc, #624]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800111a:	2180      	movs	r1, #128	@ 0x80
 800111c:	0249      	lsls	r1, r1, #9
 800111e:	430a      	orrs	r2, r1
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	e00b      	b.n	800113c <HAL_RCC_OscConfig+0xdc>
 8001124:	4b99      	ldr	r3, [pc, #612]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b98      	ldr	r3, [pc, #608]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800112a:	4999      	ldr	r1, [pc, #612]	@ (8001390 <HAL_RCC_OscConfig+0x330>)
 800112c:	400a      	ands	r2, r1
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	4b96      	ldr	r3, [pc, #600]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b95      	ldr	r3, [pc, #596]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001136:	4997      	ldr	r1, [pc, #604]	@ (8001394 <HAL_RCC_OscConfig+0x334>)
 8001138:	400a      	ands	r2, r1
 800113a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d014      	beq.n	800116e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001144:	f7ff fb00 	bl	8000748 <HAL_GetTick>
 8001148:	0003      	movs	r3, r0
 800114a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800114e:	f7ff fafb 	bl	8000748 <HAL_GetTick>
 8001152:	0002      	movs	r2, r0
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b64      	cmp	r3, #100	@ 0x64
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e28a      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001160:	4b8a      	ldr	r3, [pc, #552]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	2380      	movs	r3, #128	@ 0x80
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	4013      	ands	r3, r2
 800116a:	d0f0      	beq.n	800114e <HAL_RCC_OscConfig+0xee>
 800116c:	e015      	b.n	800119a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff faeb 	bl	8000748 <HAL_GetTick>
 8001172:	0003      	movs	r3, r0
 8001174:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fae6 	bl	8000748 <HAL_GetTick>
 800117c:	0002      	movs	r2, r0
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	@ 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e275      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118a:	4b80      	ldr	r3, [pc, #512]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	2380      	movs	r3, #128	@ 0x80
 8001190:	029b      	lsls	r3, r3, #10
 8001192:	4013      	ands	r3, r2
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x118>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2202      	movs	r2, #2
 80011a0:	4013      	ands	r3, r2
 80011a2:	d100      	bne.n	80011a6 <HAL_RCC_OscConfig+0x146>
 80011a4:	e069      	b.n	800127a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011a6:	4b79      	ldr	r3, [pc, #484]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	220c      	movs	r2, #12
 80011ac:	4013      	ands	r3, r2
 80011ae:	d00b      	beq.n	80011c8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011b0:	4b76      	ldr	r3, [pc, #472]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	220c      	movs	r2, #12
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b08      	cmp	r3, #8
 80011ba:	d11c      	bne.n	80011f6 <HAL_RCC_OscConfig+0x196>
 80011bc:	4b73      	ldr	r3, [pc, #460]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	025b      	lsls	r3, r3, #9
 80011c4:	4013      	ands	r3, r2
 80011c6:	d116      	bne.n	80011f6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c8:	4b70      	ldr	r3, [pc, #448]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2202      	movs	r2, #2
 80011ce:	4013      	ands	r3, r2
 80011d0:	d005      	beq.n	80011de <HAL_RCC_OscConfig+0x17e>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d001      	beq.n	80011de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e24b      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011de:	4b6b      	ldr	r3, [pc, #428]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	22f8      	movs	r2, #248	@ 0xf8
 80011e4:	4393      	bics	r3, r2
 80011e6:	0019      	movs	r1, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	00da      	lsls	r2, r3, #3
 80011ee:	4b67      	ldr	r3, [pc, #412]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011f0:	430a      	orrs	r2, r1
 80011f2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f4:	e041      	b.n	800127a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d024      	beq.n	8001248 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011fe:	4b63      	ldr	r3, [pc, #396]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b62      	ldr	r3, [pc, #392]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001204:	2101      	movs	r1, #1
 8001206:	430a      	orrs	r2, r1
 8001208:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120a:	f7ff fa9d 	bl	8000748 <HAL_GetTick>
 800120e:	0003      	movs	r3, r0
 8001210:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001214:	f7ff fa98 	bl	8000748 <HAL_GetTick>
 8001218:	0002      	movs	r2, r0
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e227      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001226:	4b59      	ldr	r3, [pc, #356]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2202      	movs	r2, #2
 800122c:	4013      	ands	r3, r2
 800122e:	d0f1      	beq.n	8001214 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001230:	4b56      	ldr	r3, [pc, #344]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	22f8      	movs	r2, #248	@ 0xf8
 8001236:	4393      	bics	r3, r2
 8001238:	0019      	movs	r1, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00da      	lsls	r2, r3, #3
 8001240:	4b52      	ldr	r3, [pc, #328]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001242:	430a      	orrs	r2, r1
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	e018      	b.n	800127a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001248:	4b50      	ldr	r3, [pc, #320]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b4f      	ldr	r3, [pc, #316]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800124e:	2101      	movs	r1, #1
 8001250:	438a      	bics	r2, r1
 8001252:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff fa78 	bl	8000748 <HAL_GetTick>
 8001258:	0003      	movs	r3, r0
 800125a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125e:	f7ff fa73 	bl	8000748 <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e202      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001270:	4b46      	ldr	r3, [pc, #280]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2202      	movs	r2, #2
 8001276:	4013      	ands	r3, r2
 8001278:	d1f1      	bne.n	800125e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2208      	movs	r2, #8
 8001280:	4013      	ands	r3, r2
 8001282:	d036      	beq.n	80012f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d019      	beq.n	80012c0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800128c:	4b3f      	ldr	r3, [pc, #252]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800128e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001290:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001292:	2101      	movs	r1, #1
 8001294:	430a      	orrs	r2, r1
 8001296:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001298:	f7ff fa56 	bl	8000748 <HAL_GetTick>
 800129c:	0003      	movs	r3, r0
 800129e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a0:	e008      	b.n	80012b4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012a2:	f7ff fa51 	bl	8000748 <HAL_GetTick>
 80012a6:	0002      	movs	r2, r0
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e1e0      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012b4:	4b35      	ldr	r3, [pc, #212]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b8:	2202      	movs	r2, #2
 80012ba:	4013      	ands	r3, r2
 80012bc:	d0f1      	beq.n	80012a2 <HAL_RCC_OscConfig+0x242>
 80012be:	e018      	b.n	80012f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c0:	4b32      	ldr	r3, [pc, #200]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012c4:	4b31      	ldr	r3, [pc, #196]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012c6:	2101      	movs	r1, #1
 80012c8:	438a      	bics	r2, r1
 80012ca:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012cc:	f7ff fa3c 	bl	8000748 <HAL_GetTick>
 80012d0:	0003      	movs	r3, r0
 80012d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d4:	e008      	b.n	80012e8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d6:	f7ff fa37 	bl	8000748 <HAL_GetTick>
 80012da:	0002      	movs	r2, r0
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d901      	bls.n	80012e8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e1c6      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e8:	4b28      	ldr	r3, [pc, #160]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ec:	2202      	movs	r2, #2
 80012ee:	4013      	ands	r3, r2
 80012f0:	d1f1      	bne.n	80012d6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2204      	movs	r2, #4
 80012f8:	4013      	ands	r3, r2
 80012fa:	d100      	bne.n	80012fe <HAL_RCC_OscConfig+0x29e>
 80012fc:	e0b4      	b.n	8001468 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012fe:	201f      	movs	r0, #31
 8001300:	183b      	adds	r3, r7, r0
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001306:	4b21      	ldr	r3, [pc, #132]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001308:	69da      	ldr	r2, [r3, #28]
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	055b      	lsls	r3, r3, #21
 800130e:	4013      	ands	r3, r2
 8001310:	d110      	bne.n	8001334 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001314:	69da      	ldr	r2, [r3, #28]
 8001316:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001318:	2180      	movs	r1, #128	@ 0x80
 800131a:	0549      	lsls	r1, r1, #21
 800131c:	430a      	orrs	r2, r1
 800131e:	61da      	str	r2, [r3, #28]
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001322:	69da      	ldr	r2, [r3, #28]
 8001324:	2380      	movs	r3, #128	@ 0x80
 8001326:	055b      	lsls	r3, r3, #21
 8001328:	4013      	ands	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800132e:	183b      	adds	r3, r7, r0
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001334:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	2380      	movs	r3, #128	@ 0x80
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	4013      	ands	r3, r2
 800133e:	d11a      	bne.n	8001376 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001340:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 8001346:	2180      	movs	r1, #128	@ 0x80
 8001348:	0049      	lsls	r1, r1, #1
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800134e:	f7ff f9fb 	bl	8000748 <HAL_GetTick>
 8001352:	0003      	movs	r3, r0
 8001354:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001358:	f7ff f9f6 	bl	8000748 <HAL_GetTick>
 800135c:	0002      	movs	r2, r0
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	@ 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e185      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800136a:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	2380      	movs	r3, #128	@ 0x80
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	4013      	ands	r3, r2
 8001374:	d0f0      	beq.n	8001358 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d10e      	bne.n	800139c <HAL_RCC_OscConfig+0x33c>
 800137e:	4b03      	ldr	r3, [pc, #12]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001380:	6a1a      	ldr	r2, [r3, #32]
 8001382:	4b02      	ldr	r3, [pc, #8]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001384:	2101      	movs	r1, #1
 8001386:	430a      	orrs	r2, r1
 8001388:	621a      	str	r2, [r3, #32]
 800138a:	e035      	b.n	80013f8 <HAL_RCC_OscConfig+0x398>
 800138c:	40021000 	.word	0x40021000
 8001390:	fffeffff 	.word	0xfffeffff
 8001394:	fffbffff 	.word	0xfffbffff
 8001398:	40007000 	.word	0x40007000
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d10c      	bne.n	80013be <HAL_RCC_OscConfig+0x35e>
 80013a4:	4bb6      	ldr	r3, [pc, #728]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013a6:	6a1a      	ldr	r2, [r3, #32]
 80013a8:	4bb5      	ldr	r3, [pc, #724]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013aa:	2101      	movs	r1, #1
 80013ac:	438a      	bics	r2, r1
 80013ae:	621a      	str	r2, [r3, #32]
 80013b0:	4bb3      	ldr	r3, [pc, #716]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013b2:	6a1a      	ldr	r2, [r3, #32]
 80013b4:	4bb2      	ldr	r3, [pc, #712]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013b6:	2104      	movs	r1, #4
 80013b8:	438a      	bics	r2, r1
 80013ba:	621a      	str	r2, [r3, #32]
 80013bc:	e01c      	b.n	80013f8 <HAL_RCC_OscConfig+0x398>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	2b05      	cmp	r3, #5
 80013c4:	d10c      	bne.n	80013e0 <HAL_RCC_OscConfig+0x380>
 80013c6:	4bae      	ldr	r3, [pc, #696]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	4bad      	ldr	r3, [pc, #692]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013cc:	2104      	movs	r1, #4
 80013ce:	430a      	orrs	r2, r1
 80013d0:	621a      	str	r2, [r3, #32]
 80013d2:	4bab      	ldr	r3, [pc, #684]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013d4:	6a1a      	ldr	r2, [r3, #32]
 80013d6:	4baa      	ldr	r3, [pc, #680]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013d8:	2101      	movs	r1, #1
 80013da:	430a      	orrs	r2, r1
 80013dc:	621a      	str	r2, [r3, #32]
 80013de:	e00b      	b.n	80013f8 <HAL_RCC_OscConfig+0x398>
 80013e0:	4ba7      	ldr	r3, [pc, #668]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013e2:	6a1a      	ldr	r2, [r3, #32]
 80013e4:	4ba6      	ldr	r3, [pc, #664]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013e6:	2101      	movs	r1, #1
 80013e8:	438a      	bics	r2, r1
 80013ea:	621a      	str	r2, [r3, #32]
 80013ec:	4ba4      	ldr	r3, [pc, #656]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013ee:	6a1a      	ldr	r2, [r3, #32]
 80013f0:	4ba3      	ldr	r3, [pc, #652]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013f2:	2104      	movs	r1, #4
 80013f4:	438a      	bics	r2, r1
 80013f6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d014      	beq.n	800142a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001400:	f7ff f9a2 	bl	8000748 <HAL_GetTick>
 8001404:	0003      	movs	r3, r0
 8001406:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001408:	e009      	b.n	800141e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140a:	f7ff f99d 	bl	8000748 <HAL_GetTick>
 800140e:	0002      	movs	r2, r0
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	4a9b      	ldr	r2, [pc, #620]	@ (8001684 <HAL_RCC_OscConfig+0x624>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e12b      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800141e:	4b98      	ldr	r3, [pc, #608]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	2202      	movs	r2, #2
 8001424:	4013      	ands	r3, r2
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x3aa>
 8001428:	e013      	b.n	8001452 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142a:	f7ff f98d 	bl	8000748 <HAL_GetTick>
 800142e:	0003      	movs	r3, r0
 8001430:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001432:	e009      	b.n	8001448 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001434:	f7ff f988 	bl	8000748 <HAL_GetTick>
 8001438:	0002      	movs	r2, r0
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	4a91      	ldr	r2, [pc, #580]	@ (8001684 <HAL_RCC_OscConfig+0x624>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e116      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001448:	4b8d      	ldr	r3, [pc, #564]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	2202      	movs	r2, #2
 800144e:	4013      	ands	r3, r2
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001452:	231f      	movs	r3, #31
 8001454:	18fb      	adds	r3, r7, r3
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d105      	bne.n	8001468 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800145c:	4b88      	ldr	r3, [pc, #544]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800145e:	69da      	ldr	r2, [r3, #28]
 8001460:	4b87      	ldr	r3, [pc, #540]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001462:	4989      	ldr	r1, [pc, #548]	@ (8001688 <HAL_RCC_OscConfig+0x628>)
 8001464:	400a      	ands	r2, r1
 8001466:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2210      	movs	r2, #16
 800146e:	4013      	ands	r3, r2
 8001470:	d063      	beq.n	800153a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d12a      	bne.n	80014d0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800147a:	4b81      	ldr	r3, [pc, #516]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800147c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800147e:	4b80      	ldr	r3, [pc, #512]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001480:	2104      	movs	r1, #4
 8001482:	430a      	orrs	r2, r1
 8001484:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001486:	4b7e      	ldr	r3, [pc, #504]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001488:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800148a:	4b7d      	ldr	r3, [pc, #500]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800148c:	2101      	movs	r1, #1
 800148e:	430a      	orrs	r2, r1
 8001490:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001492:	f7ff f959 	bl	8000748 <HAL_GetTick>
 8001496:	0003      	movs	r3, r0
 8001498:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800149c:	f7ff f954 	bl	8000748 <HAL_GetTick>
 80014a0:	0002      	movs	r2, r0
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e0e3      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80014ae:	4b74      	ldr	r3, [pc, #464]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b2:	2202      	movs	r2, #2
 80014b4:	4013      	ands	r3, r2
 80014b6:	d0f1      	beq.n	800149c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014b8:	4b71      	ldr	r3, [pc, #452]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014bc:	22f8      	movs	r2, #248	@ 0xf8
 80014be:	4393      	bics	r3, r2
 80014c0:	0019      	movs	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	00da      	lsls	r2, r3, #3
 80014c8:	4b6d      	ldr	r3, [pc, #436]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014ca:	430a      	orrs	r2, r1
 80014cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80014ce:	e034      	b.n	800153a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	3305      	adds	r3, #5
 80014d6:	d111      	bne.n	80014fc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80014d8:	4b69      	ldr	r3, [pc, #420]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014dc:	4b68      	ldr	r3, [pc, #416]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014de:	2104      	movs	r1, #4
 80014e0:	438a      	bics	r2, r1
 80014e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014e4:	4b66      	ldr	r3, [pc, #408]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e8:	22f8      	movs	r2, #248	@ 0xf8
 80014ea:	4393      	bics	r3, r2
 80014ec:	0019      	movs	r1, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	00da      	lsls	r2, r3, #3
 80014f4:	4b62      	ldr	r3, [pc, #392]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014f6:	430a      	orrs	r2, r1
 80014f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80014fa:	e01e      	b.n	800153a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014fc:	4b60      	ldr	r3, [pc, #384]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001500:	4b5f      	ldr	r3, [pc, #380]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001502:	2104      	movs	r1, #4
 8001504:	430a      	orrs	r2, r1
 8001506:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001508:	4b5d      	ldr	r3, [pc, #372]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800150a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800150c:	4b5c      	ldr	r3, [pc, #368]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800150e:	2101      	movs	r1, #1
 8001510:	438a      	bics	r2, r1
 8001512:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001514:	f7ff f918 	bl	8000748 <HAL_GetTick>
 8001518:	0003      	movs	r3, r0
 800151a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800151e:	f7ff f913 	bl	8000748 <HAL_GetTick>
 8001522:	0002      	movs	r2, r0
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e0a2      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001530:	4b53      	ldr	r3, [pc, #332]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001534:	2202      	movs	r2, #2
 8001536:	4013      	ands	r3, r2
 8001538:	d1f1      	bne.n	800151e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d100      	bne.n	8001544 <HAL_RCC_OscConfig+0x4e4>
 8001542:	e097      	b.n	8001674 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001544:	4b4e      	ldr	r3, [pc, #312]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	220c      	movs	r2, #12
 800154a:	4013      	ands	r3, r2
 800154c:	2b08      	cmp	r3, #8
 800154e:	d100      	bne.n	8001552 <HAL_RCC_OscConfig+0x4f2>
 8001550:	e06b      	b.n	800162a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	2b02      	cmp	r3, #2
 8001558:	d14c      	bne.n	80015f4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800155a:	4b49      	ldr	r3, [pc, #292]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	4b48      	ldr	r3, [pc, #288]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001560:	494a      	ldr	r1, [pc, #296]	@ (800168c <HAL_RCC_OscConfig+0x62c>)
 8001562:	400a      	ands	r2, r1
 8001564:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001566:	f7ff f8ef 	bl	8000748 <HAL_GetTick>
 800156a:	0003      	movs	r3, r0
 800156c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001570:	f7ff f8ea 	bl	8000748 <HAL_GetTick>
 8001574:	0002      	movs	r2, r0
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e079      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001582:	4b3f      	ldr	r3, [pc, #252]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	2380      	movs	r3, #128	@ 0x80
 8001588:	049b      	lsls	r3, r3, #18
 800158a:	4013      	ands	r3, r2
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158e:	4b3c      	ldr	r3, [pc, #240]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001592:	220f      	movs	r2, #15
 8001594:	4393      	bics	r3, r2
 8001596:	0019      	movs	r1, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800159c:	4b38      	ldr	r3, [pc, #224]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800159e:	430a      	orrs	r2, r1
 80015a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015a2:	4b37      	ldr	r3, [pc, #220]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4a3a      	ldr	r2, [pc, #232]	@ (8001690 <HAL_RCC_OscConfig+0x630>)
 80015a8:	4013      	ands	r3, r2
 80015aa:	0019      	movs	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b4:	431a      	orrs	r2, r3
 80015b6:	4b32      	ldr	r3, [pc, #200]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015b8:	430a      	orrs	r2, r1
 80015ba:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015bc:	4b30      	ldr	r3, [pc, #192]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015c2:	2180      	movs	r1, #128	@ 0x80
 80015c4:	0449      	lsls	r1, r1, #17
 80015c6:	430a      	orrs	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ca:	f7ff f8bd 	bl	8000748 <HAL_GetTick>
 80015ce:	0003      	movs	r3, r0
 80015d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d4:	f7ff f8b8 	bl	8000748 <HAL_GetTick>
 80015d8:	0002      	movs	r2, r0
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e047      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e6:	4b26      	ldr	r3, [pc, #152]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	2380      	movs	r3, #128	@ 0x80
 80015ec:	049b      	lsls	r3, r3, #18
 80015ee:	4013      	ands	r3, r2
 80015f0:	d0f0      	beq.n	80015d4 <HAL_RCC_OscConfig+0x574>
 80015f2:	e03f      	b.n	8001674 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015fa:	4924      	ldr	r1, [pc, #144]	@ (800168c <HAL_RCC_OscConfig+0x62c>)
 80015fc:	400a      	ands	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001600:	f7ff f8a2 	bl	8000748 <HAL_GetTick>
 8001604:	0003      	movs	r3, r0
 8001606:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800160a:	f7ff f89d 	bl	8000748 <HAL_GetTick>
 800160e:	0002      	movs	r2, r0
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e02c      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800161c:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	2380      	movs	r3, #128	@ 0x80
 8001622:	049b      	lsls	r3, r3, #18
 8001624:	4013      	ands	r3, r2
 8001626:	d1f0      	bne.n	800160a <HAL_RCC_OscConfig+0x5aa>
 8001628:	e024      	b.n	8001674 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a1b      	ldr	r3, [r3, #32]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e01f      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001636:	4b12      	ldr	r3, [pc, #72]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800163c:	4b10      	ldr	r3, [pc, #64]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800163e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001640:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	2380      	movs	r3, #128	@ 0x80
 8001646:	025b      	lsls	r3, r3, #9
 8001648:	401a      	ands	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800164e:	429a      	cmp	r2, r3
 8001650:	d10e      	bne.n	8001670 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	220f      	movs	r2, #15
 8001656:	401a      	ands	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800165c:	429a      	cmp	r2, r3
 800165e:	d107      	bne.n	8001670 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	23f0      	movs	r3, #240	@ 0xf0
 8001664:	039b      	lsls	r3, r3, #14
 8001666:	401a      	ands	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	0018      	movs	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	b008      	add	sp, #32
 800167c:	bd80      	pop	{r7, pc}
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	40021000 	.word	0x40021000
 8001684:	00001388 	.word	0x00001388
 8001688:	efffffff 	.word	0xefffffff
 800168c:	feffffff 	.word	0xfeffffff
 8001690:	ffc2ffff 	.word	0xffc2ffff

08001694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e0b3      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4b5b      	ldr	r3, [pc, #364]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4013      	ands	r3, r2
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d911      	bls.n	80016da <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b58      	ldr	r3, [pc, #352]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	4393      	bics	r3, r2
 80016be:	0019      	movs	r1, r3
 80016c0:	4b55      	ldr	r3, [pc, #340]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	430a      	orrs	r2, r1
 80016c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c8:	4b53      	ldr	r3, [pc, #332]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2201      	movs	r2, #1
 80016ce:	4013      	ands	r3, r2
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d001      	beq.n	80016da <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e09a      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2202      	movs	r2, #2
 80016e0:	4013      	ands	r3, r2
 80016e2:	d015      	beq.n	8001710 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2204      	movs	r2, #4
 80016ea:	4013      	ands	r3, r2
 80016ec:	d006      	beq.n	80016fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016ee:	4b4b      	ldr	r3, [pc, #300]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4b4a      	ldr	r3, [pc, #296]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80016f4:	21e0      	movs	r1, #224	@ 0xe0
 80016f6:	00c9      	lsls	r1, r1, #3
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fc:	4b47      	ldr	r3, [pc, #284]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	22f0      	movs	r2, #240	@ 0xf0
 8001702:	4393      	bics	r3, r2
 8001704:	0019      	movs	r1, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	4b44      	ldr	r3, [pc, #272]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800170c:	430a      	orrs	r2, r1
 800170e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2201      	movs	r2, #1
 8001716:	4013      	ands	r3, r2
 8001718:	d040      	beq.n	800179c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001722:	4b3e      	ldr	r3, [pc, #248]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	@ 0x80
 8001728:	029b      	lsls	r3, r3, #10
 800172a:	4013      	ands	r3, r2
 800172c:	d114      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e06e      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173a:	4b38      	ldr	r3, [pc, #224]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	049b      	lsls	r3, r3, #18
 8001742:	4013      	ands	r3, r2
 8001744:	d108      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e062      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174a:	4b34      	ldr	r3, [pc, #208]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2202      	movs	r2, #2
 8001750:	4013      	ands	r3, r2
 8001752:	d101      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e05b      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001758:	4b30      	ldr	r3, [pc, #192]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2203      	movs	r2, #3
 800175e:	4393      	bics	r3, r2
 8001760:	0019      	movs	r1, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	4b2d      	ldr	r3, [pc, #180]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 8001768:	430a      	orrs	r2, r1
 800176a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800176c:	f7fe ffec 	bl	8000748 <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001774:	e009      	b.n	800178a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001776:	f7fe ffe7 	bl	8000748 <HAL_GetTick>
 800177a:	0002      	movs	r2, r0
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	4a27      	ldr	r2, [pc, #156]	@ (8001820 <HAL_RCC_ClockConfig+0x18c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d901      	bls.n	800178a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e042      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	4b24      	ldr	r3, [pc, #144]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	220c      	movs	r2, #12
 8001790:	401a      	ands	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	429a      	cmp	r2, r3
 800179a:	d1ec      	bne.n	8001776 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800179c:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2201      	movs	r2, #1
 80017a2:	4013      	ands	r3, r2
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d211      	bcs.n	80017ce <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2201      	movs	r2, #1
 80017b0:	4393      	bics	r3, r2
 80017b2:	0019      	movs	r1, r3
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017bc:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2201      	movs	r2, #1
 80017c2:	4013      	ands	r3, r2
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d001      	beq.n	80017ce <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e020      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2204      	movs	r2, #4
 80017d4:	4013      	ands	r3, r2
 80017d6:	d009      	beq.n	80017ec <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017d8:	4b10      	ldr	r3, [pc, #64]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4a11      	ldr	r2, [pc, #68]	@ (8001824 <HAL_RCC_ClockConfig+0x190>)
 80017de:	4013      	ands	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68da      	ldr	r2, [r3, #12]
 80017e6:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80017e8:	430a      	orrs	r2, r1
 80017ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017ec:	f000 f820 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 80017f0:	0001      	movs	r1, r0
 80017f2:	4b0a      	ldr	r3, [pc, #40]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	220f      	movs	r2, #15
 80017fa:	4013      	ands	r3, r2
 80017fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <HAL_RCC_ClockConfig+0x194>)
 80017fe:	5cd3      	ldrb	r3, [r2, r3]
 8001800:	000a      	movs	r2, r1
 8001802:	40da      	lsrs	r2, r3
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <HAL_RCC_ClockConfig+0x198>)
 8001806:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001808:	2003      	movs	r0, #3
 800180a:	f7fe ff57 	bl	80006bc <HAL_InitTick>
  
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	0018      	movs	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	b004      	add	sp, #16
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40022000 	.word	0x40022000
 800181c:	40021000 	.word	0x40021000
 8001820:	00001388 	.word	0x00001388
 8001824:	fffff8ff 	.word	0xfffff8ff
 8001828:	08002d98 	.word	0x08002d98
 800182c:	20000000 	.word	0x20000000

08001830 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	2300      	movs	r3, #0
 8001844:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800184a:	4b20      	ldr	r3, [pc, #128]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	220c      	movs	r2, #12
 8001854:	4013      	ands	r3, r2
 8001856:	2b04      	cmp	r3, #4
 8001858:	d002      	beq.n	8001860 <HAL_RCC_GetSysClockFreq+0x30>
 800185a:	2b08      	cmp	r3, #8
 800185c:	d003      	beq.n	8001866 <HAL_RCC_GetSysClockFreq+0x36>
 800185e:	e02c      	b.n	80018ba <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001860:	4b1b      	ldr	r3, [pc, #108]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001862:	613b      	str	r3, [r7, #16]
      break;
 8001864:	e02c      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	0c9b      	lsrs	r3, r3, #18
 800186a:	220f      	movs	r2, #15
 800186c:	4013      	ands	r3, r2
 800186e:	4a19      	ldr	r2, [pc, #100]	@ (80018d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001870:	5cd3      	ldrb	r3, [r2, r3]
 8001872:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001874:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001878:	220f      	movs	r2, #15
 800187a:	4013      	ands	r3, r2
 800187c:	4a16      	ldr	r2, [pc, #88]	@ (80018d8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800187e:	5cd3      	ldrb	r3, [r2, r3]
 8001880:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	2380      	movs	r3, #128	@ 0x80
 8001886:	025b      	lsls	r3, r3, #9
 8001888:	4013      	ands	r3, r2
 800188a:	d009      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800188c:	68b9      	ldr	r1, [r7, #8]
 800188e:	4810      	ldr	r0, [pc, #64]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001890:	f7fe fc3a 	bl	8000108 <__udivsi3>
 8001894:	0003      	movs	r3, r0
 8001896:	001a      	movs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4353      	muls	r3, r2
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	e009      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	000a      	movs	r2, r1
 80018a4:	0152      	lsls	r2, r2, #5
 80018a6:	1a52      	subs	r2, r2, r1
 80018a8:	0193      	lsls	r3, r2, #6
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	185b      	adds	r3, r3, r1
 80018b0:	021b      	lsls	r3, r3, #8
 80018b2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	613b      	str	r3, [r7, #16]
      break;
 80018b8:	e002      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018ba:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80018bc:	613b      	str	r3, [r7, #16]
      break;
 80018be:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80018c0:	693b      	ldr	r3, [r7, #16]
}
 80018c2:	0018      	movs	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b006      	add	sp, #24
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	40021000 	.word	0x40021000
 80018d0:	007a1200 	.word	0x007a1200
 80018d4:	08002db0 	.word	0x08002db0
 80018d8:	08002dc0 	.word	0x08002dc0

080018dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018e0:	4b02      	ldr	r3, [pc, #8]	@ (80018ec <HAL_RCC_GetHCLKFreq+0x10>)
 80018e2:	681b      	ldr	r3, [r3, #0]
}
 80018e4:	0018      	movs	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	20000000 	.word	0x20000000

080018f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80018f4:	f7ff fff2 	bl	80018dc <HAL_RCC_GetHCLKFreq>
 80018f8:	0001      	movs	r1, r0
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	0a1b      	lsrs	r3, r3, #8
 8001900:	2207      	movs	r2, #7
 8001902:	4013      	ands	r3, r2
 8001904:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001906:	5cd3      	ldrb	r3, [r2, r3]
 8001908:	40d9      	lsrs	r1, r3
 800190a:	000b      	movs	r3, r1
}    
 800190c:	0018      	movs	r0, r3
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	40021000 	.word	0x40021000
 8001918:	08002da8 	.word	0x08002da8

0800191c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	@ 0x80
 8001932:	025b      	lsls	r3, r3, #9
 8001934:	4013      	ands	r3, r2
 8001936:	d100      	bne.n	800193a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001938:	e08e      	b.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800193a:	2017      	movs	r0, #23
 800193c:	183b      	adds	r3, r7, r0
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001942:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001944:	69da      	ldr	r2, [r3, #28]
 8001946:	2380      	movs	r3, #128	@ 0x80
 8001948:	055b      	lsls	r3, r3, #21
 800194a:	4013      	ands	r3, r2
 800194c:	d110      	bne.n	8001970 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800194e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001950:	69da      	ldr	r2, [r3, #28]
 8001952:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001954:	2180      	movs	r1, #128	@ 0x80
 8001956:	0549      	lsls	r1, r1, #21
 8001958:	430a      	orrs	r2, r1
 800195a:	61da      	str	r2, [r3, #28]
 800195c:	4b58      	ldr	r3, [pc, #352]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800195e:	69da      	ldr	r2, [r3, #28]
 8001960:	2380      	movs	r3, #128	@ 0x80
 8001962:	055b      	lsls	r3, r3, #21
 8001964:	4013      	ands	r3, r2
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800196a:	183b      	adds	r3, r7, r0
 800196c:	2201      	movs	r2, #1
 800196e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001970:	4b54      	ldr	r3, [pc, #336]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	2380      	movs	r3, #128	@ 0x80
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	4013      	ands	r3, r2
 800197a:	d11a      	bne.n	80019b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800197c:	4b51      	ldr	r3, [pc, #324]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b50      	ldr	r3, [pc, #320]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001982:	2180      	movs	r1, #128	@ 0x80
 8001984:	0049      	lsls	r1, r1, #1
 8001986:	430a      	orrs	r2, r1
 8001988:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800198a:	f7fe fedd 	bl	8000748 <HAL_GetTick>
 800198e:	0003      	movs	r3, r0
 8001990:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001992:	e008      	b.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001994:	f7fe fed8 	bl	8000748 <HAL_GetTick>
 8001998:	0002      	movs	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b64      	cmp	r3, #100	@ 0x64
 80019a0:	d901      	bls.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e087      	b.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a6:	4b47      	ldr	r3, [pc, #284]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	2380      	movs	r3, #128	@ 0x80
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	4013      	ands	r3, r2
 80019b0:	d0f0      	beq.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80019b2:	4b43      	ldr	r3, [pc, #268]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019b4:	6a1a      	ldr	r2, [r3, #32]
 80019b6:	23c0      	movs	r3, #192	@ 0xc0
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d034      	beq.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	23c0      	movs	r3, #192	@ 0xc0
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4013      	ands	r3, r2
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d02c      	beq.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80019d4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019d6:	6a1b      	ldr	r3, [r3, #32]
 80019d8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019da:	4013      	ands	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80019de:	4b38      	ldr	r3, [pc, #224]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019e0:	6a1a      	ldr	r2, [r3, #32]
 80019e2:	4b37      	ldr	r3, [pc, #220]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019e4:	2180      	movs	r1, #128	@ 0x80
 80019e6:	0249      	lsls	r1, r1, #9
 80019e8:	430a      	orrs	r2, r1
 80019ea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80019ec:	4b34      	ldr	r3, [pc, #208]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019ee:	6a1a      	ldr	r2, [r3, #32]
 80019f0:	4b33      	ldr	r3, [pc, #204]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019f2:	4936      	ldr	r1, [pc, #216]	@ (8001acc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80019f4:	400a      	ands	r2, r1
 80019f6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80019f8:	4b31      	ldr	r3, [pc, #196]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2201      	movs	r2, #1
 8001a02:	4013      	ands	r3, r2
 8001a04:	d013      	beq.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7fe fe9f 	bl	8000748 <HAL_GetTick>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0e:	e009      	b.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a10:	f7fe fe9a 	bl	8000748 <HAL_GetTick>
 8001a14:	0002      	movs	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8001ad0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e048      	b.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a24:	4b26      	ldr	r3, [pc, #152]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a2e:	4b24      	ldr	r3, [pc, #144]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	4a25      	ldr	r2, [pc, #148]	@ (8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	0019      	movs	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	4b20      	ldr	r3, [pc, #128]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a42:	2317      	movs	r3, #23
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d105      	bne.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a4e:	69da      	ldr	r2, [r3, #28]
 8001a50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a52:	4920      	ldr	r1, [pc, #128]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001a54:	400a      	ands	r2, r1
 8001a56:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d009      	beq.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a62:	4b17      	ldr	r3, [pc, #92]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	2203      	movs	r2, #3
 8001a68:	4393      	bics	r3, r2
 8001a6a:	0019      	movs	r1, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a72:	430a      	orrs	r2, r1
 8001a74:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2220      	movs	r2, #32
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d009      	beq.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a84:	2210      	movs	r2, #16
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a90:	430a      	orrs	r2, r1
 8001a92:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d009      	beq.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001aa0:	4b07      	ldr	r3, [pc, #28]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa4:	2240      	movs	r2, #64	@ 0x40
 8001aa6:	4393      	bics	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	4b04      	ldr	r3, [pc, #16]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b006      	add	sp, #24
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40007000 	.word	0x40007000
 8001ac8:	fffffcff 	.word	0xfffffcff
 8001acc:	fffeffff 	.word	0xfffeffff
 8001ad0:	00001388 	.word	0x00001388
 8001ad4:	efffffff 	.word	0xefffffff

08001ad8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e044      	b.n	8001b74 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d107      	bne.n	8001b02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2278      	movs	r2, #120	@ 0x78
 8001af6:	2100      	movs	r1, #0
 8001af8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7fe fce7 	bl	80004d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2224      	movs	r2, #36	@ 0x24
 8001b06:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2101      	movs	r1, #1
 8001b14:	438a      	bics	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	0018      	movs	r0, r3
 8001b24:	f000 fcc8 	bl	80024b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	f000 fb84 	bl	8002238 <UART_SetConfig>
 8001b30:	0003      	movs	r3, r0
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d101      	bne.n	8001b3a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e01c      	b.n	8001b74 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	490d      	ldr	r1, [pc, #52]	@ (8001b7c <HAL_UART_Init+0xa4>)
 8001b46:	400a      	ands	r2, r1
 8001b48:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	212a      	movs	r1, #42	@ 0x2a
 8001b56:	438a      	bics	r2, r1
 8001b58:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2101      	movs	r1, #1
 8001b66:	430a      	orrs	r2, r1
 8001b68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f000 fd57 	bl	8002620 <UART_CheckIdleState>
 8001b72:	0003      	movs	r3, r0
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	ffffb7ff 	.word	0xffffb7ff

08001b80 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	1dbb      	adds	r3, r7, #6
 8001b8c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2280      	movs	r2, #128	@ 0x80
 8001b92:	589b      	ldr	r3, [r3, r2]
 8001b94:	2b20      	cmp	r3, #32
 8001b96:	d145      	bne.n	8001c24 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_UART_Receive_DMA+0x26>
 8001b9e:	1dbb      	adds	r3, r7, #6
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e03d      	b.n	8001c26 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	2380      	movs	r3, #128	@ 0x80
 8001bb0:	015b      	lsls	r3, r3, #5
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d109      	bne.n	8001bca <HAL_UART_Receive_DMA+0x4a>
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d105      	bne.n	8001bca <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d001      	beq.n	8001bca <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e02d      	b.n	8001c26 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	2380      	movs	r3, #128	@ 0x80
 8001bd8:	041b      	lsls	r3, r3, #16
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d019      	beq.n	8001c12 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bde:	f3ef 8310 	mrs	r3, PRIMASK
 8001be2:	613b      	str	r3, [r7, #16]
  return(result);
 8001be4:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001be6:	61fb      	str	r3, [r7, #28]
 8001be8:	2301      	movs	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	f383 8810 	msr	PRIMASK, r3
}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2180      	movs	r1, #128	@ 0x80
 8001c00:	04c9      	lsls	r1, r1, #19
 8001c02:	430a      	orrs	r2, r1
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	f383 8810 	msr	PRIMASK, r3
}
 8001c10:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001c12:	1dbb      	adds	r3, r7, #6
 8001c14:	881a      	ldrh	r2, [r3, #0]
 8001c16:	68b9      	ldr	r1, [r7, #8]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	f000 fe18 	bl	8002850 <UART_Start_Receive_DMA>
 8001c20:	0003      	movs	r3, r0
 8001c22:	e000      	b.n	8001c26 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001c24:	2302      	movs	r3, #2
  }
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b008      	add	sp, #32
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b0ab      	sub	sp, #172	@ 0xac
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	22a4      	movs	r2, #164	@ 0xa4
 8001c40:	18b9      	adds	r1, r7, r2
 8001c42:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	20a0      	movs	r0, #160	@ 0xa0
 8001c4c:	1839      	adds	r1, r7, r0
 8001c4e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	219c      	movs	r1, #156	@ 0x9c
 8001c58:	1879      	adds	r1, r7, r1
 8001c5a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001c5c:	0011      	movs	r1, r2
 8001c5e:	18bb      	adds	r3, r7, r2
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a99      	ldr	r2, [pc, #612]	@ (8001ec8 <HAL_UART_IRQHandler+0x298>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	2298      	movs	r2, #152	@ 0x98
 8001c68:	18bc      	adds	r4, r7, r2
 8001c6a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001c6c:	18bb      	adds	r3, r7, r2
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d114      	bne.n	8001c9e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001c74:	187b      	adds	r3, r7, r1
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2220      	movs	r2, #32
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d00f      	beq.n	8001c9e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001c7e:	183b      	adds	r3, r7, r0
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2220      	movs	r2, #32
 8001c84:	4013      	ands	r3, r2
 8001c86:	d00a      	beq.n	8001c9e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d100      	bne.n	8001c92 <HAL_UART_IRQHandler+0x62>
 8001c90:	e29e      	b.n	80021d0 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	0010      	movs	r0, r2
 8001c9a:	4798      	blx	r3
      }
      return;
 8001c9c:	e298      	b.n	80021d0 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001c9e:	2398      	movs	r3, #152	@ 0x98
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d100      	bne.n	8001caa <HAL_UART_IRQHandler+0x7a>
 8001ca8:	e114      	b.n	8001ed4 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001caa:	239c      	movs	r3, #156	@ 0x9c
 8001cac:	18fb      	adds	r3, r7, r3
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d106      	bne.n	8001cc4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001cb6:	23a0      	movs	r3, #160	@ 0xa0
 8001cb8:	18fb      	adds	r3, r7, r3
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a83      	ldr	r2, [pc, #524]	@ (8001ecc <HAL_UART_IRQHandler+0x29c>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d100      	bne.n	8001cc4 <HAL_UART_IRQHandler+0x94>
 8001cc2:	e107      	b.n	8001ed4 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001cc4:	23a4      	movs	r3, #164	@ 0xa4
 8001cc6:	18fb      	adds	r3, r7, r3
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d012      	beq.n	8001cf6 <HAL_UART_IRQHandler+0xc6>
 8001cd0:	23a0      	movs	r3, #160	@ 0xa0
 8001cd2:	18fb      	adds	r3, r7, r3
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	2380      	movs	r3, #128	@ 0x80
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	4013      	ands	r3, r2
 8001cdc:	d00b      	beq.n	8001cf6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2284      	movs	r2, #132	@ 0x84
 8001cea:	589b      	ldr	r3, [r3, r2]
 8001cec:	2201      	movs	r2, #1
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2184      	movs	r1, #132	@ 0x84
 8001cf4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001cf6:	23a4      	movs	r3, #164	@ 0xa4
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	4013      	ands	r3, r2
 8001d00:	d011      	beq.n	8001d26 <HAL_UART_IRQHandler+0xf6>
 8001d02:	239c      	movs	r3, #156	@ 0x9c
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d00b      	beq.n	8001d26 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2202      	movs	r2, #2
 8001d14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2284      	movs	r2, #132	@ 0x84
 8001d1a:	589b      	ldr	r3, [r3, r2]
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2184      	movs	r1, #132	@ 0x84
 8001d24:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001d26:	23a4      	movs	r3, #164	@ 0xa4
 8001d28:	18fb      	adds	r3, r7, r3
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d011      	beq.n	8001d56 <HAL_UART_IRQHandler+0x126>
 8001d32:	239c      	movs	r3, #156	@ 0x9c
 8001d34:	18fb      	adds	r3, r7, r3
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d00b      	beq.n	8001d56 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2204      	movs	r2, #4
 8001d44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2284      	movs	r2, #132	@ 0x84
 8001d4a:	589b      	ldr	r3, [r3, r2]
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2184      	movs	r1, #132	@ 0x84
 8001d54:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001d56:	23a4      	movs	r3, #164	@ 0xa4
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2208      	movs	r2, #8
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d017      	beq.n	8001d92 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001d62:	23a0      	movs	r3, #160	@ 0xa0
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d105      	bne.n	8001d7a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001d6e:	239c      	movs	r3, #156	@ 0x9c
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2201      	movs	r2, #1
 8001d76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001d78:	d00b      	beq.n	8001d92 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2208      	movs	r2, #8
 8001d80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2284      	movs	r2, #132	@ 0x84
 8001d86:	589b      	ldr	r3, [r3, r2]
 8001d88:	2208      	movs	r2, #8
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2184      	movs	r1, #132	@ 0x84
 8001d90:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001d92:	23a4      	movs	r3, #164	@ 0xa4
 8001d94:	18fb      	adds	r3, r7, r3
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	2380      	movs	r3, #128	@ 0x80
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d013      	beq.n	8001dc8 <HAL_UART_IRQHandler+0x198>
 8001da0:	23a0      	movs	r3, #160	@ 0xa0
 8001da2:	18fb      	adds	r3, r7, r3
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	2380      	movs	r3, #128	@ 0x80
 8001da8:	04db      	lsls	r3, r3, #19
 8001daa:	4013      	ands	r3, r2
 8001dac:	d00c      	beq.n	8001dc8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2280      	movs	r2, #128	@ 0x80
 8001db4:	0112      	lsls	r2, r2, #4
 8001db6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2284      	movs	r2, #132	@ 0x84
 8001dbc:	589b      	ldr	r3, [r3, r2]
 8001dbe:	2220      	movs	r2, #32
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2184      	movs	r1, #132	@ 0x84
 8001dc6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2284      	movs	r2, #132	@ 0x84
 8001dcc:	589b      	ldr	r3, [r3, r2]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d100      	bne.n	8001dd4 <HAL_UART_IRQHandler+0x1a4>
 8001dd2:	e1ff      	b.n	80021d4 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001dd4:	23a4      	movs	r3, #164	@ 0xa4
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2220      	movs	r2, #32
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d00e      	beq.n	8001dfe <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001de0:	23a0      	movs	r3, #160	@ 0xa0
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2220      	movs	r2, #32
 8001de8:	4013      	ands	r3, r2
 8001dea:	d008      	beq.n	8001dfe <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d004      	beq.n	8001dfe <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	0010      	movs	r0, r2
 8001dfc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2284      	movs	r2, #132	@ 0x84
 8001e02:	589b      	ldr	r3, [r3, r2]
 8001e04:	2194      	movs	r1, #148	@ 0x94
 8001e06:	187a      	adds	r2, r7, r1
 8001e08:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2240      	movs	r2, #64	@ 0x40
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b40      	cmp	r3, #64	@ 0x40
 8001e16:	d004      	beq.n	8001e22 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001e18:	187b      	adds	r3, r7, r1
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2228      	movs	r2, #40	@ 0x28
 8001e1e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001e20:	d047      	beq.n	8001eb2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	0018      	movs	r0, r3
 8001e26:	f000 fdd7 	bl	80029d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	2240      	movs	r2, #64	@ 0x40
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b40      	cmp	r3, #64	@ 0x40
 8001e36:	d137      	bne.n	8001ea8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e38:	f3ef 8310 	mrs	r3, PRIMASK
 8001e3c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8001e3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e40:	2090      	movs	r0, #144	@ 0x90
 8001e42:	183a      	adds	r2, r7, r0
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	2301      	movs	r3, #1
 8001e48:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001e4c:	f383 8810 	msr	PRIMASK, r3
}
 8001e50:	46c0      	nop			@ (mov r8, r8)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2140      	movs	r1, #64	@ 0x40
 8001e5e:	438a      	bics	r2, r1
 8001e60:	609a      	str	r2, [r3, #8]
 8001e62:	183b      	adds	r3, r7, r0
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e6a:	f383 8810 	msr	PRIMASK, r3
}
 8001e6e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d012      	beq.n	8001e9e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e7c:	4a14      	ldr	r2, [pc, #80]	@ (8001ed0 <HAL_UART_IRQHandler+0x2a0>)
 8001e7e:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e84:	0018      	movs	r0, r3
 8001e86:	f7fe fe2d 	bl	8000ae4 <HAL_DMA_Abort_IT>
 8001e8a:	1e03      	subs	r3, r0, #0
 8001e8c:	d01a      	beq.n	8001ec4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e98:	0018      	movs	r0, r3
 8001e9a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e9c:	e012      	b.n	8001ec4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f000 f9b5 	bl	8002210 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ea6:	e00d      	b.n	8001ec4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f000 f9b0 	bl	8002210 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001eb0:	e008      	b.n	8001ec4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f000 f9ab 	bl	8002210 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2284      	movs	r2, #132	@ 0x84
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8001ec2:	e187      	b.n	80021d4 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ec4:	46c0      	nop			@ (mov r8, r8)
    return;
 8001ec6:	e185      	b.n	80021d4 <HAL_UART_IRQHandler+0x5a4>
 8001ec8:	0000080f 	.word	0x0000080f
 8001ecc:	04000120 	.word	0x04000120
 8001ed0:	08002c93 	.word	0x08002c93

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d000      	beq.n	8001ede <HAL_UART_IRQHandler+0x2ae>
 8001edc:	e139      	b.n	8002152 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001ede:	23a4      	movs	r3, #164	@ 0xa4
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2210      	movs	r2, #16
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d100      	bne.n	8001eec <HAL_UART_IRQHandler+0x2bc>
 8001eea:	e132      	b.n	8002152 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001eec:	23a0      	movs	r3, #160	@ 0xa0
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2210      	movs	r2, #16
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d100      	bne.n	8001efa <HAL_UART_IRQHandler+0x2ca>
 8001ef8:	e12b      	b.n	8002152 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2210      	movs	r2, #16
 8001f00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2240      	movs	r2, #64	@ 0x40
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	2b40      	cmp	r3, #64	@ 0x40
 8001f0e:	d000      	beq.n	8001f12 <HAL_UART_IRQHandler+0x2e2>
 8001f10:	e09f      	b.n	8002052 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	217e      	movs	r1, #126	@ 0x7e
 8001f1c:	187b      	adds	r3, r7, r1
 8001f1e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8001f20:	187b      	adds	r3, r7, r1
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d100      	bne.n	8001f2a <HAL_UART_IRQHandler+0x2fa>
 8001f28:	e156      	b.n	80021d8 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2258      	movs	r2, #88	@ 0x58
 8001f2e:	5a9b      	ldrh	r3, [r3, r2]
 8001f30:	187a      	adds	r2, r7, r1
 8001f32:	8812      	ldrh	r2, [r2, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d300      	bcc.n	8001f3a <HAL_UART_IRQHandler+0x30a>
 8001f38:	e14e      	b.n	80021d8 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	187a      	adds	r2, r7, r1
 8001f3e:	215a      	movs	r1, #90	@ 0x5a
 8001f40:	8812      	ldrh	r2, [r2, #0]
 8001f42:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	2b20      	cmp	r3, #32
 8001f4c:	d06f      	beq.n	800202e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f4e:	f3ef 8310 	mrs	r3, PRIMASK
 8001f52:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8001f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f58:	2301      	movs	r3, #1
 8001f5a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f5e:	f383 8810 	msr	PRIMASK, r3
}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	499e      	ldr	r1, [pc, #632]	@ (80021e8 <HAL_UART_IRQHandler+0x5b8>)
 8001f70:	400a      	ands	r2, r1
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f76:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f7a:	f383 8810 	msr	PRIMASK, r3
}
 8001f7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f80:	f3ef 8310 	mrs	r3, PRIMASK
 8001f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8001f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f88:	677b      	str	r3, [r7, #116]	@ 0x74
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f90:	f383 8810 	msr	PRIMASK, r3
}
 8001f94:	46c0      	nop			@ (mov r8, r8)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	438a      	bics	r2, r1
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fa8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001faa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fac:	f383 8810 	msr	PRIMASK, r3
}
 8001fb0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fb2:	f3ef 8310 	mrs	r3, PRIMASK
 8001fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8001fb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fba:	673b      	str	r3, [r7, #112]	@ 0x70
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fc2:	f383 8810 	msr	PRIMASK, r3
}
 8001fc6:	46c0      	nop			@ (mov r8, r8)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2140      	movs	r1, #64	@ 0x40
 8001fd4:	438a      	bics	r2, r1
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001fda:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fde:	f383 8810 	msr	PRIMASK, r3
}
 8001fe2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2280      	movs	r2, #128	@ 0x80
 8001fe8:	2120      	movs	r1, #32
 8001fea:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8001ff6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8001ff8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002000:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002002:	f383 8810 	msr	PRIMASK, r3
}
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2110      	movs	r1, #16
 8002014:	438a      	bics	r2, r1
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800201a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800201c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800201e:	f383 8810 	msr	PRIMASK, r3
}
 8002022:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002028:	0018      	movs	r0, r3
 800202a:	f7fe fd23 	bl	8000a74 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2202      	movs	r2, #2
 8002032:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2258      	movs	r2, #88	@ 0x58
 8002038:	5a9a      	ldrh	r2, [r3, r2]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	215a      	movs	r1, #90	@ 0x5a
 800203e:	5a5b      	ldrh	r3, [r3, r1]
 8002040:	b29b      	uxth	r3, r3
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	b29a      	uxth	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	0011      	movs	r1, r2
 800204a:	0018      	movs	r0, r3
 800204c:	f000 f8e8 	bl	8002220 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002050:	e0c2      	b.n	80021d8 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2258      	movs	r2, #88	@ 0x58
 8002056:	5a99      	ldrh	r1, [r3, r2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	225a      	movs	r2, #90	@ 0x5a
 800205c:	5a9b      	ldrh	r3, [r3, r2]
 800205e:	b29a      	uxth	r2, r3
 8002060:	208e      	movs	r0, #142	@ 0x8e
 8002062:	183b      	adds	r3, r7, r0
 8002064:	1a8a      	subs	r2, r1, r2
 8002066:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	225a      	movs	r2, #90	@ 0x5a
 800206c:	5a9b      	ldrh	r3, [r3, r2]
 800206e:	b29b      	uxth	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d100      	bne.n	8002076 <HAL_UART_IRQHandler+0x446>
 8002074:	e0b2      	b.n	80021dc <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8002076:	183b      	adds	r3, r7, r0
 8002078:	881b      	ldrh	r3, [r3, #0]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d100      	bne.n	8002080 <HAL_UART_IRQHandler+0x450>
 800207e:	e0ad      	b.n	80021dc <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002080:	f3ef 8310 	mrs	r3, PRIMASK
 8002084:	60fb      	str	r3, [r7, #12]
  return(result);
 8002086:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002088:	2488      	movs	r4, #136	@ 0x88
 800208a:	193a      	adds	r2, r7, r4
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	2301      	movs	r3, #1
 8002090:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	f383 8810 	msr	PRIMASK, r3
}
 8002098:	46c0      	nop			@ (mov r8, r8)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4951      	ldr	r1, [pc, #324]	@ (80021ec <HAL_UART_IRQHandler+0x5bc>)
 80020a6:	400a      	ands	r2, r1
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	193b      	adds	r3, r7, r4
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f383 8810 	msr	PRIMASK, r3
}
 80020b6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020b8:	f3ef 8310 	mrs	r3, PRIMASK
 80020bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80020be:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020c0:	2484      	movs	r4, #132	@ 0x84
 80020c2:	193a      	adds	r2, r7, r4
 80020c4:	6013      	str	r3, [r2, #0]
 80020c6:	2301      	movs	r3, #1
 80020c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	f383 8810 	msr	PRIMASK, r3
}
 80020d0:	46c0      	nop			@ (mov r8, r8)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2101      	movs	r1, #1
 80020de:	438a      	bics	r2, r1
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	193b      	adds	r3, r7, r4
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020e8:	6a3b      	ldr	r3, [r7, #32]
 80020ea:	f383 8810 	msr	PRIMASK, r3
}
 80020ee:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2280      	movs	r2, #128	@ 0x80
 80020f4:	2120      	movs	r1, #32
 80020f6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002104:	f3ef 8310 	mrs	r3, PRIMASK
 8002108:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800210c:	2480      	movs	r4, #128	@ 0x80
 800210e:	193a      	adds	r2, r7, r4
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	2301      	movs	r3, #1
 8002114:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002118:	f383 8810 	msr	PRIMASK, r3
}
 800211c:	46c0      	nop			@ (mov r8, r8)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2110      	movs	r1, #16
 800212a:	438a      	bics	r2, r1
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	193b      	adds	r3, r7, r4
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002136:	f383 8810 	msr	PRIMASK, r3
}
 800213a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2202      	movs	r2, #2
 8002140:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002142:	183b      	adds	r3, r7, r0
 8002144:	881a      	ldrh	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	0011      	movs	r1, r2
 800214a:	0018      	movs	r0, r3
 800214c:	f000 f868 	bl	8002220 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002150:	e044      	b.n	80021dc <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002152:	23a4      	movs	r3, #164	@ 0xa4
 8002154:	18fb      	adds	r3, r7, r3
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	2380      	movs	r3, #128	@ 0x80
 800215a:	035b      	lsls	r3, r3, #13
 800215c:	4013      	ands	r3, r2
 800215e:	d010      	beq.n	8002182 <HAL_UART_IRQHandler+0x552>
 8002160:	239c      	movs	r3, #156	@ 0x9c
 8002162:	18fb      	adds	r3, r7, r3
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	2380      	movs	r3, #128	@ 0x80
 8002168:	03db      	lsls	r3, r3, #15
 800216a:	4013      	ands	r3, r2
 800216c:	d009      	beq.n	8002182 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2280      	movs	r2, #128	@ 0x80
 8002174:	0352      	lsls	r2, r2, #13
 8002176:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	0018      	movs	r0, r3
 800217c:	f000 fdcb 	bl	8002d16 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002180:	e02f      	b.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002182:	23a4      	movs	r3, #164	@ 0xa4
 8002184:	18fb      	adds	r3, r7, r3
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2280      	movs	r2, #128	@ 0x80
 800218a:	4013      	ands	r3, r2
 800218c:	d00f      	beq.n	80021ae <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800218e:	23a0      	movs	r3, #160	@ 0xa0
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2280      	movs	r2, #128	@ 0x80
 8002196:	4013      	ands	r3, r2
 8002198:	d009      	beq.n	80021ae <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d01e      	beq.n	80021e0 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	0010      	movs	r0, r2
 80021aa:	4798      	blx	r3
    }
    return;
 80021ac:	e018      	b.n	80021e0 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80021ae:	23a4      	movs	r3, #164	@ 0xa4
 80021b0:	18fb      	adds	r3, r7, r3
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2240      	movs	r2, #64	@ 0x40
 80021b6:	4013      	ands	r3, r2
 80021b8:	d013      	beq.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
 80021ba:	23a0      	movs	r3, #160	@ 0xa0
 80021bc:	18fb      	adds	r3, r7, r3
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2240      	movs	r2, #64	@ 0x40
 80021c2:	4013      	ands	r3, r2
 80021c4:	d00d      	beq.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	0018      	movs	r0, r3
 80021ca:	f000 fd79 	bl	8002cc0 <UART_EndTransmit_IT>
    return;
 80021ce:	e008      	b.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80021d0:	46c0      	nop			@ (mov r8, r8)
 80021d2:	e006      	b.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
    return;
 80021d4:	46c0      	nop			@ (mov r8, r8)
 80021d6:	e004      	b.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80021d8:	46c0      	nop			@ (mov r8, r8)
 80021da:	e002      	b.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80021dc:	46c0      	nop			@ (mov r8, r8)
 80021de:	e000      	b.n	80021e2 <HAL_UART_IRQHandler+0x5b2>
    return;
 80021e0:	46c0      	nop			@ (mov r8, r8)
  }

}
 80021e2:	46bd      	mov	sp, r7
 80021e4:	b02b      	add	sp, #172	@ 0xac
 80021e6:	bd90      	pop	{r4, r7, pc}
 80021e8:	fffffeff 	.word	0xfffffeff
 80021ec:	fffffedf 	.word	0xfffffedf

080021f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80021f8:	46c0      	nop			@ (mov r8, r8)
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b002      	add	sp, #8
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002208:	46c0      	nop			@ (mov r8, r8)
 800220a:	46bd      	mov	sp, r7
 800220c:	b002      	add	sp, #8
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002218:	46c0      	nop			@ (mov r8, r8)
 800221a:	46bd      	mov	sp, r7
 800221c:	b002      	add	sp, #8
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	000a      	movs	r2, r1
 800222a:	1cbb      	adds	r3, r7, #2
 800222c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800222e:	46c0      	nop			@ (mov r8, r8)
 8002230:	46bd      	mov	sp, r7
 8002232:	b002      	add	sp, #8
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b088      	sub	sp, #32
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002240:	231e      	movs	r3, #30
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	431a      	orrs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	4313      	orrs	r3, r2
 800225e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a8d      	ldr	r2, [pc, #564]	@ (800249c <UART_SetConfig+0x264>)
 8002268:	4013      	ands	r3, r2
 800226a:	0019      	movs	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	697a      	ldr	r2, [r7, #20]
 8002272:	430a      	orrs	r2, r1
 8002274:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4a88      	ldr	r2, [pc, #544]	@ (80024a0 <UART_SetConfig+0x268>)
 800227e:	4013      	ands	r3, r2
 8002280:	0019      	movs	r1, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	4313      	orrs	r3, r2
 800229c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	4a7f      	ldr	r2, [pc, #508]	@ (80024a4 <UART_SetConfig+0x26c>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	0019      	movs	r1, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a7b      	ldr	r2, [pc, #492]	@ (80024a8 <UART_SetConfig+0x270>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d127      	bne.n	800230e <UART_SetConfig+0xd6>
 80022be:	4b7b      	ldr	r3, [pc, #492]	@ (80024ac <UART_SetConfig+0x274>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	2203      	movs	r2, #3
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d00d      	beq.n	80022e6 <UART_SetConfig+0xae>
 80022ca:	d81b      	bhi.n	8002304 <UART_SetConfig+0xcc>
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d014      	beq.n	80022fa <UART_SetConfig+0xc2>
 80022d0:	d818      	bhi.n	8002304 <UART_SetConfig+0xcc>
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d002      	beq.n	80022dc <UART_SetConfig+0xa4>
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d00a      	beq.n	80022f0 <UART_SetConfig+0xb8>
 80022da:	e013      	b.n	8002304 <UART_SetConfig+0xcc>
 80022dc:	231f      	movs	r3, #31
 80022de:	18fb      	adds	r3, r7, r3
 80022e0:	2200      	movs	r2, #0
 80022e2:	701a      	strb	r2, [r3, #0]
 80022e4:	e021      	b.n	800232a <UART_SetConfig+0xf2>
 80022e6:	231f      	movs	r3, #31
 80022e8:	18fb      	adds	r3, r7, r3
 80022ea:	2202      	movs	r2, #2
 80022ec:	701a      	strb	r2, [r3, #0]
 80022ee:	e01c      	b.n	800232a <UART_SetConfig+0xf2>
 80022f0:	231f      	movs	r3, #31
 80022f2:	18fb      	adds	r3, r7, r3
 80022f4:	2204      	movs	r2, #4
 80022f6:	701a      	strb	r2, [r3, #0]
 80022f8:	e017      	b.n	800232a <UART_SetConfig+0xf2>
 80022fa:	231f      	movs	r3, #31
 80022fc:	18fb      	adds	r3, r7, r3
 80022fe:	2208      	movs	r2, #8
 8002300:	701a      	strb	r2, [r3, #0]
 8002302:	e012      	b.n	800232a <UART_SetConfig+0xf2>
 8002304:	231f      	movs	r3, #31
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2210      	movs	r2, #16
 800230a:	701a      	strb	r2, [r3, #0]
 800230c:	e00d      	b.n	800232a <UART_SetConfig+0xf2>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <UART_SetConfig+0x278>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d104      	bne.n	8002322 <UART_SetConfig+0xea>
 8002318:	231f      	movs	r3, #31
 800231a:	18fb      	adds	r3, r7, r3
 800231c:	2200      	movs	r2, #0
 800231e:	701a      	strb	r2, [r3, #0]
 8002320:	e003      	b.n	800232a <UART_SetConfig+0xf2>
 8002322:	231f      	movs	r3, #31
 8002324:	18fb      	adds	r3, r7, r3
 8002326:	2210      	movs	r2, #16
 8002328:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	69da      	ldr	r2, [r3, #28]
 800232e:	2380      	movs	r3, #128	@ 0x80
 8002330:	021b      	lsls	r3, r3, #8
 8002332:	429a      	cmp	r2, r3
 8002334:	d15c      	bne.n	80023f0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002336:	231f      	movs	r3, #31
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b08      	cmp	r3, #8
 800233e:	d015      	beq.n	800236c <UART_SetConfig+0x134>
 8002340:	dc18      	bgt.n	8002374 <UART_SetConfig+0x13c>
 8002342:	2b04      	cmp	r3, #4
 8002344:	d00d      	beq.n	8002362 <UART_SetConfig+0x12a>
 8002346:	dc15      	bgt.n	8002374 <UART_SetConfig+0x13c>
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <UART_SetConfig+0x11a>
 800234c:	2b02      	cmp	r3, #2
 800234e:	d005      	beq.n	800235c <UART_SetConfig+0x124>
 8002350:	e010      	b.n	8002374 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002352:	f7ff facd 	bl	80018f0 <HAL_RCC_GetPCLK1Freq>
 8002356:	0003      	movs	r3, r0
 8002358:	61bb      	str	r3, [r7, #24]
        break;
 800235a:	e012      	b.n	8002382 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800235c:	4b55      	ldr	r3, [pc, #340]	@ (80024b4 <UART_SetConfig+0x27c>)
 800235e:	61bb      	str	r3, [r7, #24]
        break;
 8002360:	e00f      	b.n	8002382 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002362:	f7ff fa65 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 8002366:	0003      	movs	r3, r0
 8002368:	61bb      	str	r3, [r7, #24]
        break;
 800236a:	e00a      	b.n	8002382 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	021b      	lsls	r3, r3, #8
 8002370:	61bb      	str	r3, [r7, #24]
        break;
 8002372:	e006      	b.n	8002382 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002378:	231e      	movs	r3, #30
 800237a:	18fb      	adds	r3, r7, r3
 800237c:	2201      	movs	r2, #1
 800237e:	701a      	strb	r2, [r3, #0]
        break;
 8002380:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d100      	bne.n	800238a <UART_SetConfig+0x152>
 8002388:	e07a      	b.n	8002480 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	005a      	lsls	r2, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	085b      	lsrs	r3, r3, #1
 8002394:	18d2      	adds	r2, r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	0019      	movs	r1, r3
 800239c:	0010      	movs	r0, r2
 800239e:	f7fd feb3 	bl	8000108 <__udivsi3>
 80023a2:	0003      	movs	r3, r0
 80023a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	2b0f      	cmp	r3, #15
 80023aa:	d91c      	bls.n	80023e6 <UART_SetConfig+0x1ae>
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	2380      	movs	r3, #128	@ 0x80
 80023b0:	025b      	lsls	r3, r3, #9
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d217      	bcs.n	80023e6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	b29a      	uxth	r2, r3
 80023ba:	200e      	movs	r0, #14
 80023bc:	183b      	adds	r3, r7, r0
 80023be:	210f      	movs	r1, #15
 80023c0:	438a      	bics	r2, r1
 80023c2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	085b      	lsrs	r3, r3, #1
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	2207      	movs	r2, #7
 80023cc:	4013      	ands	r3, r2
 80023ce:	b299      	uxth	r1, r3
 80023d0:	183b      	adds	r3, r7, r0
 80023d2:	183a      	adds	r2, r7, r0
 80023d4:	8812      	ldrh	r2, [r2, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	183a      	adds	r2, r7, r0
 80023e0:	8812      	ldrh	r2, [r2, #0]
 80023e2:	60da      	str	r2, [r3, #12]
 80023e4:	e04c      	b.n	8002480 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80023e6:	231e      	movs	r3, #30
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
 80023ee:	e047      	b.n	8002480 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80023f0:	231f      	movs	r3, #31
 80023f2:	18fb      	adds	r3, r7, r3
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d015      	beq.n	8002426 <UART_SetConfig+0x1ee>
 80023fa:	dc18      	bgt.n	800242e <UART_SetConfig+0x1f6>
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d00d      	beq.n	800241c <UART_SetConfig+0x1e4>
 8002400:	dc15      	bgt.n	800242e <UART_SetConfig+0x1f6>
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <UART_SetConfig+0x1d4>
 8002406:	2b02      	cmp	r3, #2
 8002408:	d005      	beq.n	8002416 <UART_SetConfig+0x1de>
 800240a:	e010      	b.n	800242e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800240c:	f7ff fa70 	bl	80018f0 <HAL_RCC_GetPCLK1Freq>
 8002410:	0003      	movs	r3, r0
 8002412:	61bb      	str	r3, [r7, #24]
        break;
 8002414:	e012      	b.n	800243c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002416:	4b27      	ldr	r3, [pc, #156]	@ (80024b4 <UART_SetConfig+0x27c>)
 8002418:	61bb      	str	r3, [r7, #24]
        break;
 800241a:	e00f      	b.n	800243c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800241c:	f7ff fa08 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 8002420:	0003      	movs	r3, r0
 8002422:	61bb      	str	r3, [r7, #24]
        break;
 8002424:	e00a      	b.n	800243c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002426:	2380      	movs	r3, #128	@ 0x80
 8002428:	021b      	lsls	r3, r3, #8
 800242a:	61bb      	str	r3, [r7, #24]
        break;
 800242c:	e006      	b.n	800243c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002432:	231e      	movs	r3, #30
 8002434:	18fb      	adds	r3, r7, r3
 8002436:	2201      	movs	r2, #1
 8002438:	701a      	strb	r2, [r3, #0]
        break;
 800243a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d01e      	beq.n	8002480 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	085a      	lsrs	r2, r3, #1
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	18d2      	adds	r2, r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	0019      	movs	r1, r3
 8002452:	0010      	movs	r0, r2
 8002454:	f7fd fe58 	bl	8000108 <__udivsi3>
 8002458:	0003      	movs	r3, r0
 800245a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	2b0f      	cmp	r3, #15
 8002460:	d90a      	bls.n	8002478 <UART_SetConfig+0x240>
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	2380      	movs	r3, #128	@ 0x80
 8002466:	025b      	lsls	r3, r3, #9
 8002468:	429a      	cmp	r2, r3
 800246a:	d205      	bcs.n	8002478 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	b29a      	uxth	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	e003      	b.n	8002480 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002478:	231e      	movs	r3, #30
 800247a:	18fb      	adds	r3, r7, r3
 800247c:	2201      	movs	r2, #1
 800247e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800248c:	231e      	movs	r3, #30
 800248e:	18fb      	adds	r3, r7, r3
 8002490:	781b      	ldrb	r3, [r3, #0]
}
 8002492:	0018      	movs	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	b008      	add	sp, #32
 8002498:	bd80      	pop	{r7, pc}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	ffff69f3 	.word	0xffff69f3
 80024a0:	ffffcfff 	.word	0xffffcfff
 80024a4:	fffff4ff 	.word	0xfffff4ff
 80024a8:	40013800 	.word	0x40013800
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40004400 	.word	0x40004400
 80024b4:	007a1200 	.word	0x007a1200

080024b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	2208      	movs	r2, #8
 80024c6:	4013      	ands	r3, r2
 80024c8:	d00b      	beq.n	80024e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	4a4a      	ldr	r2, [pc, #296]	@ (80025fc <UART_AdvFeatureConfig+0x144>)
 80024d2:	4013      	ands	r3, r2
 80024d4:	0019      	movs	r1, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	2201      	movs	r2, #1
 80024e8:	4013      	ands	r3, r2
 80024ea:	d00b      	beq.n	8002504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4a43      	ldr	r2, [pc, #268]	@ (8002600 <UART_AdvFeatureConfig+0x148>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	0019      	movs	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002508:	2202      	movs	r2, #2
 800250a:	4013      	ands	r3, r2
 800250c:	d00b      	beq.n	8002526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	4a3b      	ldr	r2, [pc, #236]	@ (8002604 <UART_AdvFeatureConfig+0x14c>)
 8002516:	4013      	ands	r3, r2
 8002518:	0019      	movs	r1, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	2204      	movs	r2, #4
 800252c:	4013      	ands	r3, r2
 800252e:	d00b      	beq.n	8002548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	4a34      	ldr	r2, [pc, #208]	@ (8002608 <UART_AdvFeatureConfig+0x150>)
 8002538:	4013      	ands	r3, r2
 800253a:	0019      	movs	r1, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254c:	2210      	movs	r2, #16
 800254e:	4013      	ands	r3, r2
 8002550:	d00b      	beq.n	800256a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4a2c      	ldr	r2, [pc, #176]	@ (800260c <UART_AdvFeatureConfig+0x154>)
 800255a:	4013      	ands	r3, r2
 800255c:	0019      	movs	r1, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256e:	2220      	movs	r2, #32
 8002570:	4013      	ands	r3, r2
 8002572:	d00b      	beq.n	800258c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	4a25      	ldr	r2, [pc, #148]	@ (8002610 <UART_AdvFeatureConfig+0x158>)
 800257c:	4013      	ands	r3, r2
 800257e:	0019      	movs	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002590:	2240      	movs	r2, #64	@ 0x40
 8002592:	4013      	ands	r3, r2
 8002594:	d01d      	beq.n	80025d2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4a1d      	ldr	r2, [pc, #116]	@ (8002614 <UART_AdvFeatureConfig+0x15c>)
 800259e:	4013      	ands	r3, r2
 80025a0:	0019      	movs	r1, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	035b      	lsls	r3, r3, #13
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d10b      	bne.n	80025d2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	4a15      	ldr	r2, [pc, #84]	@ (8002618 <UART_AdvFeatureConfig+0x160>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	0019      	movs	r1, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d6:	2280      	movs	r2, #128	@ 0x80
 80025d8:	4013      	ands	r3, r2
 80025da:	d00b      	beq.n	80025f4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	4a0e      	ldr	r2, [pc, #56]	@ (800261c <UART_AdvFeatureConfig+0x164>)
 80025e4:	4013      	ands	r3, r2
 80025e6:	0019      	movs	r1, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	605a      	str	r2, [r3, #4]
  }
}
 80025f4:	46c0      	nop			@ (mov r8, r8)
 80025f6:	46bd      	mov	sp, r7
 80025f8:	b002      	add	sp, #8
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	ffff7fff 	.word	0xffff7fff
 8002600:	fffdffff 	.word	0xfffdffff
 8002604:	fffeffff 	.word	0xfffeffff
 8002608:	fffbffff 	.word	0xfffbffff
 800260c:	ffffefff 	.word	0xffffefff
 8002610:	ffffdfff 	.word	0xffffdfff
 8002614:	ffefffff 	.word	0xffefffff
 8002618:	ff9fffff 	.word	0xff9fffff
 800261c:	fff7ffff 	.word	0xfff7ffff

08002620 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b092      	sub	sp, #72	@ 0x48
 8002624:	af02      	add	r7, sp, #8
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2284      	movs	r2, #132	@ 0x84
 800262c:	2100      	movs	r1, #0
 800262e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002630:	f7fe f88a 	bl	8000748 <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2208      	movs	r2, #8
 8002640:	4013      	ands	r3, r2
 8002642:	2b08      	cmp	r3, #8
 8002644:	d12c      	bne.n	80026a0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002648:	2280      	movs	r2, #128	@ 0x80
 800264a:	0391      	lsls	r1, r2, #14
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4a46      	ldr	r2, [pc, #280]	@ (8002768 <UART_CheckIdleState+0x148>)
 8002650:	9200      	str	r2, [sp, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	f000 f88c 	bl	8002770 <UART_WaitOnFlagUntilTimeout>
 8002658:	1e03      	subs	r3, r0, #0
 800265a:	d021      	beq.n	80026a0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800265c:	f3ef 8310 	mrs	r3, PRIMASK
 8002660:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002664:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002666:	2301      	movs	r3, #1
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266c:	f383 8810 	msr	PRIMASK, r3
}
 8002670:	46c0      	nop			@ (mov r8, r8)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2180      	movs	r1, #128	@ 0x80
 800267e:	438a      	bics	r2, r1
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002688:	f383 8810 	msr	PRIMASK, r3
}
 800268c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2220      	movs	r2, #32
 8002692:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2278      	movs	r2, #120	@ 0x78
 8002698:	2100      	movs	r1, #0
 800269a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e05f      	b.n	8002760 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2204      	movs	r2, #4
 80026a8:	4013      	ands	r3, r2
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d146      	bne.n	800273c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026b0:	2280      	movs	r2, #128	@ 0x80
 80026b2:	03d1      	lsls	r1, r2, #15
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	4a2c      	ldr	r2, [pc, #176]	@ (8002768 <UART_CheckIdleState+0x148>)
 80026b8:	9200      	str	r2, [sp, #0]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f000 f858 	bl	8002770 <UART_WaitOnFlagUntilTimeout>
 80026c0:	1e03      	subs	r3, r0, #0
 80026c2:	d03b      	beq.n	800273c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026c4:	f3ef 8310 	mrs	r3, PRIMASK
 80026c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80026ca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80026ce:	2301      	movs	r3, #1
 80026d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f383 8810 	msr	PRIMASK, r3
}
 80026d8:	46c0      	nop			@ (mov r8, r8)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4921      	ldr	r1, [pc, #132]	@ (800276c <UART_CheckIdleState+0x14c>)
 80026e6:	400a      	ands	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f383 8810 	msr	PRIMASK, r3
}
 80026f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f6:	f3ef 8310 	mrs	r3, PRIMASK
 80026fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80026fc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002700:	2301      	movs	r3, #1
 8002702:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f383 8810 	msr	PRIMASK, r3
}
 800270a:	46c0      	nop			@ (mov r8, r8)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2101      	movs	r1, #1
 8002718:	438a      	bics	r2, r1
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800271e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	f383 8810 	msr	PRIMASK, r3
}
 8002726:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2280      	movs	r2, #128	@ 0x80
 800272c:	2120      	movs	r1, #32
 800272e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2278      	movs	r2, #120	@ 0x78
 8002734:	2100      	movs	r1, #0
 8002736:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e011      	b.n	8002760 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2220      	movs	r2, #32
 8002740:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2280      	movs	r2, #128	@ 0x80
 8002746:	2120      	movs	r1, #32
 8002748:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2278      	movs	r2, #120	@ 0x78
 800275a:	2100      	movs	r1, #0
 800275c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b010      	add	sp, #64	@ 0x40
 8002766:	bd80      	pop	{r7, pc}
 8002768:	01ffffff 	.word	0x01ffffff
 800276c:	fffffedf 	.word	0xfffffedf

08002770 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	1dfb      	adds	r3, r7, #7
 800277e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002780:	e051      	b.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	3301      	adds	r3, #1
 8002786:	d04e      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002788:	f7fd ffde 	bl	8000748 <HAL_GetTick>
 800278c:	0002      	movs	r2, r0
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	429a      	cmp	r2, r3
 8002796:	d302      	bcc.n	800279e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e051      	b.n	8002846 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2204      	movs	r2, #4
 80027aa:	4013      	ands	r3, r2
 80027ac:	d03b      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb6>
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b80      	cmp	r3, #128	@ 0x80
 80027b2:	d038      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb6>
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2b40      	cmp	r3, #64	@ 0x40
 80027b8:	d035      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	2208      	movs	r2, #8
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b08      	cmp	r3, #8
 80027c6:	d111      	bne.n	80027ec <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2208      	movs	r2, #8
 80027ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	0018      	movs	r0, r3
 80027d4:	f000 f900 	bl	80029d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2284      	movs	r2, #132	@ 0x84
 80027dc:	2108      	movs	r1, #8
 80027de:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2278      	movs	r2, #120	@ 0x78
 80027e4:	2100      	movs	r1, #0
 80027e6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e02c      	b.n	8002846 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	69da      	ldr	r2, [r3, #28]
 80027f2:	2380      	movs	r3, #128	@ 0x80
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	401a      	ands	r2, r3
 80027f8:	2380      	movs	r3, #128	@ 0x80
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d112      	bne.n	8002826 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2280      	movs	r2, #128	@ 0x80
 8002806:	0112      	lsls	r2, r2, #4
 8002808:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	0018      	movs	r0, r3
 800280e:	f000 f8e3 	bl	80029d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2284      	movs	r2, #132	@ 0x84
 8002816:	2120      	movs	r1, #32
 8002818:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2278      	movs	r2, #120	@ 0x78
 800281e:	2100      	movs	r1, #0
 8002820:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e00f      	b.n	8002846 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	68ba      	ldr	r2, [r7, #8]
 800282e:	4013      	ands	r3, r2
 8002830:	68ba      	ldr	r2, [r7, #8]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	425a      	negs	r2, r3
 8002836:	4153      	adcs	r3, r2
 8002838:	b2db      	uxtb	r3, r3
 800283a:	001a      	movs	r2, r3
 800283c:	1dfb      	adds	r3, r7, #7
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	429a      	cmp	r2, r3
 8002842:	d09e      	beq.n	8002782 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	0018      	movs	r0, r3
 8002848:	46bd      	mov	sp, r7
 800284a:	b004      	add	sp, #16
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b090      	sub	sp, #64	@ 0x40
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	1dbb      	adds	r3, r7, #6
 800285c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	68ba      	ldr	r2, [r7, #8]
 8002862:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1dba      	adds	r2, r7, #6
 8002868:	2158      	movs	r1, #88	@ 0x58
 800286a:	8812      	ldrh	r2, [r2, #0]
 800286c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2284      	movs	r2, #132	@ 0x84
 8002872:	2100      	movs	r1, #0
 8002874:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2280      	movs	r2, #128	@ 0x80
 800287a:	2122      	movs	r1, #34	@ 0x22
 800287c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002882:	2b00      	cmp	r3, #0
 8002884:	d028      	beq.n	80028d8 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800288a:	4a3e      	ldr	r2, [pc, #248]	@ (8002984 <UART_Start_Receive_DMA+0x134>)
 800288c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002892:	4a3d      	ldr	r2, [pc, #244]	@ (8002988 <UART_Start_Receive_DMA+0x138>)
 8002894:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289a:	4a3c      	ldr	r2, [pc, #240]	@ (800298c <UART_Start_Receive_DMA+0x13c>)
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028a2:	2200      	movs	r2, #0
 80028a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	3324      	adds	r3, #36	@ 0x24
 80028b0:	0019      	movs	r1, r3
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b6:	001a      	movs	r2, r3
 80028b8:	1dbb      	adds	r3, r7, #6
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	f7fe f874 	bl	80009a8 <HAL_DMA_Start_IT>
 80028c0:	1e03      	subs	r3, r0, #0
 80028c2:	d009      	beq.n	80028d8 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2284      	movs	r2, #132	@ 0x84
 80028c8:	2110      	movs	r1, #16
 80028ca:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2280      	movs	r2, #128	@ 0x80
 80028d0:	2120      	movs	r1, #32
 80028d2:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e050      	b.n	800297a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d019      	beq.n	8002914 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028e0:	f3ef 8310 	mrs	r3, PRIMASK
 80028e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80028e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028ea:	2301      	movs	r3, #1
 80028ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f0:	f383 8810 	msr	PRIMASK, r3
}
 80028f4:	46c0      	nop			@ (mov r8, r8)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2180      	movs	r1, #128	@ 0x80
 8002902:	0049      	lsls	r1, r1, #1
 8002904:	430a      	orrs	r2, r1
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800290a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800290c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800290e:	f383 8810 	msr	PRIMASK, r3
}
 8002912:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002914:	f3ef 8310 	mrs	r3, PRIMASK
 8002918:	613b      	str	r3, [r7, #16]
  return(result);
 800291a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800291c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800291e:	2301      	movs	r3, #1
 8002920:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f383 8810 	msr	PRIMASK, r3
}
 8002928:	46c0      	nop			@ (mov r8, r8)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2101      	movs	r1, #1
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	f383 8810 	msr	PRIMASK, r3
}
 8002944:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002946:	f3ef 8310 	mrs	r3, PRIMASK
 800294a:	61fb      	str	r3, [r7, #28]
  return(result);
 800294c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800294e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002950:	2301      	movs	r3, #1
 8002952:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	f383 8810 	msr	PRIMASK, r3
}
 800295a:	46c0      	nop			@ (mov r8, r8)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2140      	movs	r1, #64	@ 0x40
 8002968:	430a      	orrs	r2, r1
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002972:	f383 8810 	msr	PRIMASK, r3
}
 8002976:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	0018      	movs	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	b010      	add	sp, #64	@ 0x40
 8002980:	bd80      	pop	{r7, pc}
 8002982:	46c0      	nop			@ (mov r8, r8)
 8002984:	08002aa1 	.word	0x08002aa1
 8002988:	08002bcd 	.word	0x08002bcd
 800298c:	08002c0f 	.word	0x08002c0f

08002990 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002998:	f3ef 8310 	mrs	r3, PRIMASK
 800299c:	60bb      	str	r3, [r7, #8]
  return(result);
 800299e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	2301      	movs	r3, #1
 80029a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f383 8810 	msr	PRIMASK, r3
}
 80029ac:	46c0      	nop			@ (mov r8, r8)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	21c0      	movs	r1, #192	@ 0xc0
 80029ba:	438a      	bics	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	f383 8810 	msr	PRIMASK, r3
}
 80029c8:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2220      	movs	r2, #32
 80029ce:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80029d0:	46c0      	nop			@ (mov r8, r8)
 80029d2:	46bd      	mov	sp, r7
 80029d4:	b006      	add	sp, #24
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08e      	sub	sp, #56	@ 0x38
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029e0:	f3ef 8310 	mrs	r3, PRIMASK
 80029e4:	617b      	str	r3, [r7, #20]
  return(result);
 80029e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80029ea:	2301      	movs	r3, #1
 80029ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	f383 8810 	msr	PRIMASK, r3
}
 80029f4:	46c0      	nop			@ (mov r8, r8)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4926      	ldr	r1, [pc, #152]	@ (8002a9c <UART_EndRxTransfer+0xc4>)
 8002a02:	400a      	ands	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	f383 8810 	msr	PRIMASK, r3
}
 8002a10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a12:	f3ef 8310 	mrs	r3, PRIMASK
 8002a16:	623b      	str	r3, [r7, #32]
  return(result);
 8002a18:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	f383 8810 	msr	PRIMASK, r3
}
 8002a26:	46c0      	nop			@ (mov r8, r8)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2101      	movs	r1, #1
 8002a34:	438a      	bics	r2, r1
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a3e:	f383 8810 	msr	PRIMASK, r3
}
 8002a42:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d118      	bne.n	8002a7e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a50:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a52:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a56:	2301      	movs	r3, #1
 8002a58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f383 8810 	msr	PRIMASK, r3
}
 8002a60:	46c0      	nop			@ (mov r8, r8)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2110      	movs	r1, #16
 8002a6e:	438a      	bics	r2, r1
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	f383 8810 	msr	PRIMASK, r3
}
 8002a7c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2280      	movs	r2, #128	@ 0x80
 8002a82:	2120      	movs	r1, #32
 8002a84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002a92:	46c0      	nop			@ (mov r8, r8)
 8002a94:	46bd      	mov	sp, r7
 8002a96:	b00e      	add	sp, #56	@ 0x38
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	fffffedf 	.word	0xfffffedf

08002aa0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b094      	sub	sp, #80	@ 0x50
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	2b20      	cmp	r3, #32
 8002ab4:	d06f      	beq.n	8002b96 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8002ab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab8:	225a      	movs	r2, #90	@ 0x5a
 8002aba:	2100      	movs	r1, #0
 8002abc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002abe:	f3ef 8310 	mrs	r3, PRIMASK
 8002ac2:	61bb      	str	r3, [r7, #24]
  return(result);
 8002ac4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ac8:	2301      	movs	r3, #1
 8002aca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f383 8810 	msr	PRIMASK, r3
}
 8002ad2:	46c0      	nop			@ (mov r8, r8)
 8002ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	493a      	ldr	r1, [pc, #232]	@ (8002bc8 <UART_DMAReceiveCplt+0x128>)
 8002ae0:	400a      	ands	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ae6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	f383 8810 	msr	PRIMASK, r3
}
 8002aee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002af0:	f3ef 8310 	mrs	r3, PRIMASK
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002afa:	2301      	movs	r3, #1
 8002afc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b00:	f383 8810 	msr	PRIMASK, r3
}
 8002b04:	46c0      	nop			@ (mov r8, r8)
 8002b06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2101      	movs	r1, #1
 8002b12:	438a      	bics	r2, r1
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b1c:	f383 8810 	msr	PRIMASK, r3
}
 8002b20:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b22:	f3ef 8310 	mrs	r3, PRIMASK
 8002b26:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b32:	f383 8810 	msr	PRIMASK, r3
}
 8002b36:	46c0      	nop			@ (mov r8, r8)
 8002b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2140      	movs	r1, #64	@ 0x40
 8002b44:	438a      	bics	r2, r1
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b4e:	f383 8810 	msr	PRIMASK, r3
}
 8002b52:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b56:	2280      	movs	r2, #128	@ 0x80
 8002b58:	2120      	movs	r1, #32
 8002b5a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d118      	bne.n	8002b96 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b64:	f3ef 8310 	mrs	r3, PRIMASK
 8002b68:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b6e:	2301      	movs	r3, #1
 8002b70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	f383 8810 	msr	PRIMASK, r3
}
 8002b78:	46c0      	nop			@ (mov r8, r8)
 8002b7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2110      	movs	r1, #16
 8002b86:	438a      	bics	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f383 8810 	msr	PRIMASK, r3
}
 8002b94:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b98:	2200      	movs	r2, #0
 8002b9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d108      	bne.n	8002bb6 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ba4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba6:	2258      	movs	r2, #88	@ 0x58
 8002ba8:	5a9a      	ldrh	r2, [r3, r2]
 8002baa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bac:	0011      	movs	r1, r2
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f7ff fb36 	bl	8002220 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002bb4:	e003      	b.n	8002bbe <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8002bb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f7fd fc53 	bl	8000464 <HAL_UART_RxCpltCallback>
}
 8002bbe:	46c0      	nop			@ (mov r8, r8)
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	b014      	add	sp, #80	@ 0x50
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	fffffeff 	.word	0xfffffeff

08002bcc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d10a      	bne.n	8002bfe <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2258      	movs	r2, #88	@ 0x58
 8002bec:	5a9b      	ldrh	r3, [r3, r2]
 8002bee:	085b      	lsrs	r3, r3, #1
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	0011      	movs	r1, r2
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f7ff fb12 	bl	8002220 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002bfc:	e003      	b.n	8002c06 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7ff fafd 	bl	8002200 <HAL_UART_RxHalfCpltCallback>
}
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b004      	add	sp, #16
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b086      	sub	sp, #24
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c20:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	2280      	movs	r2, #128	@ 0x80
 8002c26:	589b      	ldr	r3, [r3, r2]
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2280      	movs	r2, #128	@ 0x80
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b80      	cmp	r3, #128	@ 0x80
 8002c36:	d10a      	bne.n	8002c4e <UART_DMAError+0x40>
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b21      	cmp	r3, #33	@ 0x21
 8002c3c:	d107      	bne.n	8002c4e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2252      	movs	r2, #82	@ 0x52
 8002c42:	2100      	movs	r1, #0
 8002c44:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f7ff fea1 	bl	8002990 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2240      	movs	r2, #64	@ 0x40
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b40      	cmp	r3, #64	@ 0x40
 8002c5a:	d10a      	bne.n	8002c72 <UART_DMAError+0x64>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b22      	cmp	r3, #34	@ 0x22
 8002c60:	d107      	bne.n	8002c72 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	225a      	movs	r2, #90	@ 0x5a
 8002c66:	2100      	movs	r1, #0
 8002c68:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f7ff feb3 	bl	80029d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2284      	movs	r2, #132	@ 0x84
 8002c76:	589b      	ldr	r3, [r3, r2]
 8002c78:	2210      	movs	r2, #16
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	2184      	movs	r1, #132	@ 0x84
 8002c80:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	0018      	movs	r0, r3
 8002c86:	f7ff fac3 	bl	8002210 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c8a:	46c0      	nop			@ (mov r8, r8)
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b006      	add	sp, #24
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b084      	sub	sp, #16
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	225a      	movs	r2, #90	@ 0x5a
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2252      	movs	r2, #82	@ 0x52
 8002cac:	2100      	movs	r1, #0
 8002cae:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f7ff faac 	bl	8002210 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002cb8:	46c0      	nop			@ (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b004      	add	sp, #16
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8002ccc:	60bb      	str	r3, [r7, #8]
  return(result);
 8002cce:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f383 8810 	msr	PRIMASK, r3
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2140      	movs	r1, #64	@ 0x40
 8002cea:	438a      	bics	r2, r1
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f383 8810 	msr	PRIMASK, r3
}
 8002cf8:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	0018      	movs	r0, r3
 8002d0a:	f7ff fa71 	bl	80021f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d0e:	46c0      	nop			@ (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b006      	add	sp, #24
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002d1e:	46c0      	nop			@ (mov r8, r8)
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b002      	add	sp, #8
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <memset>:
 8002d26:	0003      	movs	r3, r0
 8002d28:	1882      	adds	r2, r0, r2
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d100      	bne.n	8002d30 <memset+0xa>
 8002d2e:	4770      	bx	lr
 8002d30:	7019      	strb	r1, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	e7f9      	b.n	8002d2a <memset+0x4>
	...

08002d38 <__libc_init_array>:
 8002d38:	b570      	push	{r4, r5, r6, lr}
 8002d3a:	2600      	movs	r6, #0
 8002d3c:	4c0c      	ldr	r4, [pc, #48]	@ (8002d70 <__libc_init_array+0x38>)
 8002d3e:	4d0d      	ldr	r5, [pc, #52]	@ (8002d74 <__libc_init_array+0x3c>)
 8002d40:	1b64      	subs	r4, r4, r5
 8002d42:	10a4      	asrs	r4, r4, #2
 8002d44:	42a6      	cmp	r6, r4
 8002d46:	d109      	bne.n	8002d5c <__libc_init_array+0x24>
 8002d48:	2600      	movs	r6, #0
 8002d4a:	f000 f819 	bl	8002d80 <_init>
 8002d4e:	4c0a      	ldr	r4, [pc, #40]	@ (8002d78 <__libc_init_array+0x40>)
 8002d50:	4d0a      	ldr	r5, [pc, #40]	@ (8002d7c <__libc_init_array+0x44>)
 8002d52:	1b64      	subs	r4, r4, r5
 8002d54:	10a4      	asrs	r4, r4, #2
 8002d56:	42a6      	cmp	r6, r4
 8002d58:	d105      	bne.n	8002d66 <__libc_init_array+0x2e>
 8002d5a:	bd70      	pop	{r4, r5, r6, pc}
 8002d5c:	00b3      	lsls	r3, r6, #2
 8002d5e:	58eb      	ldr	r3, [r5, r3]
 8002d60:	4798      	blx	r3
 8002d62:	3601      	adds	r6, #1
 8002d64:	e7ee      	b.n	8002d44 <__libc_init_array+0xc>
 8002d66:	00b3      	lsls	r3, r6, #2
 8002d68:	58eb      	ldr	r3, [r5, r3]
 8002d6a:	4798      	blx	r3
 8002d6c:	3601      	adds	r6, #1
 8002d6e:	e7f2      	b.n	8002d56 <__libc_init_array+0x1e>
 8002d70:	08002dd0 	.word	0x08002dd0
 8002d74:	08002dd0 	.word	0x08002dd0
 8002d78:	08002dd4 	.word	0x08002dd4
 8002d7c:	08002dd0 	.word	0x08002dd0

08002d80 <_init>:
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d82:	46c0      	nop			@ (mov r8, r8)
 8002d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d86:	bc08      	pop	{r3}
 8002d88:	469e      	mov	lr, r3
 8002d8a:	4770      	bx	lr

08002d8c <_fini>:
 8002d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d92:	bc08      	pop	{r3}
 8002d94:	469e      	mov	lr, r3
 8002d96:	4770      	bx	lr
