multiline_comment|/*&n; * arch/ppc/platforms/sandpoint_pci.c&n; * &n; * PCI setup routines for the Motorola SPS Sandpoint Test Platform&n; *&n; * Author: Mark A. Greer&n; *         mgreer@mvista.com&n; *&n; * 2000-2001 (c) MontaVista, Software, Inc.  This file is licensed under&n; * the terms of the GNU General Public License version 2.1.  This program&n; * is licensed &quot;as is&quot; without any warranty of any kind, whether express&n; * or implied.&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;asm/byteorder.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &lt;asm/mpc10x.h&gt;
macro_line|#include &quot;sandpoint.h&quot;
multiline_comment|/*&n; * Motorola SPS Sandpoint interrupt routing.&n; */
r_static
r_inline
r_int
DECL|function|sandpoint_map_irq
id|sandpoint_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; *&t;PCI IDSEL/INTPIN-&gt;INTLINE &n;&t; * &t;   A   B   C   D&n;&t; */
(brace
(brace
id|SANDPOINT_SIO_IRQ
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 11 - i8259 on Winbond */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 12 - unused */
macro_line|#ifdef CONFIG_SANDPOINT_X3
macro_line|#if 0&t;/* This is what it _should_ look like -- Dan */
(brace
l_int|17
comma
l_int|20
comma
l_int|19
comma
l_int|18
)brace
comma
multiline_comment|/* IDSEL 13 - PCI slot 1 */
(brace
l_int|18
comma
l_int|17
comma
l_int|20
comma
l_int|19
)brace
comma
multiline_comment|/* IDSEL 14 - PCI slot 2 */
(brace
l_int|19
comma
l_int|18
comma
l_int|17
comma
l_int|20
)brace
comma
multiline_comment|/* IDSEL 15 - PCI slot 3 */
(brace
l_int|20
comma
l_int|19
comma
l_int|18
comma
l_int|17
)brace
comma
multiline_comment|/* IDSEL 16 - PCI slot 4 */
macro_line|#else
(brace
l_int|18
comma
l_int|21
comma
l_int|20
comma
l_int|19
)brace
comma
multiline_comment|/* IDSEL 13 - PCI slot 1 */
(brace
l_int|19
comma
l_int|18
comma
l_int|21
comma
l_int|20
)brace
comma
multiline_comment|/* IDSEL 14 - PCI slot 2 */
(brace
l_int|20
comma
l_int|19
comma
l_int|18
comma
l_int|21
)brace
comma
multiline_comment|/* IDSEL 15 - PCI slot 3 */
(brace
l_int|21
comma
l_int|20
comma
l_int|19
comma
l_int|18
)brace
comma
multiline_comment|/* IDSEL 16 - PCI slot 4 */
macro_line|#endif
macro_line|#else
(brace
l_int|16
comma
l_int|19
comma
l_int|18
comma
l_int|17
)brace
comma
multiline_comment|/* IDSEL 13 - PCI slot 1 */
(brace
l_int|17
comma
l_int|16
comma
l_int|19
comma
l_int|18
)brace
comma
multiline_comment|/* IDSEL 14 - PCI slot 2 */
(brace
l_int|18
comma
l_int|17
comma
l_int|16
comma
l_int|19
)brace
comma
multiline_comment|/* IDSEL 15 - PCI slot 3 */
(brace
l_int|19
comma
l_int|18
comma
l_int|17
comma
l_int|16
)brace
comma
multiline_comment|/* IDSEL 16 - PCI slot 4 */
macro_line|#endif
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|11
comma
id|max_idsel
op_assign
l_int|16
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sandpoint_setup_winbond_83553
id|sandpoint_setup_winbond_83553
c_func
(paren
r_struct
id|pci_controller
op_star
id|hose
)paren
(brace
r_int
id|devfn
suffix:semicolon
multiline_comment|/*&n;&t; * Route IDE interrupts directly to the 8259&squot;s IRQ 14 &amp; 15.&n;&t; * We can&squot;t route the IDE interrupt to PCI INTC# or INTD# because those&n;&t; * woule interfere with the PMC&squot;s INTC# and INTD# lines.&n;&t; */
multiline_comment|/*&n;&t; * Winbond Fcn 0&n;&t; */
id|devfn
op_assign
id|PCI_DEVFN
c_func
(paren
l_int|11
comma
l_int|0
)paren
suffix:semicolon
id|early_write_config_byte
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x43
comma
multiline_comment|/* IDE Interrupt Routing Control */
l_int|0xef
)paren
suffix:semicolon
id|early_write_config_word
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x44
comma
multiline_comment|/* PCI Interrupt Routing Control */
l_int|0x0000
)paren
suffix:semicolon
multiline_comment|/* Want ISA memory cycles to be forwarded to PCI bus */
id|early_write_config_byte
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x48
comma
multiline_comment|/* ISA-to-PCI Addr Decoder Control */
l_int|0xf0
)paren
suffix:semicolon
multiline_comment|/* Enable RTC and Keyboard address locations.  */
id|early_write_config_byte
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x4d
comma
multiline_comment|/* Chip Select Control Register */
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* Enable Port 92.  */
id|early_write_config_byte
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x4e
comma
multiline_comment|/* AT System Control Register */
l_int|0x06
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Winbond Fcn 1&n;&t; */
id|devfn
op_assign
id|PCI_DEVFN
c_func
(paren
l_int|11
comma
l_int|1
)paren
suffix:semicolon
multiline_comment|/* Put IDE controller into native mode. */
id|early_write_config_byte
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x09
comma
multiline_comment|/* Programming interface Register */
l_int|0x8f
)paren
suffix:semicolon
multiline_comment|/* Init IRQ routing, enable both ports, disable fast 16 */
id|early_write_config_dword
c_func
(paren
id|hose
comma
l_int|0
comma
id|devfn
comma
l_int|0x40
comma
multiline_comment|/* IDE Control/Status Register */
l_int|0x00ff0011
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
r_int
DECL|function|sandpoint_exclude_device
id|sandpoint_exclude_device
c_func
(paren
id|u_char
id|bus
comma
id|u_char
id|devfn
)paren
(brace
r_if
c_cond
(paren
(paren
id|bus
op_eq
l_int|0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
id|SANDPOINT_HOST_BRIDGE_IDSEL
)paren
)paren
(brace
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
)brace
r_else
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
)brace
r_void
id|__init
DECL|function|sandpoint_find_bridges
id|sandpoint_find_bridges
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
r_if
c_cond
(paren
id|mpc10x_bridge_init
c_func
(paren
id|hose
comma
id|MPC10X_MEM_MAP_B
comma
id|MPC10X_MEM_MAP_B
comma
id|MPC10X_MAPB_EUMB_BASE
)paren
op_eq
l_int|0
)paren
(brace
multiline_comment|/* Do early winbond init, then scan PCI bus */
id|sandpoint_setup_winbond_83553
c_func
(paren
id|hose
)paren
suffix:semicolon
id|ppc_md.pci_exclude_device
op_assign
id|sandpoint_exclude_device
suffix:semicolon
id|hose-&gt;last_busno
op_assign
id|pciauto_bus_scan
c_func
(paren
id|hose
comma
id|hose-&gt;first_busno
)paren
suffix:semicolon
id|ppc_md.pcibios_fixup
op_assign
l_int|NULL
suffix:semicolon
id|ppc_md.pcibios_fixup_bus
op_assign
l_int|NULL
suffix:semicolon
id|ppc_md.pci_swizzle
op_assign
id|common_swizzle
suffix:semicolon
id|ppc_md.pci_map_irq
op_assign
id|sandpoint_map_irq
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;Bridge init failed&quot;
comma
l_int|0x100
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Host bridge init failed&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_return
suffix:semicolon
)brace
eof
