
*** Running vivado
    with args -log lite_32F_FFT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lite_32F_FFT_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lite_32F_FFT_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.runs/lite_32F_FFT_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.832 ; gain = 0.000 ; free physical = 1153 ; free virtual = 4651
Command: synth_design -top lite_32F_FFT_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18022
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2125.961 ; gain = 0.000 ; free physical = 1152 ; free virtual = 3653
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lite_32F_FFT_0_0' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ip/lite_32F_FFT_0_0/synth/lite_32F_FFT_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FFT' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT.v:12]
	Parameter ap_ST_fsm_state1 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 81'b000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 81'b000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 81'b000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 81'b000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 81'b000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 81'b000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 81'b000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 81'b000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 81'b000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 81'b000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 81'b000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 81'b000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 81'b000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 81'b000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 81'b000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 81'b000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 81'b000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 81'b000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 81'b000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 81'b000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 81'b000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 81'b000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 81'b000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 81'b000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 81'b000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 81'b000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 81'b000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 81'b000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 81'b000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 81'b000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 81'b000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 81'b000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 81'b000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 81'b000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 81'b000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 81'b000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 81'b000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 81'b000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 81'b000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 81'b000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 81'b000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 81'b000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 81'b000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 81'b000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 81'b000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 81'b000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 81'b000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 81'b000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 81'b000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 81'b000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 81'b000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 81'b000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 81'b000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 81'b000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 81'b000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 81'b000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 81'b000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 81'b000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 81'b000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 81'b000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 81'b000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 81'b001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 81'b010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 81'b100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_xin_M_real' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_xin_M_real.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_xin_M_real_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_xin_M_real.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_xin_M_real_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_xin_M_real.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FFT_xin_M_real_ram' (1#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_xin_M_real.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_xin_M_real' (2#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_xin_M_real.v:51]
INFO: [Synth 8-6157] synthesizing module 'FFT_prod_IN_M_real' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_prod_IN_M_real.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_prod_IN_M_real_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_prod_IN_M_real.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_prod_IN_M_real_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_prod_IN_M_real.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FFT_prod_IN_M_real_ram' (3#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_prod_IN_M_real.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_prod_IN_M_real' (4#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_prod_IN_M_real.v:55]
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUT0_M_rg8j' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT0_M_rg8j.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUT0_M_rg8j_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT0_M_rg8j.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_data_OUT0_M_rg8j_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT0_M_rg8j.v:26]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUT0_M_rg8j_ram' (5#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT0_M_rg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUT0_M_rg8j' (6#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT0_M_rg8j.v:53]
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUT1_M_ribs' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT1_M_ribs.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUT1_M_ribs_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT1_M_ribs.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_data_OUT1_M_ribs_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT1_M_ribs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUT1_M_ribs_ram' (7#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT1_M_ribs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUT1_M_ribs' (8#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_data_OUT1_M_ribs.v:40]
INFO: [Synth 8-6157] synthesizing module 'FFT_AXILiteS_s_axi' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 10'b0000000000 
	Parameter ADDR_GIE bound to: 10'b0000000100 
	Parameter ADDR_IER bound to: 10'b0000001000 
	Parameter ADDR_ISR bound to: 10'b0000001100 
	Parameter ADDR_WIN_MODE_DATA_0 bound to: 10'b0110000000 
	Parameter ADDR_WIN_MODE_CTRL bound to: 10'b0110000100 
	Parameter ADDR_DATA_IN_M_REAL_BASE bound to: 10'b0010000000 
	Parameter ADDR_DATA_IN_M_REAL_HIGH bound to: 10'b0011111111 
	Parameter ADDR_DATA_IN_M_IMAG_BASE bound to: 10'b0100000000 
	Parameter ADDR_DATA_IN_M_IMAG_HIGH bound to: 10'b0101111111 
	Parameter ADDR_DATA_OUT_M_REAL_BASE bound to: 10'b1000000000 
	Parameter ADDR_DATA_OUT_M_REAL_HIGH bound to: 10'b1001111111 
	Parameter ADDR_DATA_OUT_M_IMAG_BASE bound to: 10'b1010000000 
	Parameter ADDR_DATA_OUT_M_IMAG_HIGH bound to: 10'b1011111111 
	Parameter ADDR_MAG_OUT_BASE bound to: 10'b1100000000 
	Parameter ADDR_MAG_OUT_HIGH bound to: 10'b1101111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_AXILiteS_s_axi_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_AXILiteS_s_axi.v:742]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FFT_AXILiteS_s_axi_ram' (9#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_AXILiteS_s_axi.v:742]
INFO: [Synth 8-155] case statement is not full and has no default [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_AXILiteS_s_axi.v:406]
INFO: [Synth 8-6155] done synthesizing module 'FFT_AXILiteS_s_axi' (10#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_window' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state4 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state9 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state22 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Blackbkb' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Blackbkb.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Blackbkb_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Blackbkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mult_window_Blackbkb_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Blackbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Blackbkb_rom' (11#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Blackbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Blackbkb' (12#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Blackbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hamm32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hamm32.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hamm32_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hamm32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mult_window_Hamm32_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hamm32.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hamm32_rom' (13#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hamm32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hamm32' (14#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hamm32.v:52]
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hann32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hann32.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hann32_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hann32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mult_window_Hann32_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hann32.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hann32_rom' (15#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hann32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hann32' (16#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_Hann32.v:52]
INFO: [Synth 8-6157] synthesizing module 'mult_window_window' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_window.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_window_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_window.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_window_window_ram' (17#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_window.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_window' (18#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window_window.v:52]
INFO: [Synth 8-6157] synthesizing module 'FFT_fsub_32ns_32ncud' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_fsub_32ns_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_fsub_3_full_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fsub_3_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_fsub_3_full_dsp_32' (36#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFT_fsub_32ns_32ncud' (37#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_fsub_32ns_32ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFT_fadd_32ns_32ndEe' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_fadd_32ns_32ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_fadd_3_full_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fadd_3_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_fadd_3_full_dsp_32' (38#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFT_fadd_32ns_32ndEe' (39#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_fadd_32ns_32ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFT_fmul_32ns_32neOg' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_fmul_32ns_32neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_fmul_2_max_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fmul_2_max_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_fmul_2_max_dsp_32' (47#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFT_fmul_32ns_32neOg' (48#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_fmul_32ns_32neOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mult_window' (49#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/mult_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT0' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state22 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'FFT0_W_M_real' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_real.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT0_W_M_real_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_real.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT0_W_M_real_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_real.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FFT0_W_M_real_rom' (50#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_real.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT0_W_M_real' (51#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_real.v:39]
INFO: [Synth 8-6157] synthesizing module 'FFT0_W_M_imag' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_imag.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT0_W_M_imag_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_imag.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT0_W_M_imag_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_imag.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FFT0_W_M_imag_rom' (52#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_imag.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT0_W_M_imag' (53#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0_W_M_imag.v:39]
INFO: [Synth 8-6157] synthesizing module 'FFT_faddfsub_32nsfYi' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_faddfsub_32nsfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_faddfsub_3_full_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_faddfsub_3_full_dsp_32.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_faddfsub_3_full_dsp_32' (54#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/ip/FFT_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'FFT_faddfsub_32nsfYi' (55#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT_faddfsub_32nsfYi.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0.v:1058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0.v:1060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'FFT0' (56#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT0.v:10]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/bitreverse.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (57#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/bitreverse.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (58#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ipshared/971f/hdl/verilog/FFT.v:12]
INFO: [Synth 8-6155] done synthesizing module 'lite_32F_FFT_0_0' (59#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ip/lite_32F_FFT_0_0/synth/lite_32F_FFT_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2217.832 ; gain = 91.871 ; free physical = 990 ; free virtual = 3561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 2235.645 ; gain = 109.684 ; free physical = 971 ; free virtual = 3553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 2235.645 ; gain = 109.684 ; free physical = 971 ; free virtual = 3553
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2241.582 ; gain = 0.000 ; free physical = 874 ; free virtual = 3477
INFO: [Netlist 29-17] Analyzing 988 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ip/lite_32F_FFT_0_0/constraints/FFT_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.srcs/sources_1/bd/lite_32F/ip/lite_32F_FFT_0_0/constraints/FFT_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.runs/lite_32F_FFT_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.runs/lite_32F_FFT_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2397.395 ; gain = 0.000 ; free physical = 889 ; free virtual = 3503
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  FDE => FDRE: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2407.301 ; gain = 9.906 ; free physical = 877 ; free virtual = 3493
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 930 ; free virtual = 3568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 930 ; free virtual = 3568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.runs/lite_32F_FFT_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 930 ; free virtual = 3568
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'FFT_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'FFT_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "FFT_prod_IN_M_real_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FFT_data_OUT0_M_rg8j_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FFT_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'FFT_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'FFT_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "mult_window_window_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:27 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 908 ; free virtual = 3565
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "inst/prod_IN_M_real_U/FFT_prod_IN_M_real_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/prod_IN_M_imag_U/FFT_prod_IN_M_real_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/data_OUT0_M_real_U/FFT_data_OUT0_M_rg8j_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/data_OUT0_M_imag_U/FFT_data_OUT0_M_rg8j_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_real/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_imag/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_real/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_imag/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_AXILiteS_s_axi_U/int_mag_OUT/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_mult_window_fu_2214/window_U/mult_window_window_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:10 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 942 ; free virtual = 3705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:26 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1438 ; free virtual = 4303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:33 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 2226 ; free virtual = 5111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_real_U/FFT_prod_IN_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_real_U/FFT_prod_IN_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_imag_U/FFT_prod_IN_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_imag_U/FFT_prod_IN_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_real_U/FFT_data_OUT0_M_rg8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_imag_U/FFT_data_OUT0_M_rg8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_real_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_imag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xout_mag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xout_mag_U/FFT_data_OUT1_M_ribs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_real/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_real/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_imag/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_data_IN_M_imag/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_real/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_data_OUT_M_imag/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FFT_AXILiteS_s_axi_U/int_mag_OUT/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:46 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1688 ; free virtual = 4841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:54 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1479 ; free virtual = 4652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:54 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1479 ; free virtual = 4652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:57 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1440 ; free virtual = 4618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:57 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1440 ; free virtual = 4618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:57 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1439 ; free virtual = 4617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:57 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1439 ; free virtual = 4617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    52|
|2     |DSP48E1  |    52|
|7     |LUT1     |    48|
|8     |LUT2     |   363|
|9     |LUT3     |  1053|
|10    |LUT4     |   998|
|11    |LUT5     |   824|
|12    |LUT6     |  1257|
|13    |MUXCY    |   632|
|14    |MUXF7    |     4|
|15    |RAMB18E1 |    11|
|16    |RAMB36E1 |    12|
|21    |SRL16E   |    30|
|22    |XORCY    |   230|
|23    |FDE      |    24|
|24    |FDRE     |  4232|
|25    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:57 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1439 ; free virtual = 4617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:46 . Memory (MB): peak = 2407.301 ; gain = 109.684 ; free physical = 1515 ; free virtual = 4694
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:58 . Memory (MB): peak = 2407.301 ; gain = 281.340 ; free physical = 1515 ; free virtual = 4694
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2407.301 ; gain = 0.000 ; free physical = 1564 ; free virtual = 4752
INFO: [Netlist 29-17] Analyzing 1017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2428.301 ; gain = 0.000 ; free physical = 1399 ; free virtual = 4601
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 170 instances
  FDE => FDRE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:46 ; elapsed = 00:03:19 . Memory (MB): peak = 2428.301 ; gain = 302.469 ; free physical = 1515 ; free virtual = 4738
INFO: [Common 17-1381] The checkpoint '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.runs/lite_32F_FFT_0_0_synth_1/lite_32F_FFT_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lite_32F_FFT_0_0, cache-ID = a4d5fc5659124775
INFO: [Coretcl 2-1174] Renamed 974 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/FFT32v2.9_axis/FFT32v2.9_axis.runs/lite_32F_FFT_0_0_synth_1/lite_32F_FFT_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lite_32F_FFT_0_0_utilization_synth.rpt -pb lite_32F_FFT_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 11:28:10 2021...
