#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  2 17:31:57 2020
# Process ID: 102247
# Current directory: /home/caohy/Downloads/kcu_10gbaser_tpu
# Command line: vivado
# Log file: /home/caohy/Downloads/kcu_10gbaser_tpu/vivado.log
# Journal file: /home/caohy/Downloads/kcu_10gbaser_tpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dell/Desktop/board_test/kcu_10gbaser_tpu' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/caohy/Downloads/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v', nor could it be found using path '/home/caohy/Downloads/kcu_10gbaser_tpu/C:/Users/dell/Desktop/board_test/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/caohy/Downloads/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon', nor could it be found using path '/home/caohy/Downloads/kcu_10gbaser_tpu/C:/Users/dell/Desktop/board_test/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/caohy/Downloads/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 6853.949 ; gain = 259.492 ; free physical = 34337 ; free virtual = 60324
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/sim/ddc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/sim/ila_layer1_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_layer1_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch1_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/sim/bd_0423.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/sim/bd_0423_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/bd_0423_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/sim/mac_phy_system_ila_mac_phy1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_system_ila_mac_phy1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-311] analyzing module mac_phy_ch1_imp_OVJPU8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_data_loopback_fifo/sim/bb_data_loopback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_data_loopback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_clock_mm_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_clock_mm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_calc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_insert_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/eth_performance_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_performance_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/hdl/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sync_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_axi_lite_ipif
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pselect_f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_slave_attachment
INFO: [VRFC 10-2458] undeclared symbol dpto_cntr_ld_en, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:571]
INFO: [VRFC 10-2458] undeclared symbol dpto_cnt_en, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:572]
INFO: [VRFC 10-2458] undeclared symbol timeout_i, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:588]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/user_registers_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_registers_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:218]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:87]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_1
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:216]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:86]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tdata0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tkeep0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tvalid0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tlast0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tuser0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tready0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:192]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu10gbaser_tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/sim/dds_ri.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_ri'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/sim/add_duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_duc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/sim/mult_duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_duc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sim/sub_duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_duc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/sim/dds_125m_q.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_125m_q'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/sim/dds_125m_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_125m_i'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/sim/rs_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/sim/rs_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:253]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:251]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2389]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2486]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2662]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2694]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2706]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2882]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:3844]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:122]
WARNING: [VRFC 10-5021] port 'm_axis_stat_tdata' is not connected on this instance [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_consts
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv_comp
Compiling package rs_decoder_v9_0_17.dec_pkg
Compiling package rs_decoder_v9_0_17.dec_comps_pkg
Compiling package ieee.std_logic_unsigned
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_axi_stream_gen_sv
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_clock_mm_clk_wiz
Compiling module xil_defaultlib.tpu_clock_mm
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_data_loopback_fifo
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.eth_performance_monitor(AXIS_TKE...
Compiling module xil_defaultlib.tgm_address_decoder(C_NUM_ADDRES...
Compiling module xil_defaultlib.counter_f(C_NUM_BITS=6)
Compiling module xil_defaultlib.tgm_slave_attachment(C_NUM_ADDRE...
Compiling module xil_defaultlib.tgm_axi_lite_ipif(C_S_AXI_MIN_SI...
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.user_registers_slave(C_S_AXI_MIN...
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=3...
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=8...
Compiling module xil_defaultlib.synchronizer_simple
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=1...
Compiling module xil_defaultlib.sync_registers
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.axi_stream_gen_mon_1(XIL_MAC_ID_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ch1_imp_OVJPU8
Compiling module xil_defaultlib.bd_0423_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_0423_g_inst_0
Compiling module xil_defaultlib.bd_0423_ila_lib_0
Compiling module xil_defaultlib.bd_0423
Compiling module xil_defaultlib.mac_phy_system_ila_mac_phy1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.data_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.ila_layer1_receive
Compiling module xil_defaultlib.eqam
Compiling module xil_defaultlib.descrambler
Compiling module xil_defaultlib.deintrlv
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity rs_toolbox_v9_0_8.rs_ifx_slave [\rs_ifx_slave(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,depth=4,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,depth=4)...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_d [\cntre_d(width=8)\]
Compiling architecture synth of entity rs_decoder_v9_0_17.sampler [\sampler(c_evaluation=1,c_num_ch...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=5,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,38,((2,(3,6,...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,19,((3,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,135,((3,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,205,((4,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,232,((4,(1,2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,116,((3,(2,3...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,58,((3,(3,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,29,((4,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,128,((4,(1,5...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,64,((3,(2,6,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,32,((2,(3,7,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,16,((1,(4,-2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,8,((1,(5,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,4,((1,(6,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,2,((1,(7,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(instance_name="sbd1",...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_has_scl...]
Compiling architecture synth of entity rs_decoder_v9_0_17.syndrome [\syndrome(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=5,use_count_to=tr...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=4,use_count_to=tr...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_s...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=tru...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=fal...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit [\sr_length_unit(w=5,c_has_ce=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_sync_en...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.dp_syncmem [\dp_syncmem(width=8,reqd_depth=9...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=4,c_has_ce=0,c_s...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_lt_ge_gt_le [\c_compare_lt_ge_gt_le(c_data_ty...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_carry_structure [\c_compare_carry_structure(c_dat...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_lt [\comp_lt(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=16,m...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.ud_cntre [\ud_cntre(c_xdevicefamily="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=0,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(q_mode=0,c_family="ki...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=2,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=2,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=3,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=4,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=5,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=6,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=7,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=8,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=9,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmul [\gfmul(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=10,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac_mul [\gfmac_mul(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac [\gfmac(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=5,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_decoder_v9_0_17.bma [\bma(c_k=239,c_n=255,c_polynomia...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=3,use_count_to=tr...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_ainit_v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_decoder_v9_0_17.chien [\chien(c_polynomial=285,c_symbol...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_sync_fifo [\rs_sync_fifo(c_family="kintexu"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(c_xdevicefamily="kint...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_b [\cntre_b(c_xdevicefamily="kintex...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq_var [\comp_neq_var(width=5,q_mode=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_mem [\rs_mem(c_family="kintexu",c_xde...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=256,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinvrom [\gfinvrom(width=8,inverse_of=(0,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinv [\gfinv(symbol_width=8,polynomial...]
Compiling architecture synth of entity rs_decoder_v9_0_17.forney [\forney(c_num_channels=1,c_polyn...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_main [\rs_decoder_main(c_has_aclken=0,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_axi_wrapper [\rs_decoder_axi_wrapper(c_has_ac...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv [\rs_decoder_v9_0_17_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17 [\rs_decoder_v9_0_17(c_has_areset...]
Compiling architecture rs_decoder_arch of entity xil_defaultlib.rs_decoder [rs_decoder_default]
Compiling module xil_defaultlib.crc_detector
Compiling module xil_defaultlib.mac_deblock
Compiling module xil_defaultlib.layer1_receive_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_ri_arch of entity xil_defaultlib.dds_ri [dds_ri_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_rq_arch of entity xil_defaultlib.dds_rq [dds_rq_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_ddc_arch of entity xil_defaultlib.mult_ddc [mult_ddc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_ddc_arch of entity xil_defaultlib.add_ddc [add_ddc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_ddc_arch of entity xil_defaultlib.sub_ddc [sub_ddc_default]
Compiling module xil_defaultlib.ddc_out_fifo
Compiling module xil_defaultlib.ddc
Compiling module xil_defaultlib.radio_receive_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.kcu10gbaser_tpu_top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:07 . Memory (MB): peak = 412.883 ; gain = 0.000 ; free physical = 32002 ; free virtual = 57990
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  2 17:34:54 2020...
run_program: Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 7456.934 ; gain = 0.000 ; free physical = 34271 ; free virtual = 60259
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_0423.protoinst" -protoinst "protoinst_files/mac_phy.protoinst" -view {/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/axi_stram_gen_mon0.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
open_wave_config /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/axi_stram_gen_mon0.wcfg
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/clk was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe0 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe1 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe2 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe3 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe4 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe5 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe6 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe7 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe8 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe9 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe10 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe11 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe12 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe13 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe14 was not found in the design.
WARNING: Simulation object /tb/kcu10gbaser_tpu_top/tpu/layer1/layer1_transmit/ila_layer1_transfer/probe15 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300us
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:15 . Memory (MB): peak = 7456.934 ; gain = 0.000 ; free physical = 34115 ; free virtual = 60105
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 7456.934 ; gain = 0.000 ; free physical = 34115 ; free virtual = 60105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300us
launch_simulation: Time (s): cpu = 00:02:14 ; elapsed = 00:03:04 . Memory (MB): peak = 7456.934 ; gain = 0.000 ; free physical = 34116 ; free virtual = 60105
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_aclk0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tdata0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tkeep0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tvalid0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tlast0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tuser0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tready0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_aclk0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tdata0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tkeep0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tvalid0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tlast0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tuser0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tready0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv: file does not exist.
run: Time (s): cpu = 00:00:33 ; elapsed = 00:02:56 . Memory (MB): peak = 7456.934 ; gain = 0.000 ; free physical = 34092 ; free virtual = 60090
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tdata_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tkeep_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tvalid_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tlast_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tuser_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tready_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tdata_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tkeep_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tvalid_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tlast_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tuser_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tready_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tdata_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tkeep_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tvalid_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tlast_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tuser_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tready_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tdata_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tkeep_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tvalid_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tlast_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tuser_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tready_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tranfer_state_right}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:58 ; elapsed = 00:04:57 . Memory (MB): peak = 7607.410 ; gain = 0.000 ; free physical = 34012 ; free virtual = 60014
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/data_transfer/aclk}} {{/tb/kcu10gbaser_tpu_top/data_transfer/reset}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tdata_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tkeep_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tvalid_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tlast_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tuser_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tready_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tdata_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tkeep_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tvalid_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tlast_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tuser_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tready_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tdata_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tkeep_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tvalid_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tlast_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tuser_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/rx_axis_tready_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tdata_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tkeep_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tvalid_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tlast_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tuser_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tx_axis_tready_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tranfer_state_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/pkg_cnt_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/lane2_pkg_dat_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/lane2_pkg_dat8_right}} {{/tb/kcu10gbaser_tpu_top/data_transfer/lane2_i}} {{/tb/kcu10gbaser_tpu_top/data_transfer/pkg_cnt_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/lane2_pkg_dat_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/lane2_pkg_dat8_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tranfer_state_left}} {{/tb/kcu10gbaser_tpu_top/data_transfer/tranfer_pkg_cnt_left}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:34 ; elapsed = 00:02:42 . Memory (MB): peak = 7607.410 ; gain = 0.000 ; free physical = 33959 ; free virtual = 59962
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_0_tdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_0_tkeep}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_0_tlast}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_0_tready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_0_tuser}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_0_tvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_1_tdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_1_tkeep}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_1_tlast}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_1_tready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_1_tuser}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/s_axis_tx_1_tvalid}} 
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_0_tdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_0_tkeep}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_0_tlast}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_0_tuser}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_0_tvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_1_tdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_1_tkeep}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_1_tlast}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_1_tuser}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/m_axis_rx_1_tvalid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_281  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_561  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29239  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29348  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:40 ; elapsed = 00:02:57 . Memory (MB): peak = 8122.441 ; gain = 0.000 ; free physical = 34233 ; free virtual = 59803
close [ open /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/debounce_reset.sv w ]
add_files /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/debounce_reset.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:14:48 ; elapsed = 00:00:08 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34570 ; free virtual = 60133
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:218]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:87]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_1
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:216]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:86]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tdata0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tkeep0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tvalid0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tlast0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tuser0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tready0' is not allowed [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:192]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu10gbaser_tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34560 ; free virtual = 60123
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_stat_tready' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:253]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:251]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2389]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2486]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2662]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2694]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2706]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2882]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:3844]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:122]
WARNING: [VRFC 10-5021] port 'm_axis_stat_tdata' is not connected on this instance [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_consts
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv_comp
Compiling package rs_decoder_v9_0_17.dec_pkg
Compiling package rs_decoder_v9_0_17.dec_comps_pkg
Compiling package ieee.std_logic_unsigned
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_axi_stream_gen_sv
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_clock_mm_clk_wiz
Compiling module xil_defaultlib.tpu_clock_mm
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_data_loopback_fifo
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.eth_performance_monitor(AXIS_TKE...
Compiling module xil_defaultlib.tgm_address_decoder(C_NUM_ADDRES...
Compiling module xil_defaultlib.counter_f(C_NUM_BITS=6)
Compiling module xil_defaultlib.tgm_slave_attachment(C_NUM_ADDRE...
Compiling module xil_defaultlib.tgm_axi_lite_ipif(C_S_AXI_MIN_SI...
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.user_registers_slave(C_S_AXI_MIN...
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=3...
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=8...
Compiling module xil_defaultlib.synchronizer_simple
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=1...
Compiling module xil_defaultlib.sync_registers
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.axi_stream_gen_mon_1(XIL_MAC_ID_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ch1_imp_OVJPU8
Compiling module xil_defaultlib.bd_0423_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_0423_g_inst_0
Compiling module xil_defaultlib.bd_0423_ila_lib_0
Compiling module xil_defaultlib.bd_0423
Compiling module xil_defaultlib.mac_phy_system_ila_mac_phy1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.data_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.ila_layer1_receive
Compiling module xil_defaultlib.eqam
Compiling module xil_defaultlib.descrambler
Compiling module xil_defaultlib.deintrlv
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity rs_toolbox_v9_0_8.rs_ifx_slave [\rs_ifx_slave(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,depth=4,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,depth=4)...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_d [\cntre_d(width=8)\]
Compiling architecture synth of entity rs_decoder_v9_0_17.sampler [\sampler(c_evaluation=1,c_num_ch...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=5,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,38,((2,(3,6,...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,19,((3,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,135,((3,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,205,((4,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,232,((4,(1,2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,116,((3,(2,3...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,58,((3,(3,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,29,((4,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,128,((4,(1,5...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,64,((3,(2,6,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,32,((2,(3,7,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,16,((1,(4,-2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,8,((1,(5,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,4,((1,(6,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,2,((1,(7,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(instance_name="sbd1",...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_has_scl...]
Compiling architecture synth of entity rs_decoder_v9_0_17.syndrome [\syndrome(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=5,use_count_to=tr...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=4,use_count_to=tr...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_s...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=tru...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=fal...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit [\sr_length_unit(w=5,c_has_ce=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_sync_en...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.dp_syncmem [\dp_syncmem(width=8,reqd_depth=9...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=4,c_has_ce=0,c_s...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_lt_ge_gt_le [\c_compare_lt_ge_gt_le(c_data_ty...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_carry_structure [\c_compare_carry_structure(c_dat...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_lt [\comp_lt(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=16,m...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.ud_cntre [\ud_cntre(c_xdevicefamily="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=0,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(q_mode=0,c_family="ki...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=2,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=2,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=3,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=4,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=5,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=6,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=7,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=8,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=9,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmul [\gfmul(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=10,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac_mul [\gfmac_mul(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac [\gfmac(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=5,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_decoder_v9_0_17.bma [\bma(c_k=239,c_n=255,c_polynomia...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=3,use_count_to=tr...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_ainit_v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_decoder_v9_0_17.chien [\chien(c_polynomial=285,c_symbol...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_sync_fifo [\rs_sync_fifo(c_family="kintexu"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(c_xdevicefamily="kint...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_b [\cntre_b(c_xdevicefamily="kintex...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq_var [\comp_neq_var(width=5,q_mode=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_mem [\rs_mem(c_family="kintexu",c_xde...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=256,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinvrom [\gfinvrom(width=8,inverse_of=(0,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinv [\gfinv(symbol_width=8,polynomial...]
Compiling architecture synth of entity rs_decoder_v9_0_17.forney [\forney(c_num_channels=1,c_polyn...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_main [\rs_decoder_main(c_has_aclken=0,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_axi_wrapper [\rs_decoder_axi_wrapper(c_has_ac...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv [\rs_decoder_v9_0_17_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17 [\rs_decoder_v9_0_17(c_has_areset...]
Compiling architecture rs_decoder_arch of entity xil_defaultlib.rs_decoder [rs_decoder_default]
Compiling module xil_defaultlib.crc_detector
Compiling module xil_defaultlib.mac_deblock
Compiling module xil_defaultlib.layer1_receive_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_ri_arch of entity xil_defaultlib.dds_ri [dds_ri_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_rq_arch of entity xil_defaultlib.dds_rq [dds_rq_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_ddc_arch of entity xil_defaultlib.mult_ddc [mult_ddc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_ddc_arch of entity xil_defaultlib.add_ddc [add_ddc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_ddc_arch of entity xil_defaultlib.sub_ddc [sub_ddc_default]
Compiling module xil_defaultlib.ddc_out_fifo
Compiling module xil_defaultlib.ddc
Compiling module xil_defaultlib.radio_receive_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.kcu10gbaser_tpu_top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:01:27 ; elapsed = 00:00:45 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34558 ; free virtual = 60121
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34558 ; free virtual = 60121
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:48 ; elapsed = 00:03:47 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34422 ; free virtual = 59992
relaunch_xsim_kernel: Time (s): cpu = 00:00:48 ; elapsed = 00:03:48 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34422 ; free virtual = 59992
relaunch_sim: Time (s): cpu = 00:17:13 ; elapsed = 00:04:50 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34422 ; free virtual = 59992
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:41 ; elapsed = 00:03:19 . Memory (MB): peak = 8296.102 ; gain = 0.000 ; free physical = 34360 ; free virtual = 59933
set_param general.maxthreads 32
32
restart
INFO: [Simtcl 6-17] Simulation restarted
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 00:45:50 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
[Tue Nov  3 00:45:50 2020] Launched impl_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 01:15:16 2020] Launched impl_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/runme.log
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tdata0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tkeep0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tvalid0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tlast0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tuser0}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_back_rx_axis_tready0}} 
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tdata1}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tkeep1}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tvalid1}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tlast1}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tuser1}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_rx_axis_tready1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:01:08 ; elapsed = 00:05:41 . Memory (MB): peak = 8329.121 ; gain = 0.000 ; free physical = 33778 ; free virtual = 59723
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 01:36:23 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
[Tue Nov  3 01:36:23 2020] Launched impl_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/runme.log
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/hdl/axi_utils_v2_0_vh_rfs.vhd:3842]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/hdl/axi_utils_v2_0_vh_rfs.vhd:3842]
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 01:59:20 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
[Tue Nov  3 01:59:20 2020] Launched impl_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/runme.log
