<module name="DSS0_VP2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS0_VP_CONFIG" acronym="DSS0_VP_CONFIG" offset="0x0" width="32" description="The register configures the Display Controller module for the VP output. Shadow register.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="COLORCONVPOS" width="1" begin="26" end="26" resetval="0x0" description="Determines the position of the COLORCONV module 0h = CSC block is after GAMMA correction 1h = CSC block is before GAMMA correction" range="" rwaccess="RW"/>
    <bitfield id="FULLRANGE" width="1" begin="25" end="25" resetval="0x0" description="Color Space Conversion full range setting 0h = Limited range selected. 1h = Full range selected." range="" rwaccess="RW"/>
    <bitfield id="COLORCONVENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable the color space conversion. The coefficients and offsets used are all programmable and controlled by CSC_COEF* registers 0h = Disable Color Space Conversion RGB to YUV 1h = Enable Color Space Conversion RGB to YUV" range="" rwaccess="RW"/>
    <bitfield id="FIDFIRST" width="1" begin="23" end="23" resetval="0x0" description="Selects the first field to output in case of interlace mode. In case of progressive mode, the value is not used 0h = First field is even. 1h = Odd field is first." range="" rwaccess="RW"/>
    <bitfield id="OUTPUTMODEENABLE" width="1" begin="22" end="22" resetval="0x0" description="Selects between progressive and interlace mode for the VP output 0h = Progressive mode selected. 1h = Interlace mode selected." range="" rwaccess="RW"/>
    <bitfield id="BT1120ENABLE" width="1" begin="21" end="21" resetval="0x0" description="Selects BT.1120 format on the VP output. It is not possible to enable BT.656 and BT.1120 at the same time one the same LCD output 0h = BT.1120 is disabled. 1h = BT.1120 is enabled." range="" rwaccess="RW"/>
    <bitfield id="BT656ENABLE" width="1" begin="20" end="20" resetval="0x0" description="Selects BT.656 format on the VP output. It is not possible to enable BT.656 and BT.1120 at the same time one the same LCD output 0h = BT.656 is disabled. 1h = BT.656 is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BUFFERHANDSHAKE" width="1" begin="16" end="16" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="CPR" width="1" begin="15" end="15" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="EXTERNALSYNCEN" width="1" begin="8" end="8" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="VSYNCGATED" width="1" begin="7" end="7" resetval="0x0" description="VSYNC Gated Enabled [VP output]. Shadow bit-field 0h = VSYNC Gated Disabled 1h = VSYNC Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="HSYNCGATED" width="1" begin="6" end="6" resetval="0x0" description="HSYNC Gated Enabled [VP output]. Shadow bit-field 0h = HSYNC Gated Disabled 1h = HSYNC Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="PIXELCLOCKGATED" width="1" begin="5" end="5" resetval="0x0" description="Pixel Clock Gated Enabled [VP output]. Shadow bit-field 0h = Pixel Clock Gated Disabled 1h = Pixel Clock Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="PIXELDATAGATED" width="1" begin="4" end="4" resetval="0x0" description="Pixel Data Gated Enabled [VP output]. Shadow bit-field 0h = Pixel Data Gated Disabled 1h = Pixel Data Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="HDMIMODE" width="1" begin="3" end="3" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="GAMMAENABLE" width="1" begin="2" end="2" resetval="0x0" description="Enable the gamma Shadow bit-field 0h = Gamma disabled 1h = Gamma enabled" range="" rwaccess="RW"/>
    <bitfield id="DATAENABLEGATED" width="1" begin="1" end="1" resetval="0x0" description="DE Gated Enable Shadow bit-field 0h = DE signal is not gated 1h = DE signal is gated." range="" rwaccess="RW"/>
    <bitfield id="PIXELGATED" width="1" begin="0" end="0" resetval="0x0" description="Pixel Gated Enable. Shadow bit-field 0h = Pixel clock always toggles - only in TFT mode 1h = Pixel clock only toggles when there is valid data to display - only in TFT mode" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CONTROL" acronym="DSS0_VP_CONTROL" offset="0x4" width="32" description="The register configures the Display Controller module for the VP output">
    <bitfield id="SPATIALTEMPORALDITHERINGFRAMES" width="2" begin="31" end="30" resetval="0x0" description="Spatial/Temporal dithering number of frames for the VP output. Shadow bit-field. 0h = Spatial only 1h = Spatial and temporal over 2 frames 2h = Spatial and temporal over 4 frames 3h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="" rwaccess="R"/>
    <bitfield id="TDMUNUSEDBITS" width="2" begin="26" end="25" resetval="0x0" description="State of unused bits [TDM mode only] for the VP output. Shadow bit-field. 0h = low level 1h = high level 2h = unchanged from previous state 3h = reserved" range="" rwaccess="RW"/>
    <bitfield id="TDMCYCLEFORMAT" width="2" begin="24" end="23" resetval="0x0" description="Cycle format [TDM mode only] for the VP output. Shadow bit-field. 0h = 1 cycle for 1 pixel 1h = 2 cycles for 1 pixel 2h = 3 cycles for 1 pixel 3h = 3 cycles for 2 pixels" range="" rwaccess="RW"/>
    <bitfield id="TDMPARALLELMODE" width="2" begin="22" end="21" resetval="0x0" description="Output Interface width [TDM mode only] for the VP output. Shadow bit-field. 0h = 8-bit parallel output interface selected 1h = 9-bit parallel output interface selected 2h = 12-bit parallel output interface selected 3h = 16-bit parallel output interface selected" range="" rwaccess="RW"/>
    <bitfield id="TDMENABLE" width="1" begin="20" end="20" resetval="0x0" description="Enable the multiple cycle format for the VP output. Shadow bit-field. 0h = TDM disabled 1h = TDM enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HT" width="3" begin="16" end="14" resetval="0x0" description="Hold Time for output. Shadow bit-field. Encoded value [from 1 to 8] to specify the number of external digital clock periods to hold the data [programmed value = value minus one]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STALLMODE" width="1" begin="11" end="11" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="DATALINES" width="3" begin="10" end="8" resetval="0x0" description="Width of the data bus on VP output. Shadow bit-field. 0h = 12-bit output aligned on the LSB of the pixel data interface 1h = 16-bit output aligned on the LSB of the pixel data interface 2h = 18-bit output aligned on the LSB of the pixel data interface 3h = 24-bit output aligned on the LSB of the pixel data interface 4h = 30-bit output aligned on the LSB of the pixel data interface 5h = 36-bit output aligned on the LSB of the pixel data interface" range="" rwaccess="RW"/>
    <bitfield id="STDITHERENABLE" width="1" begin="7" end="7" resetval="0x0" description="Spatial Temporal dithering enable for the VP output. Shadow bit-field. 0h = Spatial/Temporal dithering logic disabled 1h = Spatial/Temporal dithering logic enabled" range="" rwaccess="RW"/>
    <bitfield id="DPIENABLE" width="1" begin="6" end="6" resetval="0x1" description="Enable the DPI output. wr:immediate 0h = DPI output disabled 1h = DPI output enabled" range="" rwaccess="RW"/>
    <bitfield id="GOBIT" width="1" begin="5" end="5" resetval="0x0" description="GO Command for the VP output. It is used to synchronize the pipelines associated with the VP output wr:immediate 0h = The hardware has finished the synchronization 1h = Software has requested for synchronization after register updates and the hardware has not finished the synchronization" range="" rwaccess="RW"/>
    <bitfield id="M8B" width="1" begin="4" end="4" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="STN" width="1" begin="3" end="3" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="MONOCOLOR" width="1" begin="2" end="2" resetval="0x0" description="Deprecated. Always write 0" range="" rwaccess="RW"/>
    <bitfield id="VPPROGLINENUMBERMODULO" width="1" begin="1" end="1" resetval="0x0" description="Enable the modulo of the line number interrupt generation 0h = Disable modulo 1h = Enable Modulo" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable the video port output. wr:immediate 0h = LCD output disabled-at the end of the frame when the bit is reset 1h = LCD output enabled" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CSC_COEF0" acronym="DSS0_VP_CSC_COEF0" offset="0x8" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C01" width="11" begin="26" end="16" resetval="0x0" description="C01 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C00" width="11" begin="10" end="0" resetval="0x0" description="C00 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CSC_COEF1" acronym="DSS0_VP_CSC_COEF1" offset="0xC" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C10" width="11" begin="26" end="16" resetval="0x0" description="C10 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C02" width="11" begin="10" end="0" resetval="0x0" description="C02 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CSC_COEF2" acronym="DSS0_VP_CSC_COEF2" offset="0x10" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C12" width="11" begin="26" end="16" resetval="0x0" description="C12 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C11" width="11" begin="10" end="0" resetval="0x0" description="C11 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_DATA_CYCLE_0" acronym="DSS0_VP_DATA_CYCLE_0" offset="0x14" width="32" description="The register configures the output data format over up to 3 cycles. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel 2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel 2 [value from 0 to 16 bits]. The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel 1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel 1 [value from 0 to 16 bits]. The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_DATA_CYCLE_1" acronym="DSS0_VP_DATA_CYCLE_1" offset="0x18" width="32" description="The register configures the output data format over up to 3 cycles. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel 2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel 2 [value from 0 to 16 bits]. The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel 1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits Number of bits from the pixel 1 [value from 0 to 16 bits]. The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_DATA_CYCLE_2" acronym="DSS0_VP_DATA_CYCLE_2" offset="0x1C" width="32" description="The register configures the output data format over up to 3 cycles. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel 2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel 2 [value from 0 to 16 bits]. The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel 1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel 1 [value from 0 to 16 bits]. The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_LINE_NUMBER" acronym="DSS0_VP_LINE_NUMBER" offset="0x44" width="32" description="The register indicates the panel display line number for the interrupt and the DMA request. Shadow register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINENUMBER" width="12" begin="11" end="0" resetval="0x0" description="LCD panel line number programming. LCD line number defines the line on which the programmable interrupt is generated and the DMA request occurs." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_POL_FREQ" acronym="DSS0_VP_POL_FREQ" offset="0x4C" width="32" description="The register configures the signal configuration. Shadow register">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="ALIGN" width="1" begin="18" end="18" resetval="0x0" description="Defines the alignment between HSYNC and VSYNC assertion 0h = VSYNC and HSYNC are not aligned 1h = VSYNC and HSYNC assertions are aligned." range="" rwaccess="RW"/>
    <bitfield id="ONOFF" width="1" begin="17" end="17" resetval="0x0" description="HSYNC/VSYNC Pixel clock Control On/Off 0h = HSYNC and VSYNC are driven on opposite edges of pixel clock than pixel data 1h = HSYNC and VSYNC are driven according to bit 16" range="" rwaccess="RW"/>
    <bitfield id="RF" width="1" begin="16" end="16" resetval="0x0" description="Program HSYNC/VSYNC Rise or Fall 0h = HSYNC and VSYNC are driven on falling edge of pixel clock -if bit 17 set to 1 1h = HSYNC and VSYNC are driven on rising edge of pixel clock -if bit 17 set to 1" range="" rwaccess="RW"/>
    <bitfield id="IEO" width="1" begin="15" end="15" resetval="0x0" description="Invert output enable 0h = DE is active high 1h = DE is active low" range="" rwaccess="RW"/>
    <bitfield id="IPC" width="1" begin="14" end="14" resetval="0x0" description="Invert pixel clock 0h = Data is driven on the LCD data lines on the rising-edge of the pixel clock 1h = Data is driven on the LCD data lines on the falling-edge of the pixel clock" range="" rwaccess="RW"/>
    <bitfield id="IHS" width="1" begin="13" end="13" resetval="0x0" description="Invert HSYNC 0h = Hsync pin is active high and inactive low 1h = Hsync pin is active low and inactive high" range="" rwaccess="RW"/>
    <bitfield id="IVS" width="1" begin="12" end="12" resetval="0x0" description="Invert VSYNC 0h = Vsync pin is active high and inactive low 1h = Vsync pin is active low and inactive high" range="" rwaccess="RW"/>
    <bitfield id="ACBI" width="4" begin="11" end="8" resetval="0x0" description="AC Bias Pin transitions per interrupt. Value [from 0 to 15] used to specify the number of AC Bias pin transitions." range="" rwaccess="RW"/>
    <bitfield id="ACB" width="8" begin="7" end="0" resetval="0x0" description="AC Bias Pin Frequency. Value [from 0 to 255] used to specify the number of line clocks to count before transitioning the AC Bias pin. This pin is used to periodically invert the polarity of the power supply to prevent DC charge build-up within the display." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SIZE_SCREEN" acronym="DSS0_VP_SIZE_SCREEN" offset="0x50" width="32" description="The register configures the panel size horizontal and vertical. Shadow register. A delta value is used to indicate if the odd field has same vertical size as the even field or +/- one line.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LPP" width="12" begin="27" end="16" resetval="0x0" description="Lines per panel. Encoded value [from 1 to 4096] to specify the number of lines per panel [program to value minus one]." range="" rwaccess="RW"/>
    <bitfield id="DELTA_LPP" width="2" begin="15" end="14" resetval="0x0" description="Indicates the delta size value of the odd field compared to the even field 0h = Same size 1h = Odd size is even size plus 1 2h = Odd size is even size minus 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PPL" width="12" begin="11" end="0" resetval="0x0" description="Pixels per line. Encoded value [from 1 to 4096] to specify the number of pixels contains within each line on the display [program to value minus one]. In STALL mode, any value is valid. In non-STALL mode, only values multiple of 8 pixels are valid." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_TIMING_H" acronym="DSS0_VP_TIMING_H" offset="0x54" width="32" description="The register configures the timing logic for the HSYNC signal. Shadow register">
    <bitfield id="HBP" width="12" begin="31" end="20" resetval="0x0" description="Horizontal Back Porch. Encoded value [from 1 to 4096] to specify the number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the display [program to value minus one]. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Even Field." range="" rwaccess="RW"/>
    <bitfield id="HFP" width="12" begin="19" end="8" resetval="0x0" description="Horizontal front porch. Encoded value [from 1 to 4096] to specify the number of pixel clock periods to add to the end of a line transmission before line clock is asserted display [program to value minus one]. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Even Field." range="" rwaccess="RW"/>
    <bitfield id="HSW" width="8" begin="7" end="0" resetval="0x0" description="Horizontal synchronization pulse width. Encoded value [from 1 to 256] to specify the number of pixel clock periods to pulse the line clock at the end of each line display [program to value minus one]. When in BT mode, this field corresponds to the LSB 8-bits of the 12-bit horizontal blanking. [BT_HBLANK[11:0] = {VSW[3:0], HSW[7:0]}]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_TIMING_V" acronym="DSS0_VP_TIMING_V" offset="0x58" width="32" description="The register configures the timing logic for the VSYNC signal. Shadow register">
    <bitfield id="VBP" width="12" begin="31" end="20" resetval="0x0" description="Vertical back porch. Encoded value [from 0 to 4095] to specify the number of line clock periods to add to the beginning of a frame. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Odd Field. When in BT and in progressive mode, this field corresponds to the Vertical frame blanking No 2 before the first set of pixels is output to the display." range="" rwaccess="RW"/>
    <bitfield id="VFP" width="12" begin="19" end="8" resetval="0x0" description="Vertical front porch. Encoded value [from 0 to 4095] to specify the number of line clock periods to add to the end of each frame. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Odd Field. When in BT and in progressive mode, this field corresponds to the Vertical frame blanking No 2." range="" rwaccess="RW"/>
    <bitfield id="VSW" width="8" begin="7" end="0" resetval="0x0" description="Vertical synchronization pulse width. Encoded value [from 1 to 256] to specify the number of line clock periods to pulse the frame clock [VSYNC] pin at the end of each frame after the end of frame wait [VFP] period elapses. Frame clock uses as VSYNC signal in active mode. When in BT mode, the LSB 4-bits of this field [VSW[3:0]] corresponds to the MSB 4-bits of the 12-bit horizontal blanking. [BT_HBLANK = {VSW[3:0], HSW[7:0]}]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CSC_COEF3" acronym="DSS0_VP_CSC_COEF3" offset="0x5C" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C21" width="11" begin="26" end="16" resetval="0x0" description="C21 coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C20" width="11" begin="10" end="0" resetval="0x0" description="C20 coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CSC_COEF4" acronym="DSS0_VP_CSC_COEF4" offset="0x60" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="C22" width="11" begin="10" end="0" resetval="0x0" description="C22 Coefficient. Encoded signed value [from -1024 to 1023]" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_CSC_COEF5" acronym="DSS0_VP_CSC_COEF5" offset="0x64" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="PREOFFSET2" width="13" begin="31" end="19" resetval="0x0" description="Row-2 pre-offset. Encoded signed value [from -4096 to 4095]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PREOFFSET1" width="13" begin="15" end="3" resetval="0x0" description="Row1 pre-offset. Encoded signed value [from -4096 to 4095]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_CSC_COEF6" acronym="DSS0_VP_CSC_COEF6" offset="0x68" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="POSTOFFSET1" width="13" begin="31" end="19" resetval="0x0" description="Row-1 post-offset. Encoded signed value [from -4096 to 4095]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PREOFFSET3" width="13" begin="15" end="3" resetval="0x0" description="Row-3 pre-offset. Encoded signed value [from -4096 to 4095]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_CSC_COEF7" acronym="DSS0_VP_CSC_COEF7" offset="0x6C" width="32" description="The register configures the color space conversion matrix coefficients. Shadow register">
    <bitfield id="POSTOFFSET3" width="13" begin="31" end="19" resetval="0x0" description="Row-3 post-offset. Encoded signed value [from -4096 to 4095]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSTOFFSET2" width="13" begin="15" end="3" resetval="0x0" description="Row-2 post-offset. Encoded signed value [from -4096 to 4095]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_SAFETY_ATTRIBUTES_0" acronym="DSS0_VP_SAFETY_ATTRIBUTES_0" offset="0x70" width="32" description="The register configures the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays].0h = No frames are skipped 1h = Even Frames are skipped starting from second frame after ENABLE 2h = Odd Frames are skipped starting from first frame after ENABLE 3h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature. When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur." range="" rwaccess="RW"/>
    <bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control. 0h = Initial seed is always 0xFFFF_FFFF 1h = Initial seed is defined by SAFETY_LFSR_SEED.SEED register field" range="" rwaccess="RW"/>
    <bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module 0h = Frame freeze detect enabled 1h = Data correctness check enabled" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_ATTRIBUTES_1" acronym="DSS0_VP_SAFETY_ATTRIBUTES_1" offset="0x74" width="32" description="The register configures the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays].0h = No frames are skipped 1h = Even Frames are skipped starting from second frame after ENABLE 2h = Odd Frames are skipped starting from first frame after ENABLE 3h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature. When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur." range="" rwaccess="RW"/>
    <bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control. 0h = Initial seed is always 0xFFFF_FFFF 1h = Initial seed is defined by SAFETY_LFSR_SEED.SEED register field." range="" rwaccess="RW"/>
    <bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module 0h = Frame freeze detect enabled 1h = Data correctness check enabled" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_ATTRIBUTES_2" acronym="DSS0_VP_SAFETY_ATTRIBUTES_2" offset="0x78" width="32" description="The register configures the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays].0h = No frames are skipped 1h = Even Frames are skipped starting from second frame after ENABLE 2h = Odd Frames are skipped starting from first frame after ENABLE 3h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature. When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur." range="" rwaccess="RW"/>
    <bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control. 0h = Initial seed is always 0xFFFF_FFFF 1h = Initial seed is defined by SAFETY_LFSR_SEED.SEED register field." range="" rwaccess="RW"/>
    <bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module 0h = Frame freeze detect enabled 1h = Data correctness check enabled" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_ATTRIBUTES_3" acronym="DSS0_VP_SAFETY_ATTRIBUTES_3" offset="0x7C" width="32" description="The register configures the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FRAMESKIP" width="2" begin="12" end="11" resetval="0x0" description="Indicates which frames to be skipped while doing FRAMEFREEZE or DATACHECK [Useful for interlaced displays].0h = No frames are skipped 1h = Even Frames are skipped starting from second frame after ENABLE 2h = Odd Frames are skipped starting from first frame after ENABLE 3h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD" width="8" begin="10" end="3" resetval="0x0" description="Allowed maximum number of frames with the same frame signature. When the freeze frame counter reaches 1 over this value [freeze_frame_thold+1], a freeze frame detection will occur." range="" rwaccess="RW"/>
    <bitfield id="SEEDSELECT" width="1" begin="2" end="2" resetval="0x0" description="Initial seed selection control. 0h = Initial seed is always 0xFFFF_FFFF 1h = Initial seed is defined by SAFETY_LFSR_SEED.SEED register field" range="" rwaccess="RW"/>
    <bitfield id="CAPTUREMODE" width="1" begin="1" end="1" resetval="0x0" description="Mode of operation of the safety check module 0h = Frame freeze detect enabled 1h = Data correctness check enabled" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Safety check Enable for the region." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_CAPT_SIGNATURE_0" acronym="DSS0_VP_SAFETY_CAPT_SIGNATURE_0" offset="0x90" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_SAFETY_CAPT_SIGNATURE_1" acronym="DSS0_VP_SAFETY_CAPT_SIGNATURE_1" offset="0x94" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_SAFETY_CAPT_SIGNATURE_2" acronym="DSS0_VP_SAFETY_CAPT_SIGNATURE_2" offset="0x98" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_SAFETY_CAPT_SIGNATURE_3" acronym="DSS0_VP_SAFETY_CAPT_SIGNATURE_3" offset="0x9C" width="32" description="The register captures the signature from the MISR of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="R"/>
  </register>
  <register id="DSS0_VP_SAFETY_POSITION_0" acronym="DSS0_VP_SAFETY_POSITION_0" offset="0xB0" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen. The first line on the top of the screen has the Y-position 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen. The first pixel on the left of the screen has the X-position 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_POSITION_1" acronym="DSS0_VP_SAFETY_POSITION_1" offset="0xB4" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen. The first line on the top of the screen has the Y-position 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen. The first pixel on the left of the screen has the X-position 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_POSITION_2" acronym="DSS0_VP_SAFETY_POSITION_2" offset="0xB8" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen. The first line on the top of the screen has the Y-position 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen. The first pixel on the left of the screen has the X-position 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_POSITION_3" acronym="DSS0_VP_SAFETY_POSITION_3" offset="0xBC" width="32" description="The register configures the position of the safety sub-region n. Shadow register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the Y position of the sub-region on the screen. The first line on the top of the screen has the Y-position 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the safety sub-region n. Encoded value [from 0 to 4095] to specify the X position of the sub-region on the screen. The first pixel on the left of the screen has the X-position 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_REF_SIGNATURE_0" acronym="DSS0_VP_SAFETY_REF_SIGNATURE_0" offset="0xD0" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_REF_SIGNATURE_1" acronym="DSS0_VP_SAFETY_REF_SIGNATURE_1" offset="0xD4" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_REF_SIGNATURE_2" acronym="DSS0_VP_SAFETY_REF_SIGNATURE_2" offset="0xD8" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_REF_SIGNATURE_3" acronym="DSS0_VP_SAFETY_REF_SIGNATURE_3" offset="0xDC" width="32" description="The register configures the reference signature of the safety sub-region n. Shadow register">
    <bitfield id="SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The register configures the reference signature of the safety sub-region n. Shadow register." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_SIZE_0" acronym="DSS0_VP_SAFETY_SIZE_0" offset="0xF0" width="32" description="The register configures the size of the safety sub-region n Shadow register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n. Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen. One line height region has value of 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n. Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen. One pixel wide region has value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_SIZE_1" acronym="DSS0_VP_SAFETY_SIZE_1" offset="0xF4" width="32" description="The register configures the size of the safety sub-region n Shadow register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n. Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen. One line height region has value of 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n. Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen. One pixel wide region has value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_SIZE_2" acronym="DSS0_VP_SAFETY_SIZE_2" offset="0xF8" width="32" description="The register configures the size of the safety sub-region n Shadow register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n. Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen. One line height region has value of 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n. Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen. One pixel wide region has value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_SIZE_3" acronym="DSS0_VP_SAFETY_SIZE_3" offset="0xFC" width="32" description="The register configures the size of the safety sub-region n Shadow register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Height of the safety sub-region n. Encoded value [from 0 to 4095] to specify the height of the sub-region on the screen. One line height region has value of 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Width of the safety sub-region n. Encoded value [from 0 to 4095] to specify the width of the sub-region on the screen. One pixel wide region has value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_SAFETY_LFSR_SEED" acronym="DSS0_VP_SAFETY_LFSR_SEED" offset="0x110" width="32" description="The register configures the seed initial signature value of MISRs that are to be initialized with a user programmed initial value. Otherwise, the MISR is initialized with 0xFFFF_FFFF. Shadow register.">
    <bitfield id="SEED" width="32" begin="31" end="0" resetval="0x0" description="The register configures the seed [initial signature value] of MISRs that are to be initialized with a user programmed initial value. Otherwise, the MISR is initialized with 0xFFFF_FFFF. Shadow register." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_0" acronym="DSS0_VP_GAMMA_TABLE_0" offset="0x120" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_1" acronym="DSS0_VP_GAMMA_TABLE_1" offset="0x124" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_2" acronym="DSS0_VP_GAMMA_TABLE_2" offset="0x128" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_3" acronym="DSS0_VP_GAMMA_TABLE_3" offset="0x12C" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_4" acronym="DSS0_VP_GAMMA_TABLE_4" offset="0x130" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_5" acronym="DSS0_VP_GAMMA_TABLE_5" offset="0x134" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_6" acronym="DSS0_VP_GAMMA_TABLE_6" offset="0x138" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_7" acronym="DSS0_VP_GAMMA_TABLE_7" offset="0x13C" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_8" acronym="DSS0_VP_GAMMA_TABLE_8" offset="0x140" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_9" acronym="DSS0_VP_GAMMA_TABLE_9" offset="0x144" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_10" acronym="DSS0_VP_GAMMA_TABLE_10" offset="0x148" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_11" acronym="DSS0_VP_GAMMA_TABLE_11" offset="0x14C" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_12" acronym="DSS0_VP_GAMMA_TABLE_12" offset="0x150" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_13" acronym="DSS0_VP_GAMMA_TABLE_13" offset="0x154" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_14" acronym="DSS0_VP_GAMMA_TABLE_14" offset="0x158" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_VP_GAMMA_TABLE_15" acronym="DSS0_VP_GAMMA_TABLE_15" offset="0x15C" width="32" description="The register configures the gamma table on VP output.">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-fields VALUE_{R,G,B} is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit R value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit G value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit B value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
</module>
