# âš™ï¸ FSM-Based VHDL Design â€” Weather Station Project

This folder contains all **VHDL source files (`.vhd`)** used in the FPGA-based **Weather Station** project (EDA234, Chalmers University of Technology).  
The architecture of this project is built around **modular Finite State Machines (FSMs)** controlling each sensor and peripheral device.

---

## ğŸ“ Directory Overview

```
src/
â”œâ”€â”€ counter.vhd
â”œâ”€â”€ clock_generator.vhd
â”œâ”€â”€ DS18B20.vhd
â”œâ”€â”€ DHT11.vhd
â”œâ”€â”€ MCP3202.vhd
â”œâ”€â”€ LCD.vhd
â”œâ”€â”€ UART_transmitter.vhd
â”œâ”€â”€ seven_segment_display.vhd
â”œâ”€â”€ alarm.vhd
â”œâ”€â”€ wrapper.vhd
â””â”€â”€ packages.vhd
```

---

## ğŸ§© Finite State Machines (FSMs)

Each FSM module follows a **Moore-style design** with explicit state transitions and timing control based on sensor communication protocols.

---

### ğŸŒ¡ï¸ DS18B20 â€” Temperature Sensor FSM

**Purpose:** Controls the 1-Wire protocol for the DS18B20 digital temperature sensor.

**FSM States:**
```
idle â†’ masterTx â†’ presence â†’ masterRx â†’ recTime â†’ 
startTime â†’ writeTime â†’ waitT â†’ recTimeRead â†’ 
startTimeRead â†’ waitRC â†’ sample â†’ readTime â†’ wait1s â†’ idle
```

**Features:**
- Handles 1-Wire reset, presence detection, and data conversion timing  
- Reads 12-bit temperature data and converts it to binary output  
- Refresh rate: 1 second  

ğŸ“˜ *Reference: Fig. 5 â€” FSM for DS18B20*

![DS18B20 FSM](../figures/ds18b20_fsm.png)

---

### ğŸ’§ DHT11 â€” Humidity Sensor FSM

**Purpose:** Manages single-wire communication with DHT11 sensor.

**FSM States:**
```
idle â†’ start â†’ release_bus â†’ wait_response â†’ ack â†’ 
wait_transmission â†’ begin_bit â†’ timer â†’ decode â†’ idle
```

**Features:**
- Implements data frame of 40 bits (humidity + temperature + checksum)  
- Uses timing counters for 18 ms start pulse and bit-width decoding  
- Reads humidity data with 8-bit resolution  

ğŸ“˜ *Reference: Fig. 7 â€” FSM for DHT11*

![DHT11 FSM](../figures/dht11_state.png)

---

### ğŸŒ«ï¸ MCP3202 â€” ADC SPI FSM

**Purpose:** Controls SPI communication with the 12-bit MCP3202 ADC used for air quality measurement.

**FSM States:**
```
IDLE â†’ Input_mode â†’ Read_data â†’ Output_mode â†’ done
```

**Features:**
- Initiates SPI conversion using chip select (CS)  
- Reads serial data (MISO) and outputs 12-bit digital signal  
- Used to digitize analog voltage from the air quality sensor  

ğŸ“˜ *Reference: Fig. 14 â€” FSM for MCP3202*

![MCP3202 FSM](../figures/mcp3202_state.png)

---

### ğŸ–¥ï¸ LCD Display FSM

**Purpose:** Controls initialization and data writing to the LCD via an 8-bit parallel interface.

**FSM States:**
```
IDLE â†’ Display_off â†’ Display_update â†’ Display_on â†’ 
Clear_display â†’ Data_state â†’ Function_set â†’ idle
```

**Features:**
- Sends control and data instructions (RS, RW, E signals)  
- Handles command sequence for initialization and display updates  
- Operates in 8-bit single-line mode  

ğŸ“˜ *Reference: Fig. 18 â€” FSM for LCD*

![LCD FSM](../figures/lcd_state.png)

---

### ğŸ”¤ UART Transmitter FSM

**Purpose:** Implements serial data transmission at 9600 baud.

**FSM States:**
```
idle â†’ start_bit â†’ write_data â†’ stop_bit0 â†’ stop_bit1 â†’ idle
```

**Features:**
- Transmits 8-bit ASCII data per frame  
- Uses start and stop bits for framing  
- Clock divider generates 9600 Hz transmission clock  

ğŸ“˜ *Reference: Fig. 22 â€” FSM for UART Transmitter*

![UART FSM](../figures/uart_state.png)

---

## ğŸ§  Design Characteristics

| Feature | Description |
|----------|--------------|
| Language | VHDL (IEEE Std 1076-2008) |
| Simulation Tools | ModelSim |
| Synthesis Tools | Vivado |
| Target FPGA | Nexys A7-100T |
| Timing Base | 100 MHz System Clock |
| FSM Style | Synchronous, Moore-type |

---

## ğŸ§¾ Notes

- Each FSM module uses internal counters for timing generation.
- The `wrapper.vhd` integrates all submodules into the top-level entity.
- Simulation waveforms were validated using ModelSim for each FSM individually.

---

## ğŸ“š References

1. DS18B20 â€” Maxim Integrated Datasheet  
2. DHT11 â€” OSEEP/Mouser Datasheet  
3. MCP3202 â€” Microchip Datasheet  
4. Nexys4DDR FPGA Board Reference Manual  
5. UART Protocol â€” Analog Dialogue (2020)  

---

Â© 2023 â€” *Chalmers University of Technology*
