m255
K3
13
cModel Technology
Z0 dC:\Users\denlo\Documents\Quartus\FPGA_16FFT\simulation\modelsim
vadder3
IR99eQ:mZY>3=O2C?ozI;V3
VVDkKeDP9[eUm7O>L1Xg^23
Z1 dC:\Users\denlo\Documents\Quartus\FPGA_16FFT\simulation\modelsim
Z2 w1710739486
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z3 OV;L;10.1d;51
r1
31
Z4 o-vlog01compat -work work -O0
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT -O0
!i10b 1
!s100 k>XhGZ7]EYkNA:M>lP[EA1
!s85 0
!s108 1710739586.007000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s101 -O0
vbutterfly2
I2]F:P7[_P^kR`[8jb1ckP2
VRl1LXV2e]=^F=@kFO2A4g2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 il45GJldTI4b768El5[I`3
!s85 0
!s108 1710739585.798000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s101 -O0
vclock_divider
I40`1O0g<a_DQ5lX[zZKBZ0
VfoZKf4f=T;nfP]dN]KDj<3
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 5kVNYLc?lebIPX8z<OiK^3
!s85 0
!s108 1710739586.072000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s101 -O0
vcontrol_unit
I1;iBdegj4N<LERh3MgCgM1
V?X10QJ4N1J:?E9Q2I0]d]2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 efXk<^XVd;n>hPF>7nm^22
!s85 0
!s108 1710739586.605000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s101 -O0
vFFT16_top
I01TT]4EU6696C?[dhALID0
ViToT7GNV1e5:nRL^GE`@f1
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
L0 1
R3
r1
31
R4
R5
n@f@f@t16_top
!i10b 1
!s100 [c[1]aR5bBHWSJ4oc@Xm70
!s85 0
!s108 1710739585.694000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s101 -O0
vFFT16_top_tb
!i10b 1
!s100 `kHgM<FjC^eOf0T:]lgmN0
I`B9^Xm42Z3]bbfacHCb3A0
V?;EHD>8^JiA:o8SIjSR6n3
R1
w1710739547
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1710739586.678000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top_tb.v|
!s101 -O0
R4
R5
n@f@f@t16_top_tb
vflash
ITzQG1i523IBnPV?KW@9Aj2
Vj8J=:zBISDbiY?L]zE[E[0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 VU69:i=dP`7aXe0il75Q<3
!s85 0
!s108 1710739586.210000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s101 -O0
vget_negative
I=[7nSA`AAVY^:i^D8:U`B1
VDR_c8oZjEFYHk;S2Jng`L0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 P^^<Bam0NZ1koU>N[OE`L1
!s85 0
!s108 1710739585.928000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s101 -O0
vmultiplier
IOj0jjaN7j2lSW:LRNKESd2
Vha8?>mFcPjOSUhJQZ]:zH0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 @OW07ee<a?2GClKUbFn]P3
!s85 0
!s108 1710739585.865000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s101 -O0
vmux2in1
IeYY:h;RCMV]z_G1ggez[c0
VE550f;J4ZU:RSDWLnieUz1
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 `V5`^>FKOT]gM1U=lU=Dz3
!s85 0
!s108 1710739586.137000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s101 -O0
vmux4in1
I4kXQhFf:?1@dYIc13]X7G2
Vo6@14SV6Mze0ULY@di5N93
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 G8P2jO244<0CFYPPN?=m60
!s85 0
!s108 1710739586.532000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s101 -O0
vram_16_byte
IS`4?R2GX:4hK5hTcEa?nF3
VY[czU?cnc8=ClUg0Fm2Gl2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 zkC`1ngNz]?JlV7j_6bWm2
!s85 0
!s108 1710739586.466000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s101 -O0
vrom_twiddle
I3jeUiYia49I13EoIVP3[S1
VEX16SDaTGh1PR=UO6AXMn2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 1V9^MZ_YSc>B6HFhLND3N1
!s85 0
!s108 1710739586.401000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s101 -O0
