;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 270, 1
	SLT 270, 1
	SLT 270, 1
	ADD @13, 0
	SPL @-74, 200
	SUB 3, @23
	SUB 84, @10
	SLT @13, 0
	CMP @121, 103
	CMP #0, @-0
	SPL @74, 200
	CMP #0, @-0
	CMP 3, @23
	MOV -1, <-20
	CMP #72, @200
	SPL 0, <-2
	SLT 270, 1
	SLT @27, 0
	ADD @13, 0
	CMP <0, @2
	SLT 130, 9
	CMP 3, @23
	SLT 210, 30
	SPL 0, <-2
	SLT 210, 30
	SUB 89, @10
	SPL @6, <-0
	CMP @13, 0
	SUB 0, @2
	ADD 130, 9
	SPL 0, <-2
	SUB 210, 80
	SUB 210, 80
	SUB 210, 80
	SPL 0, -2
	SUB @897, 100
	SUB @897, 100
	SUB @897, 100
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-2
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -7, <-420
