 ```verilog
always @(posedge clk) begin
    if (load)
        q <= data;
    else if (ena) begin
        case (amount)
            2'b00 : q <= {q[1], q[62:1]};
            2'b01 : q <= {q[64], q[62:8]};
            2'b10 : q <= {q[63], q[0:62]};
            2'b11 : q <= {q[63-7:0], q[63]};
        endcase
    end
end
```