// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2024 MediaTek Inc.
 * Author: KY Liu <ky.liu@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x0>;
		clocks =
			<&topckgen_clk CLK_TOP_SPI0_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI1_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI2_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI3_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI4_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI5_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI6_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI7_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_2_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_U_SEL>,
			<&topckgen_clk CLK_TOP_U_MBIST_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_2_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			<&topckgen_clk CLK_TOP_DP_CORE_SEL>,
			<&topckgen_clk CLK_TOP_DP_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MMUP_SEL>;
	};

	bring-up-smi@6 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x6>;
		clocks =
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_SMI>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_SMI>,
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0_SMI>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>,
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_SMI>;
	};

	bring-up-venc@7 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x7>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_VENC>;
	};

	bring-up-spi@b {
		compatible = "mediatek,clk-bring-up";
		reg = <0xb>;
		clocks =
			<&pericfg_ao_clk CLK_PERAOP_SPI0_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI1_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI2_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI3_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI4_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI5_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI6_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI7_B_SPI>;
	};

	bring-up-vdec@f {
		compatible = "mediatek,clk-bring-up";
		reg = <0xf>;
		clocks =
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_ENG_VDEC>;
	};

	bring-up-msdc1@17 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x17>;
		clocks =
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_MSDC1>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_F_MSDC1>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_H_MSDC1>;
	};

	bring-up-msdc2@18 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x18>;
		clocks =
			<&pericfg_ao_clk CLK_PERAOP_MSDC2_MSDC2>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC2_F_MSDC2>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC2_H_MSDC2>;
	};

	bring-up-mml@1e {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1e>;
		clocks =
			<&mdpsys_config_clk CLK_MDP_F26M_SLOW_MML>,
			<&mdpsys1_config_clk CLK_MDP1_F26M_SLOW_MML>;
	};

	bring-up-pd-vde0@2a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2a>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE0>;
	};

	bring-up-pd-vde1@2b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2b>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE1>;
	};

	bring-up-pd-ven0@2c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2c>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN0>;
	};

	bring-up-pd-ven1@2d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2d>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN1>;
	};

	bring-up-pd-disp-vcore@36 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x36>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DISP_VCORE>;
	};

	bring-up-pd-dis0-shutdown@39 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x39>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS0_SHUTDOWN>;
	};

	bring-up-pd-dis1-shutdown@3a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3a>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
	};

	bring-up-pd-ovl0-shutdown@3b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3b>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
	};

	bring-up-pd-mm-infra@3c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3c>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
	};

	bring-up-pd-dp-tx@3d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3d>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DP_TX>;
	};
};
