

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 15:51:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Filter_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    11.719|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76576|  76576|  76576|  76576|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |  2392|  2392|       184|          -|          -|    13|    no    |
        | + Col_Loop           |   182|   182|        14|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 161
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 
7 --> 8 12 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 10 
12 --> 13 17 
13 --> 14 12 
14 --> 15 13 
15 --> 16 14 
16 --> 15 
17 --> 18 22 
18 --> 19 17 
19 --> 20 18 
20 --> 21 19 
21 --> 20 
22 --> 23 27 
23 --> 24 22 
24 --> 25 23 
25 --> 26 24 
26 --> 25 
27 --> 28 32 
28 --> 29 27 
29 --> 30 28 
30 --> 31 29 
31 --> 30 
32 --> 33 37 
33 --> 34 32 
34 --> 35 33 
35 --> 36 34 
36 --> 35 
37 --> 38 42 
38 --> 39 37 
39 --> 40 38 
40 --> 41 39 
41 --> 40 
42 --> 43 47 
43 --> 44 42 
44 --> 45 43 
45 --> 46 44 
46 --> 45 
47 --> 48 52 
48 --> 49 47 
49 --> 50 48 
50 --> 51 49 
51 --> 50 
52 --> 53 57 
53 --> 54 52 
54 --> 55 53 
55 --> 56 54 
56 --> 55 
57 --> 58 62 
58 --> 59 57 
59 --> 60 58 
60 --> 61 59 
61 --> 60 
62 --> 63 67 
63 --> 64 62 
64 --> 65 63 
65 --> 66 64 
66 --> 65 
67 --> 68 72 
68 --> 69 67 
69 --> 70 68 
70 --> 71 69 
71 --> 70 
72 --> 73 77 
73 --> 74 72 
74 --> 75 73 
75 --> 76 74 
76 --> 75 
77 --> 78 82 
78 --> 79 77 
79 --> 80 78 
80 --> 81 79 
81 --> 80 
82 --> 83 87 
83 --> 84 82 
84 --> 85 83 
85 --> 86 84 
86 --> 85 
87 --> 88 92 
88 --> 89 87 
89 --> 90 88 
90 --> 91 89 
91 --> 90 
92 --> 93 97 
93 --> 94 92 
94 --> 95 93 
95 --> 96 94 
96 --> 95 
97 --> 98 102 
98 --> 99 97 
99 --> 100 98 
100 --> 101 99 
101 --> 100 
102 --> 103 107 
103 --> 104 102 
104 --> 105 103 
105 --> 106 104 
106 --> 105 
107 --> 108 112 
108 --> 109 107 
109 --> 110 108 
110 --> 111 109 
111 --> 110 
112 --> 113 117 
113 --> 114 112 
114 --> 115 113 
115 --> 116 114 
116 --> 115 
117 --> 118 122 
118 --> 119 117 
119 --> 120 118 
120 --> 121 119 
121 --> 120 
122 --> 123 127 
123 --> 124 122 
124 --> 125 123 
125 --> 126 124 
126 --> 125 
127 --> 128 132 
128 --> 129 127 
129 --> 130 128 
130 --> 131 129 
131 --> 130 
132 --> 133 137 
133 --> 134 132 
134 --> 135 133 
135 --> 136 134 
136 --> 135 
137 --> 138 142 
138 --> 139 137 
139 --> 140 138 
140 --> 141 139 
141 --> 140 
142 --> 143 147 
143 --> 144 142 
144 --> 145 143 
145 --> 146 144 
146 --> 145 
147 --> 148 152 
148 --> 149 147 
149 --> 150 148 
150 --> 151 149 
151 --> 150 
152 --> 153 157 
153 --> 154 152 
154 --> 155 153 
155 --> 156 154 
156 --> 155 
157 --> 158 
158 --> 159 157 
159 --> 160 158 
160 --> 161 159 
161 --> 160 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 164 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 165 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.76ns)   --->   "br label %0" [pool/pooling.cpp:13]   --->   Operation 166 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%r_0_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 167 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13_32, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 168 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.91ns)   --->   "%add_ln13_32 = add i8 %phi_mul, 13" [pool/pooling.cpp:13]   --->   Operation 169 'add' 'add_ln13_32' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0_0, -3" [pool/pooling.cpp:13]   --->   Operation 170 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.73ns)   --->   "%add_ln13 = add i4 %r_0_0, 1" [pool/pooling.cpp:13]   --->   Operation 172 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 174 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 175 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 176 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:16]   --->   Operation 177 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 178 'specregionend' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 179 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.76ns)   --->   "br label %4" [pool/pooling.cpp:13]   --->   Operation 180 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%c_0_0 = phi i4 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [pool/pooling.cpp:16]   --->   Operation 181 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0_0, -3" [pool/pooling.cpp:16]   --->   Operation 182 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 183 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %c_0_0, 1" [pool/pooling.cpp:16]   --->   Operation 184 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [pool/pooling.cpp:16]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 186 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 187 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 188 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:20]   --->   Operation 189 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 190 'specregionend' 'empty_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "br label %0" [pool/pooling.cpp:13]   --->   Operation 191 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 192 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [pool/pooling.cpp:20]   --->   Operation 193 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0_0 to i5" [pool/pooling.cpp:20]   --->   Operation 194 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [pool/pooling.cpp:20]   --->   Operation 195 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 196 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [pool/pooling.cpp:20]   --->   Operation 197 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [pool/pooling.cpp:20]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 200 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (1.78ns)   --->   "%add_ln25 = add i5 %zext_ln20, %shl_ln" [pool/pooling.cpp:25]   --->   Operation 201 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %add_ln25 to i10" [pool/pooling.cpp:28]   --->   Operation 202 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 %zext_ln28, 26" [pool/pooling.cpp:28]   --->   Operation 203 'mul' 'mul_ln28' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:23]   --->   Operation 204 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0_0 to i8" [pool/pooling.cpp:35]   --->   Operation 205 'zext' 'zext_ln35' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %zext_ln35, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 206 'add' 'add_ln35' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_223 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 207 'bitconcatenate' 'tmp_223' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_223 to i64" [pool/pooling.cpp:35]   --->   Operation 208 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 209 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (3.25ns)   --->   "store float %max_0_0, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 210 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_4) nounwind" [pool/pooling.cpp:36]   --->   Operation 211 'specregionend' 'empty_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:16]   --->   Operation 212 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.76>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pool/pooling.cpp:28]   --->   Operation 213 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pool/pooling.cpp:23]   --->   Operation 214 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0_0 to i5" [pool/pooling.cpp:23]   --->   Operation 215 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pool/pooling.cpp:23]   --->   Operation 216 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 217 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pool/pooling.cpp:23]   --->   Operation 218 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [pool/pooling.cpp:23]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln23, %shl_ln1" [pool/pooling.cpp:26]   --->   Operation 220 'add' 'add_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %add_ln26 to i10" [pool/pooling.cpp:28]   --->   Operation 221 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %mul_ln28, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 222 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_225 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 223 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i15 %tmp_225 to i64" [pool/pooling.cpp:28]   --->   Operation 224 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 225 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 226 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 226 'load' 'conv_1_out_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_8) nounwind" [pool/pooling.cpp:33]   --->   Operation 227 'specregionend' 'empty_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:20]   --->   Operation 228 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 11.7>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 229 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 230 'load' 'conv_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 231 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 232 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 233 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pool/pooling.cpp:28]   --->   Operation 234 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 235 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 236 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_13, -1" [pool/pooling.cpp:28]   --->   Operation 237 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 238 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 239 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 240 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 241 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 242 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pool/pooling.cpp:28]   --->   Operation 243 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (6.78ns)   --->   "%tmp_15 = fcmp ogt float %conv_1_out_load, %max_1_0" [pool/pooling.cpp:28]   --->   Operation 244 'fcmp' 'tmp_15' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_15" [pool/pooling.cpp:28]   --->   Operation 245 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0" [pool/pooling.cpp:28]   --->   Operation 246 'select' 'select_ln28' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:23]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.91>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%r_0_1 = phi i4 [ 0, %Filter_Loop ], [ %add_ln13_1, %Row_Loop_end1 ]" [pool/pooling.cpp:13]   --->   Operation 248 'phi' 'r_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i8 [ 0, %Filter_Loop ], [ %add_ln13_33, %Row_Loop_end1 ]" [pool/pooling.cpp:13]   --->   Operation 249 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (1.91ns)   --->   "%add_ln13_33 = add i8 %phi_mul1, 13" [pool/pooling.cpp:13]   --->   Operation 250 'add' 'add_ln13_33' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (1.30ns)   --->   "%icmp_ln13_1 = icmp eq i4 %r_0_1, -3" [pool/pooling.cpp:13]   --->   Operation 251 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i4 %r_0_1, 1" [pool/pooling.cpp:13]   --->   Operation 253 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %Filter_Loop1, label %Row_Loop_begin1" [pool/pooling.cpp:13]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 255 'specloopname' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 256 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln25_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_1, i1 false)" [pool/pooling.cpp:25]   --->   Operation 257 'bitconcatenate' 'shl_ln25_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (1.76ns)   --->   "br label %5" [pool/pooling.cpp:16]   --->   Operation 258 'br' <Predicate = (!icmp_ln13_1)> <Delay = 1.76>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_s) nounwind" [pool/pooling.cpp:38]   --->   Operation 259 'specregionend' 'empty_11' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 260 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (1.76ns)   --->   "br label %8" [pool/pooling.cpp:13]   --->   Operation 261 'br' <Predicate = (icmp_ln13_1)> <Delay = 1.76>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%c_0_1 = phi i4 [ 0, %Row_Loop_begin1 ], [ %add_ln16_1, %Col_Loop_end1 ]" [pool/pooling.cpp:16]   --->   Operation 262 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (1.30ns)   --->   "%icmp_ln16_1 = icmp eq i4 %c_0_1, -3" [pool/pooling.cpp:16]   --->   Operation 263 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 264 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (1.73ns)   --->   "%add_ln16_1 = add i4 %c_0_1, 1" [pool/pooling.cpp:16]   --->   Operation 265 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_1, label %Row_Loop_end1, label %Col_Loop_begin1" [pool/pooling.cpp:16]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 267 'specloopname' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 268 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_1, i1 false)" [pool/pooling.cpp:26]   --->   Operation 269 'bitconcatenate' 'shl_ln26_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (1.76ns)   --->   "br label %6" [pool/pooling.cpp:20]   --->   Operation 270 'br' <Predicate = (!icmp_ln16_1)> <Delay = 1.76>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pool/pooling.cpp:37]   --->   Operation 271 'specregionend' 'empty_13' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "br label %4" [pool/pooling.cpp:13]   --->   Operation 272 'br' <Predicate = (icmp_ln16_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 5.56>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop_begin1 ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [pool/pooling.cpp:28]   --->   Operation 273 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop_begin1 ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [pool/pooling.cpp:20]   --->   Operation 274 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i2 %mpr_0_1 to i5" [pool/pooling.cpp:20]   --->   Operation 275 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [pool/pooling.cpp:20]   --->   Operation 276 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 277 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (1.56ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [pool/pooling.cpp:20]   --->   Operation 278 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end1, label %Pool_Row_Loop_begin1" [pool/pooling.cpp:20]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 280 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 281 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (1.78ns)   --->   "%add_ln25_1 = add i5 %zext_ln20_1, %shl_ln25_1" [pool/pooling.cpp:25]   --->   Operation 282 'add' 'add_ln25_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %add_ln25_1 to i10" [pool/pooling.cpp:28]   --->   Operation 283 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (3.78ns)   --->   "%mul_ln28_1 = mul i10 %zext_ln28_1, 26" [pool/pooling.cpp:28]   --->   Operation 284 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln20_1)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (1.76ns)   --->   "br label %7" [pool/pooling.cpp:23]   --->   Operation 285 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.76>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i4 %c_0_1 to i8" [pool/pooling.cpp:35]   --->   Operation 286 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (1.91ns)   --->   "%add_ln35_1 = add i8 %phi_mul1, %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 287 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_224 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_1, i5 0)" [pool/pooling.cpp:35]   --->   Operation 288 'bitconcatenate' 'tmp_224' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln35_31 = or i13 %tmp_224, 1" [pool/pooling.cpp:35]   --->   Operation 289 'or' 'or_ln35_31' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_31)" [pool/pooling.cpp:35]   --->   Operation 290 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i14 %or_ln to i64" [pool/pooling.cpp:35]   --->   Operation 291 'zext' 'zext_ln35_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 292 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (3.25ns)   --->   "store float %max_0_1, float* %max_pool_1_out_addr_1, align 4" [pool/pooling.cpp:35]   --->   Operation 293 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_7) nounwind" [pool/pooling.cpp:36]   --->   Operation 294 'specregionend' 'empty_15' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "br label %5" [pool/pooling.cpp:16]   --->   Operation 295 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.76>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln28_1, %._crit_edge.1 ]" [pool/pooling.cpp:28]   --->   Operation 296 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [pool/pooling.cpp:23]   --->   Operation 297 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %mpc_0_1 to i5" [pool/pooling.cpp:23]   --->   Operation 298 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.95ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pool/pooling.cpp:23]   --->   Operation 299 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 300 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (1.56ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pool/pooling.cpp:23]   --->   Operation 301 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [pool/pooling.cpp:23]   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %shl_ln26_1, %zext_ln23_1" [pool/pooling.cpp:26]   --->   Operation 303 'add' 'add_ln26_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i5 %add_ln26_1 to i10" [pool/pooling.cpp:28]   --->   Operation 304 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %zext_ln28_5, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 305 'add' 'add_ln28_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_227 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 306 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln28_95 = or i15 %tmp_227, 1" [pool/pooling.cpp:28]   --->   Operation 307 'or' 'or_ln28_95' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln28_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_95)" [pool/pooling.cpp:28]   --->   Operation 308 'bitconcatenate' 'or_ln28_s' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i16 %or_ln28_s to i64" [pool/pooling.cpp:28]   --->   Operation 309 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 310 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 311 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 311 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_12) nounwind" [pool/pooling.cpp:33]   --->   Operation 312 'specregionend' 'empty_17' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "br label %6" [pool/pooling.cpp:20]   --->   Operation 313 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 11.7>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 314 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 315 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 316 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 317 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 318 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pool/pooling.cpp:28]   --->   Operation 319 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 320 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 321 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 322 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 323 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 324 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 325 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 326 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 327 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pool/pooling.cpp:28]   --->   Operation 328 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %conv_1_out_load_1, %max_1_1" [pool/pooling.cpp:28]   --->   Operation 329 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 330 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1" [pool/pooling.cpp:28]   --->   Operation 331 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "br label %7" [pool/pooling.cpp:23]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.91>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%r_0_2 = phi i4 [ 0, %Filter_Loop1 ], [ %add_ln13_2, %Row_Loop_end2 ]" [pool/pooling.cpp:13]   --->   Operation 333 'phi' 'r_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i8 [ 0, %Filter_Loop1 ], [ %add_ln13_34, %Row_Loop_end2 ]" [pool/pooling.cpp:13]   --->   Operation 334 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (1.91ns)   --->   "%add_ln13_34 = add i8 %phi_mul3, 13" [pool/pooling.cpp:13]   --->   Operation 335 'add' 'add_ln13_34' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (1.30ns)   --->   "%icmp_ln13_2 = icmp eq i4 %r_0_2, -3" [pool/pooling.cpp:13]   --->   Operation 336 'icmp' 'icmp_ln13_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (1.73ns)   --->   "%add_ln13_2 = add i4 %r_0_2, 1" [pool/pooling.cpp:13]   --->   Operation 338 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_2, label %Filter_Loop2, label %Row_Loop_begin2" [pool/pooling.cpp:13]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln13_2)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 341 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln13_2)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln25_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_2, i1 false)" [pool/pooling.cpp:25]   --->   Operation 342 'bitconcatenate' 'shl_ln25_2' <Predicate = (!icmp_ln13_2)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (1.76ns)   --->   "br label %9" [pool/pooling.cpp:16]   --->   Operation 343 'br' <Predicate = (!icmp_ln13_2)> <Delay = 1.76>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2) nounwind" [pool/pooling.cpp:38]   --->   Operation 344 'specregionend' 'empty_19' <Predicate = (icmp_ln13_2)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 345 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln13_2)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (1.76ns)   --->   "br label %12" [pool/pooling.cpp:13]   --->   Operation 346 'br' <Predicate = (icmp_ln13_2)> <Delay = 1.76>

State 13 <SV = 4> <Delay = 1.76>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%c_0_2 = phi i4 [ 0, %Row_Loop_begin2 ], [ %add_ln16_2, %Col_Loop_end2 ]" [pool/pooling.cpp:16]   --->   Operation 347 'phi' 'c_0_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (1.30ns)   --->   "%icmp_ln16_2 = icmp eq i4 %c_0_2, -3" [pool/pooling.cpp:16]   --->   Operation 348 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 349 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (1.73ns)   --->   "%add_ln16_2 = add i4 %c_0_2, 1" [pool/pooling.cpp:16]   --->   Operation 350 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_2, label %Row_Loop_end2, label %Col_Loop_begin2" [pool/pooling.cpp:16]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 352 'specloopname' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 353 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln26_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_2, i1 false)" [pool/pooling.cpp:26]   --->   Operation 354 'bitconcatenate' 'shl_ln26_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (1.76ns)   --->   "br label %10" [pool/pooling.cpp:20]   --->   Operation 355 'br' <Predicate = (!icmp_ln16_2)> <Delay = 1.76>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_6) nounwind" [pool/pooling.cpp:37]   --->   Operation 356 'specregionend' 'empty_21' <Predicate = (icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "br label %8" [pool/pooling.cpp:13]   --->   Operation 357 'br' <Predicate = (icmp_ln16_2)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.56>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%max_0_2 = phi float [ 0x3810000000000000, %Col_Loop_begin2 ], [ %max_1_2, %Pool_Row_Loop_end2 ]" [pool/pooling.cpp:28]   --->   Operation 358 'phi' 'max_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%mpr_0_2 = phi i2 [ 0, %Col_Loop_begin2 ], [ %add_ln20_2, %Pool_Row_Loop_end2 ]" [pool/pooling.cpp:20]   --->   Operation 359 'phi' 'mpr_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i2 %mpr_0_2 to i5" [pool/pooling.cpp:20]   --->   Operation 360 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.95ns)   --->   "%icmp_ln20_2 = icmp eq i2 %mpr_0_2, -2" [pool/pooling.cpp:20]   --->   Operation 361 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 362 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (1.56ns)   --->   "%add_ln20_2 = add i2 %mpr_0_2, 1" [pool/pooling.cpp:20]   --->   Operation 363 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_2, label %Col_Loop_end2, label %Pool_Row_Loop_begin2" [pool/pooling.cpp:20]   --->   Operation 364 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 365 'specloopname' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 366 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (1.78ns)   --->   "%add_ln25_2 = add i5 %zext_ln20_2, %shl_ln25_2" [pool/pooling.cpp:25]   --->   Operation 367 'add' 'add_ln25_2' <Predicate = (!icmp_ln20_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %add_ln25_2 to i10" [pool/pooling.cpp:28]   --->   Operation 368 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (3.78ns)   --->   "%mul_ln28_2 = mul i10 %zext_ln28_4, 26" [pool/pooling.cpp:28]   --->   Operation 369 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln20_2)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (1.76ns)   --->   "br label %11" [pool/pooling.cpp:23]   --->   Operation 370 'br' <Predicate = (!icmp_ln20_2)> <Delay = 1.76>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i4 %c_0_2 to i8" [pool/pooling.cpp:35]   --->   Operation 371 'zext' 'zext_ln35_4' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (1.91ns)   --->   "%add_ln35_2 = add i8 %phi_mul3, %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 372 'add' 'add_ln35_2' <Predicate = (icmp_ln20_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_226 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_2, i5 0)" [pool/pooling.cpp:35]   --->   Operation 373 'bitconcatenate' 'tmp_226' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln35 = or i13 %tmp_226, 2" [pool/pooling.cpp:35]   --->   Operation 374 'or' 'or_ln35' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln35_1 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35)" [pool/pooling.cpp:35]   --->   Operation 375 'bitconcatenate' 'or_ln35_1' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i14 %or_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 376 'zext' 'zext_ln35_5' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_2 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 377 'getelementptr' 'max_pool_1_out_addr_2' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (3.25ns)   --->   "store float %max_0_2, float* %max_pool_1_out_addr_2, align 4" [pool/pooling.cpp:35]   --->   Operation 378 'store' <Predicate = (icmp_ln20_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_11) nounwind" [pool/pooling.cpp:36]   --->   Operation 379 'specregionend' 'empty_23' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "br label %9" [pool/pooling.cpp:16]   --->   Operation 380 'br' <Predicate = (icmp_ln20_2)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 6.76>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%max_1_2 = phi float [ %max_0_2, %Pool_Row_Loop_begin2 ], [ %select_ln28_2, %._crit_edge.2 ]" [pool/pooling.cpp:28]   --->   Operation 381 'phi' 'max_1_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%mpc_0_2 = phi i2 [ 0, %Pool_Row_Loop_begin2 ], [ %add_ln23_2, %._crit_edge.2 ]" [pool/pooling.cpp:23]   --->   Operation 382 'phi' 'mpc_0_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i2 %mpc_0_2 to i5" [pool/pooling.cpp:23]   --->   Operation 383 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.95ns)   --->   "%icmp_ln23_2 = icmp eq i2 %mpc_0_2, -2" [pool/pooling.cpp:23]   --->   Operation 384 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 385 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (1.56ns)   --->   "%add_ln23_2 = add i2 %mpc_0_2, 1" [pool/pooling.cpp:23]   --->   Operation 386 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_2, label %Pool_Row_Loop_end2, label %._crit_edge.2" [pool/pooling.cpp:23]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %shl_ln26_2, %zext_ln23_2" [pool/pooling.cpp:26]   --->   Operation 388 'add' 'add_ln26_2' <Predicate = (!icmp_ln23_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i5 %add_ln26_2 to i10" [pool/pooling.cpp:28]   --->   Operation 389 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i10 %zext_ln28_8, %mul_ln28_2" [pool/pooling.cpp:28]   --->   Operation 390 'add' 'add_ln28_2' <Predicate = (!icmp_ln23_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_229 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_2, i5 0)" [pool/pooling.cpp:28]   --->   Operation 391 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln28_96 = or i15 %tmp_229, 2" [pool/pooling.cpp:28]   --->   Operation 392 'or' 'or_ln28_96' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln28_64 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_96)" [pool/pooling.cpp:28]   --->   Operation 393 'bitconcatenate' 'or_ln28_64' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i16 %or_ln28_64 to i64" [pool/pooling.cpp:28]   --->   Operation 394 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%conv_1_out_addr_2 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 395 'getelementptr' 'conv_1_out_addr_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 396 [2/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 396 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln23_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_19) nounwind" [pool/pooling.cpp:33]   --->   Operation 397 'specregionend' 'empty_25' <Predicate = (icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "br label %10" [pool/pooling.cpp:20]   --->   Operation 398 'br' <Predicate = (icmp_ln23_2)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 11.7>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 399 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 400 'load' 'conv_1_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %conv_1_out_load_2 to i32" [pool/pooling.cpp:28]   --->   Operation 401 'bitcast' 'bitcast_ln28_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 402 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 403 'trunc' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %max_1_2 to i32" [pool/pooling.cpp:28]   --->   Operation 404 'bitcast' 'bitcast_ln28_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 405 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 406 'trunc' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_27, -1" [pool/pooling.cpp:28]   --->   Operation 407 'icmp' 'icmp_ln28_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 408 'icmp' 'icmp_ln28_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_5)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 409 'or' 'or_ln28_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 410 'icmp' 'icmp_ln28_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 411 'icmp' 'icmp_ln28_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_5)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 412 'or' 'or_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_5)   --->   "%and_ln28_4 = and i1 %or_ln28_4, %or_ln28_5" [pool/pooling.cpp:28]   --->   Operation 413 'and' 'and_ln28_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/1] (6.78ns)   --->   "%tmp_29 = fcmp ogt float %conv_1_out_load_2, %max_1_2" [pool/pooling.cpp:28]   --->   Operation 414 'fcmp' 'tmp_29' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_5 = and i1 %and_ln28_4, %tmp_29" [pool/pooling.cpp:28]   --->   Operation 415 'and' 'and_ln28_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 416 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_5, float %conv_1_out_load_2, float %max_1_2" [pool/pooling.cpp:28]   --->   Operation 416 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "br label %11" [pool/pooling.cpp:23]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 1.91>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%r_0_3 = phi i4 [ 0, %Filter_Loop2 ], [ %add_ln13_3, %Row_Loop_end3 ]" [pool/pooling.cpp:13]   --->   Operation 418 'phi' 'r_0_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i8 [ 0, %Filter_Loop2 ], [ %add_ln13_35, %Row_Loop_end3 ]" [pool/pooling.cpp:13]   --->   Operation 419 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 420 [1/1] (1.91ns)   --->   "%add_ln13_35 = add i8 %phi_mul5, 13" [pool/pooling.cpp:13]   --->   Operation 420 'add' 'add_ln13_35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (1.30ns)   --->   "%icmp_ln13_3 = icmp eq i4 %r_0_3, -3" [pool/pooling.cpp:13]   --->   Operation 421 'icmp' 'icmp_ln13_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 422 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (1.73ns)   --->   "%add_ln13_3 = add i4 %r_0_3, 1" [pool/pooling.cpp:13]   --->   Operation 423 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %Filter_Loop3, label %Row_Loop_begin3" [pool/pooling.cpp:13]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 425 'specloopname' <Predicate = (!icmp_ln13_3)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 426 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln13_3)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln25_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_3, i1 false)" [pool/pooling.cpp:25]   --->   Operation 427 'bitconcatenate' 'shl_ln25_3' <Predicate = (!icmp_ln13_3)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (1.76ns)   --->   "br label %13" [pool/pooling.cpp:16]   --->   Operation 428 'br' <Predicate = (!icmp_ln13_3)> <Delay = 1.76>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5) nounwind" [pool/pooling.cpp:38]   --->   Operation 429 'specregionend' 'empty_27' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 430 'specregionbegin' 'tmp_9' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (1.76ns)   --->   "br label %16" [pool/pooling.cpp:13]   --->   Operation 431 'br' <Predicate = (icmp_ln13_3)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 1.76>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%c_0_3 = phi i4 [ 0, %Row_Loop_begin3 ], [ %add_ln16_3, %Col_Loop_end3 ]" [pool/pooling.cpp:16]   --->   Operation 432 'phi' 'c_0_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (1.30ns)   --->   "%icmp_ln16_3 = icmp eq i4 %c_0_3, -3" [pool/pooling.cpp:16]   --->   Operation 433 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 434 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 434 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 435 [1/1] (1.73ns)   --->   "%add_ln16_3 = add i4 %c_0_3, 1" [pool/pooling.cpp:16]   --->   Operation 435 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_3, label %Row_Loop_end3, label %Col_Loop_begin3" [pool/pooling.cpp:16]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 437 'specloopname' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 438 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln26_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_3, i1 false)" [pool/pooling.cpp:26]   --->   Operation 439 'bitconcatenate' 'shl_ln26_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (1.76ns)   --->   "br label %14" [pool/pooling.cpp:20]   --->   Operation 440 'br' <Predicate = (!icmp_ln16_3)> <Delay = 1.76>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_10) nounwind" [pool/pooling.cpp:37]   --->   Operation 441 'specregionend' 'empty_29' <Predicate = (icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "br label %12" [pool/pooling.cpp:13]   --->   Operation 442 'br' <Predicate = (icmp_ln16_3)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 5.56>
ST_19 : Operation 443 [1/1] (0.00ns)   --->   "%max_0_3 = phi float [ 0x3810000000000000, %Col_Loop_begin3 ], [ %max_1_3, %Pool_Row_Loop_end3 ]" [pool/pooling.cpp:28]   --->   Operation 443 'phi' 'max_0_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%mpr_0_3 = phi i2 [ 0, %Col_Loop_begin3 ], [ %add_ln20_3, %Pool_Row_Loop_end3 ]" [pool/pooling.cpp:20]   --->   Operation 444 'phi' 'mpr_0_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i2 %mpr_0_3 to i5" [pool/pooling.cpp:20]   --->   Operation 445 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (0.95ns)   --->   "%icmp_ln20_3 = icmp eq i2 %mpr_0_3, -2" [pool/pooling.cpp:20]   --->   Operation 446 'icmp' 'icmp_ln20_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 447 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (1.56ns)   --->   "%add_ln20_3 = add i2 %mpr_0_3, 1" [pool/pooling.cpp:20]   --->   Operation 448 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_3, label %Col_Loop_end3, label %Pool_Row_Loop_begin3" [pool/pooling.cpp:20]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 450 'specloopname' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 451 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (1.78ns)   --->   "%add_ln25_3 = add i5 %zext_ln20_3, %shl_ln25_3" [pool/pooling.cpp:25]   --->   Operation 452 'add' 'add_ln25_3' <Predicate = (!icmp_ln20_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %add_ln25_3 to i10" [pool/pooling.cpp:28]   --->   Operation 453 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (3.78ns)   --->   "%mul_ln28_3 = mul i10 %zext_ln28_7, 26" [pool/pooling.cpp:28]   --->   Operation 454 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln20_3)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 455 [1/1] (1.76ns)   --->   "br label %15" [pool/pooling.cpp:23]   --->   Operation 455 'br' <Predicate = (!icmp_ln20_3)> <Delay = 1.76>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i4 %c_0_3 to i8" [pool/pooling.cpp:35]   --->   Operation 456 'zext' 'zext_ln35_6' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (1.91ns)   --->   "%add_ln35_3 = add i8 %phi_mul5, %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 457 'add' 'add_ln35_3' <Predicate = (icmp_ln20_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_228 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_3, i5 0)" [pool/pooling.cpp:35]   --->   Operation 458 'bitconcatenate' 'tmp_228' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln35_32 = or i13 %tmp_228, 3" [pool/pooling.cpp:35]   --->   Operation 459 'or' 'or_ln35_32' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln35_2 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_32)" [pool/pooling.cpp:35]   --->   Operation 460 'bitconcatenate' 'or_ln35_2' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i14 %or_ln35_2 to i64" [pool/pooling.cpp:35]   --->   Operation 461 'zext' 'zext_ln35_7' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_3 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 462 'getelementptr' 'max_pool_1_out_addr_3' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 463 [1/1] (3.25ns)   --->   "store float %max_0_3, float* %max_pool_1_out_addr_3, align 4" [pool/pooling.cpp:35]   --->   Operation 463 'store' <Predicate = (icmp_ln20_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_18) nounwind" [pool/pooling.cpp:36]   --->   Operation 464 'specregionend' 'empty_31' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "br label %13" [pool/pooling.cpp:16]   --->   Operation 465 'br' <Predicate = (icmp_ln20_3)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 6.76>
ST_20 : Operation 466 [1/1] (0.00ns)   --->   "%max_1_3 = phi float [ %max_0_3, %Pool_Row_Loop_begin3 ], [ %select_ln28_3, %._crit_edge.3 ]" [pool/pooling.cpp:28]   --->   Operation 466 'phi' 'max_1_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 467 [1/1] (0.00ns)   --->   "%mpc_0_3 = phi i2 [ 0, %Pool_Row_Loop_begin3 ], [ %add_ln23_3, %._crit_edge.3 ]" [pool/pooling.cpp:23]   --->   Operation 467 'phi' 'mpc_0_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i2 %mpc_0_3 to i5" [pool/pooling.cpp:23]   --->   Operation 468 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 469 [1/1] (0.95ns)   --->   "%icmp_ln23_3 = icmp eq i2 %mpc_0_3, -2" [pool/pooling.cpp:23]   --->   Operation 469 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 470 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 470 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 471 [1/1] (1.56ns)   --->   "%add_ln23_3 = add i2 %mpc_0_3, 1" [pool/pooling.cpp:23]   --->   Operation 471 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_3, label %Pool_Row_Loop_end3, label %._crit_edge.3" [pool/pooling.cpp:23]   --->   Operation 472 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %shl_ln26_3, %zext_ln23_3" [pool/pooling.cpp:26]   --->   Operation 473 'add' 'add_ln26_3' <Predicate = (!icmp_ln23_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i5 %add_ln26_3 to i10" [pool/pooling.cpp:28]   --->   Operation 474 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (1.73ns)   --->   "%add_ln28_3 = add i10 %zext_ln28_11, %mul_ln28_3" [pool/pooling.cpp:28]   --->   Operation 475 'add' 'add_ln28_3' <Predicate = (!icmp_ln23_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_231 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_3, i5 0)" [pool/pooling.cpp:28]   --->   Operation 476 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln28_97 = or i15 %tmp_231, 3" [pool/pooling.cpp:28]   --->   Operation 477 'or' 'or_ln28_97' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln28_65 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_97)" [pool/pooling.cpp:28]   --->   Operation 478 'bitconcatenate' 'or_ln28_65' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i16 %or_ln28_65 to i64" [pool/pooling.cpp:28]   --->   Operation 479 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%conv_1_out_addr_3 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 480 'getelementptr' 'conv_1_out_addr_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 481 [2/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 481 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln23_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_26) nounwind" [pool/pooling.cpp:33]   --->   Operation 482 'specregionend' 'empty_33' <Predicate = (icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "br label %14" [pool/pooling.cpp:20]   --->   Operation 483 'br' <Predicate = (icmp_ln23_3)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 11.7>
ST_21 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 484 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 485 [1/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 485 'load' 'conv_1_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %conv_1_out_load_3 to i32" [pool/pooling.cpp:28]   --->   Operation 486 'bitcast' 'bitcast_ln28_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 487 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 488 'trunc' 'trunc_ln28_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %max_1_3 to i32" [pool/pooling.cpp:28]   --->   Operation 489 'bitcast' 'bitcast_ln28_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 490 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 491 'trunc' 'trunc_ln28_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_34, -1" [pool/pooling.cpp:28]   --->   Operation 492 'icmp' 'icmp_ln28_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 493 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 493 'icmp' 'icmp_ln28_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 494 'or' 'or_ln28_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 495 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_35, -1" [pool/pooling.cpp:28]   --->   Operation 495 'icmp' 'icmp_ln28_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 496 'icmp' 'icmp_ln28_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 497 'or' 'or_ln28_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%and_ln28_6 = and i1 %or_ln28_6, %or_ln28_7" [pool/pooling.cpp:28]   --->   Operation 498 'and' 'and_ln28_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 499 [1/1] (6.78ns)   --->   "%tmp_36 = fcmp ogt float %conv_1_out_load_3, %max_1_3" [pool/pooling.cpp:28]   --->   Operation 499 'fcmp' 'tmp_36' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_7 = and i1 %and_ln28_6, %tmp_36" [pool/pooling.cpp:28]   --->   Operation 500 'and' 'and_ln28_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 501 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_7, float %conv_1_out_load_3, float %max_1_3" [pool/pooling.cpp:28]   --->   Operation 501 'select' 'select_ln28_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "br label %15" [pool/pooling.cpp:23]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.91>
ST_22 : Operation 503 [1/1] (0.00ns)   --->   "%r_0_4 = phi i4 [ 0, %Filter_Loop3 ], [ %add_ln13_4, %Row_Loop_end4 ]" [pool/pooling.cpp:13]   --->   Operation 503 'phi' 'r_0_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i8 [ 0, %Filter_Loop3 ], [ %add_ln13_36, %Row_Loop_end4 ]" [pool/pooling.cpp:13]   --->   Operation 504 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (1.91ns)   --->   "%add_ln13_36 = add i8 %phi_mul7, 13" [pool/pooling.cpp:13]   --->   Operation 505 'add' 'add_ln13_36' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 506 [1/1] (1.30ns)   --->   "%icmp_ln13_4 = icmp eq i4 %r_0_4, -3" [pool/pooling.cpp:13]   --->   Operation 506 'icmp' 'icmp_ln13_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 507 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 507 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 508 [1/1] (1.73ns)   --->   "%add_ln13_4 = add i4 %r_0_4, 1" [pool/pooling.cpp:13]   --->   Operation 508 'add' 'add_ln13_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_4, label %Filter_Loop4, label %Row_Loop_begin4" [pool/pooling.cpp:13]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 510 'specloopname' <Predicate = (!icmp_ln13_4)> <Delay = 0.00>
ST_22 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 511 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln13_4)> <Delay = 0.00>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln25_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_4, i1 false)" [pool/pooling.cpp:25]   --->   Operation 512 'bitconcatenate' 'shl_ln25_4' <Predicate = (!icmp_ln13_4)> <Delay = 0.00>
ST_22 : Operation 513 [1/1] (1.76ns)   --->   "br label %17" [pool/pooling.cpp:16]   --->   Operation 513 'br' <Predicate = (!icmp_ln13_4)> <Delay = 1.76>
ST_22 : Operation 514 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_9) nounwind" [pool/pooling.cpp:38]   --->   Operation 514 'specregionend' 'empty_35' <Predicate = (icmp_ln13_4)> <Delay = 0.00>
ST_22 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 515 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln13_4)> <Delay = 0.00>
ST_22 : Operation 516 [1/1] (1.76ns)   --->   "br label %20" [pool/pooling.cpp:13]   --->   Operation 516 'br' <Predicate = (icmp_ln13_4)> <Delay = 1.76>

State 23 <SV = 6> <Delay = 1.76>
ST_23 : Operation 517 [1/1] (0.00ns)   --->   "%c_0_4 = phi i4 [ 0, %Row_Loop_begin4 ], [ %add_ln16_4, %Col_Loop_end4 ]" [pool/pooling.cpp:16]   --->   Operation 517 'phi' 'c_0_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 518 [1/1] (1.30ns)   --->   "%icmp_ln16_4 = icmp eq i4 %c_0_4, -3" [pool/pooling.cpp:16]   --->   Operation 518 'icmp' 'icmp_ln16_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 519 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (1.73ns)   --->   "%add_ln16_4 = add i4 %c_0_4, 1" [pool/pooling.cpp:16]   --->   Operation 520 'add' 'add_ln16_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_4, label %Row_Loop_end4, label %Col_Loop_begin4" [pool/pooling.cpp:16]   --->   Operation 521 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 522 'specloopname' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 523 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln26_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_4, i1 false)" [pool/pooling.cpp:26]   --->   Operation 524 'bitconcatenate' 'shl_ln26_4' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 525 [1/1] (1.76ns)   --->   "br label %18" [pool/pooling.cpp:20]   --->   Operation 525 'br' <Predicate = (!icmp_ln16_4)> <Delay = 1.76>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_17) nounwind" [pool/pooling.cpp:37]   --->   Operation 526 'specregionend' 'empty_37' <Predicate = (icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "br label %16" [pool/pooling.cpp:13]   --->   Operation 527 'br' <Predicate = (icmp_ln16_4)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 5.56>
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%max_0_4 = phi float [ 0x3810000000000000, %Col_Loop_begin4 ], [ %max_1_4, %Pool_Row_Loop_end4 ]" [pool/pooling.cpp:28]   --->   Operation 528 'phi' 'max_0_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 529 [1/1] (0.00ns)   --->   "%mpr_0_4 = phi i2 [ 0, %Col_Loop_begin4 ], [ %add_ln20_4, %Pool_Row_Loop_end4 ]" [pool/pooling.cpp:20]   --->   Operation 529 'phi' 'mpr_0_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i2 %mpr_0_4 to i5" [pool/pooling.cpp:20]   --->   Operation 530 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 531 [1/1] (0.95ns)   --->   "%icmp_ln20_4 = icmp eq i2 %mpr_0_4, -2" [pool/pooling.cpp:20]   --->   Operation 531 'icmp' 'icmp_ln20_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 532 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (1.56ns)   --->   "%add_ln20_4 = add i2 %mpr_0_4, 1" [pool/pooling.cpp:20]   --->   Operation 533 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 534 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_4, label %Col_Loop_end4, label %Pool_Row_Loop_begin4" [pool/pooling.cpp:20]   --->   Operation 534 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 535 'specloopname' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 536 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (1.78ns)   --->   "%add_ln25_4 = add i5 %zext_ln20_4, %shl_ln25_4" [pool/pooling.cpp:25]   --->   Operation 537 'add' 'add_ln25_4' <Predicate = (!icmp_ln20_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i5 %add_ln25_4 to i10" [pool/pooling.cpp:28]   --->   Operation 538 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 539 [1/1] (3.78ns)   --->   "%mul_ln28_4 = mul i10 %zext_ln28_10, 26" [pool/pooling.cpp:28]   --->   Operation 539 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln20_4)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 540 [1/1] (1.76ns)   --->   "br label %19" [pool/pooling.cpp:23]   --->   Operation 540 'br' <Predicate = (!icmp_ln20_4)> <Delay = 1.76>
ST_24 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i4 %c_0_4 to i8" [pool/pooling.cpp:35]   --->   Operation 541 'zext' 'zext_ln35_8' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 542 [1/1] (1.91ns)   --->   "%add_ln35_4 = add i8 %phi_mul7, %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 542 'add' 'add_ln35_4' <Predicate = (icmp_ln20_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_230 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_4, i5 0)" [pool/pooling.cpp:35]   --->   Operation 543 'bitconcatenate' 'tmp_230' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln35_33 = or i13 %tmp_230, 4" [pool/pooling.cpp:35]   --->   Operation 544 'or' 'or_ln35_33' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln35_3 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_33)" [pool/pooling.cpp:35]   --->   Operation 545 'bitconcatenate' 'or_ln35_3' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i14 %or_ln35_3 to i64" [pool/pooling.cpp:35]   --->   Operation 546 'zext' 'zext_ln35_9' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_4 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 547 'getelementptr' 'max_pool_1_out_addr_4' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 548 [1/1] (3.25ns)   --->   "store float %max_0_4, float* %max_pool_1_out_addr_4, align 4" [pool/pooling.cpp:35]   --->   Operation 548 'store' <Predicate = (icmp_ln20_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_25) nounwind" [pool/pooling.cpp:36]   --->   Operation 549 'specregionend' 'empty_39' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.00ns)   --->   "br label %17" [pool/pooling.cpp:16]   --->   Operation 550 'br' <Predicate = (icmp_ln20_4)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 6.76>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%max_1_4 = phi float [ %max_0_4, %Pool_Row_Loop_begin4 ], [ %select_ln28_4, %._crit_edge.4 ]" [pool/pooling.cpp:28]   --->   Operation 551 'phi' 'max_1_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%mpc_0_4 = phi i2 [ 0, %Pool_Row_Loop_begin4 ], [ %add_ln23_4, %._crit_edge.4 ]" [pool/pooling.cpp:23]   --->   Operation 552 'phi' 'mpc_0_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i2 %mpc_0_4 to i5" [pool/pooling.cpp:23]   --->   Operation 553 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 554 [1/1] (0.95ns)   --->   "%icmp_ln23_4 = icmp eq i2 %mpc_0_4, -2" [pool/pooling.cpp:23]   --->   Operation 554 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 555 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 555 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 556 [1/1] (1.56ns)   --->   "%add_ln23_4 = add i2 %mpc_0_4, 1" [pool/pooling.cpp:23]   --->   Operation 556 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 557 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_4, label %Pool_Row_Loop_end4, label %._crit_edge.4" [pool/pooling.cpp:23]   --->   Operation 557 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 558 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %shl_ln26_4, %zext_ln23_4" [pool/pooling.cpp:26]   --->   Operation 558 'add' 'add_ln26_4' <Predicate = (!icmp_ln23_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i5 %add_ln26_4 to i10" [pool/pooling.cpp:28]   --->   Operation 559 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 560 [1/1] (1.73ns)   --->   "%add_ln28_4 = add i10 %zext_ln28_14, %mul_ln28_4" [pool/pooling.cpp:28]   --->   Operation 560 'add' 'add_ln28_4' <Predicate = (!icmp_ln23_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_233 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_4, i5 0)" [pool/pooling.cpp:28]   --->   Operation 561 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 562 [1/1] (0.00ns)   --->   "%or_ln28_98 = or i15 %tmp_233, 4" [pool/pooling.cpp:28]   --->   Operation 562 'or' 'or_ln28_98' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln28_66 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_98)" [pool/pooling.cpp:28]   --->   Operation 563 'bitconcatenate' 'or_ln28_66' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i16 %or_ln28_66 to i64" [pool/pooling.cpp:28]   --->   Operation 564 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 565 [1/1] (0.00ns)   --->   "%conv_1_out_addr_4 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 565 'getelementptr' 'conv_1_out_addr_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 566 [2/2] (3.25ns)   --->   "%conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 566 'load' 'conv_1_out_load_4' <Predicate = (!icmp_ln23_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_25 : Operation 567 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_33) nounwind" [pool/pooling.cpp:33]   --->   Operation 567 'specregionend' 'empty_41' <Predicate = (icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 568 [1/1] (0.00ns)   --->   "br label %18" [pool/pooling.cpp:20]   --->   Operation 568 'br' <Predicate = (icmp_ln23_4)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 11.7>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 569 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 570 [1/2] (3.25ns)   --->   "%conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 570 'load' 'conv_1_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %conv_1_out_load_4 to i32" [pool/pooling.cpp:28]   --->   Operation 571 'bitcast' 'bitcast_ln28_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 572 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 573 'trunc' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %max_1_4 to i32" [pool/pooling.cpp:28]   --->   Operation 574 'bitcast' 'bitcast_ln28_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 575 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 576 'trunc' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 577 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_41, -1" [pool/pooling.cpp:28]   --->   Operation 577 'icmp' 'icmp_ln28_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 578 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 578 'icmp' 'icmp_ln28_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 579 'or' 'or_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 580 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_42, -1" [pool/pooling.cpp:28]   --->   Operation 580 'icmp' 'icmp_ln28_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 581 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 581 'icmp' 'icmp_ln28_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 582 'or' 'or_ln28_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 583 'and' 'and_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 584 [1/1] (6.78ns)   --->   "%tmp_43 = fcmp ogt float %conv_1_out_load_4, %max_1_4" [pool/pooling.cpp:28]   --->   Operation 584 'fcmp' 'tmp_43' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 585 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_43" [pool/pooling.cpp:28]   --->   Operation 585 'and' 'and_ln28_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 586 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_9, float %conv_1_out_load_4, float %max_1_4" [pool/pooling.cpp:28]   --->   Operation 586 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 587 [1/1] (0.00ns)   --->   "br label %19" [pool/pooling.cpp:23]   --->   Operation 587 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 1.91>
ST_27 : Operation 588 [1/1] (0.00ns)   --->   "%r_0_5 = phi i4 [ 0, %Filter_Loop4 ], [ %add_ln13_5, %Row_Loop_end5 ]" [pool/pooling.cpp:13]   --->   Operation 588 'phi' 'r_0_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 589 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i8 [ 0, %Filter_Loop4 ], [ %add_ln13_37, %Row_Loop_end5 ]" [pool/pooling.cpp:13]   --->   Operation 589 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 590 [1/1] (1.91ns)   --->   "%add_ln13_37 = add i8 %phi_mul9, 13" [pool/pooling.cpp:13]   --->   Operation 590 'add' 'add_ln13_37' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 591 [1/1] (1.30ns)   --->   "%icmp_ln13_5 = icmp eq i4 %r_0_5, -3" [pool/pooling.cpp:13]   --->   Operation 591 'icmp' 'icmp_ln13_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 592 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 593 [1/1] (1.73ns)   --->   "%add_ln13_5 = add i4 %r_0_5, 1" [pool/pooling.cpp:13]   --->   Operation 593 'add' 'add_ln13_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 594 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_5, label %Filter_Loop5, label %Row_Loop_begin5" [pool/pooling.cpp:13]   --->   Operation 594 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 595 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 595 'specloopname' <Predicate = (!icmp_ln13_5)> <Delay = 0.00>
ST_27 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 596 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln13_5)> <Delay = 0.00>
ST_27 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln25_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_5, i1 false)" [pool/pooling.cpp:25]   --->   Operation 597 'bitconcatenate' 'shl_ln25_5' <Predicate = (!icmp_ln13_5)> <Delay = 0.00>
ST_27 : Operation 598 [1/1] (1.76ns)   --->   "br label %21" [pool/pooling.cpp:16]   --->   Operation 598 'br' <Predicate = (!icmp_ln13_5)> <Delay = 1.76>
ST_27 : Operation 599 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_16) nounwind" [pool/pooling.cpp:38]   --->   Operation 599 'specregionend' 'empty_43' <Predicate = (icmp_ln13_5)> <Delay = 0.00>
ST_27 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 600 'specregionbegin' 'tmp_23' <Predicate = (icmp_ln13_5)> <Delay = 0.00>
ST_27 : Operation 601 [1/1] (1.76ns)   --->   "br label %24" [pool/pooling.cpp:13]   --->   Operation 601 'br' <Predicate = (icmp_ln13_5)> <Delay = 1.76>

State 28 <SV = 7> <Delay = 1.76>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%c_0_5 = phi i4 [ 0, %Row_Loop_begin5 ], [ %add_ln16_5, %Col_Loop_end5 ]" [pool/pooling.cpp:16]   --->   Operation 602 'phi' 'c_0_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (1.30ns)   --->   "%icmp_ln16_5 = icmp eq i4 %c_0_5, -3" [pool/pooling.cpp:16]   --->   Operation 603 'icmp' 'icmp_ln16_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 604 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (1.73ns)   --->   "%add_ln16_5 = add i4 %c_0_5, 1" [pool/pooling.cpp:16]   --->   Operation 605 'add' 'add_ln16_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 606 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_5, label %Row_Loop_end5, label %Col_Loop_begin5" [pool/pooling.cpp:16]   --->   Operation 606 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 607 'specloopname' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 608 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln26_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_5, i1 false)" [pool/pooling.cpp:26]   --->   Operation 609 'bitconcatenate' 'shl_ln26_5' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (1.76ns)   --->   "br label %22" [pool/pooling.cpp:20]   --->   Operation 610 'br' <Predicate = (!icmp_ln16_5)> <Delay = 1.76>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_24) nounwind" [pool/pooling.cpp:37]   --->   Operation 611 'specregionend' 'empty_45' <Predicate = (icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "br label %20" [pool/pooling.cpp:13]   --->   Operation 612 'br' <Predicate = (icmp_ln16_5)> <Delay = 0.00>

State 29 <SV = 8> <Delay = 5.56>
ST_29 : Operation 613 [1/1] (0.00ns)   --->   "%max_0_5 = phi float [ 0x3810000000000000, %Col_Loop_begin5 ], [ %max_1_5, %Pool_Row_Loop_end5 ]" [pool/pooling.cpp:28]   --->   Operation 613 'phi' 'max_0_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 614 [1/1] (0.00ns)   --->   "%mpr_0_5 = phi i2 [ 0, %Col_Loop_begin5 ], [ %add_ln20_5, %Pool_Row_Loop_end5 ]" [pool/pooling.cpp:20]   --->   Operation 614 'phi' 'mpr_0_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i2 %mpr_0_5 to i5" [pool/pooling.cpp:20]   --->   Operation 615 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 616 [1/1] (0.95ns)   --->   "%icmp_ln20_5 = icmp eq i2 %mpr_0_5, -2" [pool/pooling.cpp:20]   --->   Operation 616 'icmp' 'icmp_ln20_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 617 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (1.56ns)   --->   "%add_ln20_5 = add i2 %mpr_0_5, 1" [pool/pooling.cpp:20]   --->   Operation 618 'add' 'add_ln20_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_5, label %Col_Loop_end5, label %Pool_Row_Loop_begin5" [pool/pooling.cpp:20]   --->   Operation 619 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 620 'specloopname' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 621 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 622 [1/1] (1.78ns)   --->   "%add_ln25_5 = add i5 %zext_ln20_5, %shl_ln25_5" [pool/pooling.cpp:25]   --->   Operation 622 'add' 'add_ln25_5' <Predicate = (!icmp_ln20_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i5 %add_ln25_5 to i10" [pool/pooling.cpp:28]   --->   Operation 623 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 624 [1/1] (3.78ns)   --->   "%mul_ln28_5 = mul i10 %zext_ln28_13, 26" [pool/pooling.cpp:28]   --->   Operation 624 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln20_5)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 625 [1/1] (1.76ns)   --->   "br label %23" [pool/pooling.cpp:23]   --->   Operation 625 'br' <Predicate = (!icmp_ln20_5)> <Delay = 1.76>
ST_29 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i4 %c_0_5 to i8" [pool/pooling.cpp:35]   --->   Operation 626 'zext' 'zext_ln35_10' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 627 [1/1] (1.91ns)   --->   "%add_ln35_5 = add i8 %phi_mul9, %zext_ln35_10" [pool/pooling.cpp:35]   --->   Operation 627 'add' 'add_ln35_5' <Predicate = (icmp_ln20_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_232 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_5, i5 0)" [pool/pooling.cpp:35]   --->   Operation 628 'bitconcatenate' 'tmp_232' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln35_34 = or i13 %tmp_232, 5" [pool/pooling.cpp:35]   --->   Operation 629 'or' 'or_ln35_34' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 630 [1/1] (0.00ns)   --->   "%or_ln35_4 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_34)" [pool/pooling.cpp:35]   --->   Operation 630 'bitconcatenate' 'or_ln35_4' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i14 %or_ln35_4 to i64" [pool/pooling.cpp:35]   --->   Operation 631 'zext' 'zext_ln35_11' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_5 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_11" [pool/pooling.cpp:35]   --->   Operation 632 'getelementptr' 'max_pool_1_out_addr_5' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (3.25ns)   --->   "store float %max_0_5, float* %max_pool_1_out_addr_5, align 4" [pool/pooling.cpp:35]   --->   Operation 633 'store' <Predicate = (icmp_ln20_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_32) nounwind" [pool/pooling.cpp:36]   --->   Operation 634 'specregionend' 'empty_47' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "br label %21" [pool/pooling.cpp:16]   --->   Operation 635 'br' <Predicate = (icmp_ln20_5)> <Delay = 0.00>

State 30 <SV = 9> <Delay = 6.76>
ST_30 : Operation 636 [1/1] (0.00ns)   --->   "%max_1_5 = phi float [ %max_0_5, %Pool_Row_Loop_begin5 ], [ %select_ln28_5, %._crit_edge.5 ]" [pool/pooling.cpp:28]   --->   Operation 636 'phi' 'max_1_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 637 [1/1] (0.00ns)   --->   "%mpc_0_5 = phi i2 [ 0, %Pool_Row_Loop_begin5 ], [ %add_ln23_5, %._crit_edge.5 ]" [pool/pooling.cpp:23]   --->   Operation 637 'phi' 'mpc_0_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i2 %mpc_0_5 to i5" [pool/pooling.cpp:23]   --->   Operation 638 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 639 [1/1] (0.95ns)   --->   "%icmp_ln23_5 = icmp eq i2 %mpc_0_5, -2" [pool/pooling.cpp:23]   --->   Operation 639 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 640 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 640 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (1.56ns)   --->   "%add_ln23_5 = add i2 %mpc_0_5, 1" [pool/pooling.cpp:23]   --->   Operation 641 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 642 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_5, label %Pool_Row_Loop_end5, label %._crit_edge.5" [pool/pooling.cpp:23]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 643 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %shl_ln26_5, %zext_ln23_5" [pool/pooling.cpp:26]   --->   Operation 643 'add' 'add_ln26_5' <Predicate = (!icmp_ln23_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i5 %add_ln26_5 to i10" [pool/pooling.cpp:28]   --->   Operation 644 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 645 [1/1] (1.73ns)   --->   "%add_ln28_5 = add i10 %zext_ln28_17, %mul_ln28_5" [pool/pooling.cpp:28]   --->   Operation 645 'add' 'add_ln28_5' <Predicate = (!icmp_ln23_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_235 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_5, i5 0)" [pool/pooling.cpp:28]   --->   Operation 646 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "%or_ln28_99 = or i15 %tmp_235, 5" [pool/pooling.cpp:28]   --->   Operation 647 'or' 'or_ln28_99' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 648 [1/1] (0.00ns)   --->   "%or_ln28_67 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_99)" [pool/pooling.cpp:28]   --->   Operation 648 'bitconcatenate' 'or_ln28_67' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i16 %or_ln28_67 to i64" [pool/pooling.cpp:28]   --->   Operation 649 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (0.00ns)   --->   "%conv_1_out_addr_5 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 650 'getelementptr' 'conv_1_out_addr_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 651 [2/2] (3.25ns)   --->   "%conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 651 'load' 'conv_1_out_load_5' <Predicate = (!icmp_ln23_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_30 : Operation 652 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_40) nounwind" [pool/pooling.cpp:33]   --->   Operation 652 'specregionend' 'empty_49' <Predicate = (icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 653 [1/1] (0.00ns)   --->   "br label %22" [pool/pooling.cpp:20]   --->   Operation 653 'br' <Predicate = (icmp_ln23_5)> <Delay = 0.00>

State 31 <SV = 10> <Delay = 11.7>
ST_31 : Operation 654 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 654 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 655 [1/2] (3.25ns)   --->   "%conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 655 'load' 'conv_1_out_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_31 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %conv_1_out_load_5 to i32" [pool/pooling.cpp:28]   --->   Operation 656 'bitcast' 'bitcast_ln28_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 657 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 658 'trunc' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %max_1_5 to i32" [pool/pooling.cpp:28]   --->   Operation 659 'bitcast' 'bitcast_ln28_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 660 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 661 'trunc' 'trunc_ln28_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 662 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_48, -1" [pool/pooling.cpp:28]   --->   Operation 662 'icmp' 'icmp_ln28_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 663 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 663 'icmp' 'icmp_ln28_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 664 'or' 'or_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 665 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_49, -1" [pool/pooling.cpp:28]   --->   Operation 665 'icmp' 'icmp_ln28_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 666 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 666 'icmp' 'icmp_ln28_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 667 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 668 'and' 'and_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 669 [1/1] (6.78ns)   --->   "%tmp_50 = fcmp ogt float %conv_1_out_load_5, %max_1_5" [pool/pooling.cpp:28]   --->   Operation 669 'fcmp' 'tmp_50' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 670 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_50" [pool/pooling.cpp:28]   --->   Operation 670 'and' 'and_ln28_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 671 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_11, float %conv_1_out_load_5, float %max_1_5" [pool/pooling.cpp:28]   --->   Operation 671 'select' 'select_ln28_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 672 [1/1] (0.00ns)   --->   "br label %23" [pool/pooling.cpp:23]   --->   Operation 672 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 7> <Delay = 1.91>
ST_32 : Operation 673 [1/1] (0.00ns)   --->   "%r_0_6 = phi i4 [ 0, %Filter_Loop5 ], [ %add_ln13_6, %Row_Loop_end6 ]" [pool/pooling.cpp:13]   --->   Operation 673 'phi' 'r_0_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "%phi_mul11 = phi i8 [ 0, %Filter_Loop5 ], [ %add_ln13_38, %Row_Loop_end6 ]" [pool/pooling.cpp:13]   --->   Operation 674 'phi' 'phi_mul11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 675 [1/1] (1.91ns)   --->   "%add_ln13_38 = add i8 %phi_mul11, 13" [pool/pooling.cpp:13]   --->   Operation 675 'add' 'add_ln13_38' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 676 [1/1] (1.30ns)   --->   "%icmp_ln13_6 = icmp eq i4 %r_0_6, -3" [pool/pooling.cpp:13]   --->   Operation 676 'icmp' 'icmp_ln13_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 677 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 677 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 678 [1/1] (1.73ns)   --->   "%add_ln13_6 = add i4 %r_0_6, 1" [pool/pooling.cpp:13]   --->   Operation 678 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 679 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_6, label %Filter_Loop6, label %Row_Loop_begin6" [pool/pooling.cpp:13]   --->   Operation 679 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 680 'specloopname' <Predicate = (!icmp_ln13_6)> <Delay = 0.00>
ST_32 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 681 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln13_6)> <Delay = 0.00>
ST_32 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln25_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_6, i1 false)" [pool/pooling.cpp:25]   --->   Operation 682 'bitconcatenate' 'shl_ln25_6' <Predicate = (!icmp_ln13_6)> <Delay = 0.00>
ST_32 : Operation 683 [1/1] (1.76ns)   --->   "br label %25" [pool/pooling.cpp:16]   --->   Operation 683 'br' <Predicate = (!icmp_ln13_6)> <Delay = 1.76>
ST_32 : Operation 684 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_23) nounwind" [pool/pooling.cpp:38]   --->   Operation 684 'specregionend' 'empty_51' <Predicate = (icmp_ln13_6)> <Delay = 0.00>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 685 'specregionbegin' 'tmp_30' <Predicate = (icmp_ln13_6)> <Delay = 0.00>
ST_32 : Operation 686 [1/1] (1.76ns)   --->   "br label %28" [pool/pooling.cpp:13]   --->   Operation 686 'br' <Predicate = (icmp_ln13_6)> <Delay = 1.76>

State 33 <SV = 8> <Delay = 1.76>
ST_33 : Operation 687 [1/1] (0.00ns)   --->   "%c_0_6 = phi i4 [ 0, %Row_Loop_begin6 ], [ %add_ln16_6, %Col_Loop_end6 ]" [pool/pooling.cpp:16]   --->   Operation 687 'phi' 'c_0_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 688 [1/1] (1.30ns)   --->   "%icmp_ln16_6 = icmp eq i4 %c_0_6, -3" [pool/pooling.cpp:16]   --->   Operation 688 'icmp' 'icmp_ln16_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 689 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 689 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 690 [1/1] (1.73ns)   --->   "%add_ln16_6 = add i4 %c_0_6, 1" [pool/pooling.cpp:16]   --->   Operation 690 'add' 'add_ln16_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 691 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_6, label %Row_Loop_end6, label %Col_Loop_begin6" [pool/pooling.cpp:16]   --->   Operation 691 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 692 'specloopname' <Predicate = (!icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 693 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln26_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_6, i1 false)" [pool/pooling.cpp:26]   --->   Operation 694 'bitconcatenate' 'shl_ln26_6' <Predicate = (!icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 695 [1/1] (1.76ns)   --->   "br label %26" [pool/pooling.cpp:20]   --->   Operation 695 'br' <Predicate = (!icmp_ln16_6)> <Delay = 1.76>
ST_33 : Operation 696 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_31) nounwind" [pool/pooling.cpp:37]   --->   Operation 696 'specregionend' 'empty_53' <Predicate = (icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 697 [1/1] (0.00ns)   --->   "br label %24" [pool/pooling.cpp:13]   --->   Operation 697 'br' <Predicate = (icmp_ln16_6)> <Delay = 0.00>

State 34 <SV = 9> <Delay = 5.56>
ST_34 : Operation 698 [1/1] (0.00ns)   --->   "%max_0_6 = phi float [ 0x3810000000000000, %Col_Loop_begin6 ], [ %max_1_6, %Pool_Row_Loop_end6 ]" [pool/pooling.cpp:28]   --->   Operation 698 'phi' 'max_0_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%mpr_0_6 = phi i2 [ 0, %Col_Loop_begin6 ], [ %add_ln20_6, %Pool_Row_Loop_end6 ]" [pool/pooling.cpp:20]   --->   Operation 699 'phi' 'mpr_0_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i2 %mpr_0_6 to i5" [pool/pooling.cpp:20]   --->   Operation 700 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 701 [1/1] (0.95ns)   --->   "%icmp_ln20_6 = icmp eq i2 %mpr_0_6, -2" [pool/pooling.cpp:20]   --->   Operation 701 'icmp' 'icmp_ln20_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 702 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 702 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 703 [1/1] (1.56ns)   --->   "%add_ln20_6 = add i2 %mpr_0_6, 1" [pool/pooling.cpp:20]   --->   Operation 703 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 704 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_6, label %Col_Loop_end6, label %Pool_Row_Loop_begin6" [pool/pooling.cpp:20]   --->   Operation 704 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 705 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 705 'specloopname' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 706 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 707 [1/1] (1.78ns)   --->   "%add_ln25_6 = add i5 %zext_ln20_6, %shl_ln25_6" [pool/pooling.cpp:25]   --->   Operation 707 'add' 'add_ln25_6' <Predicate = (!icmp_ln20_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i5 %add_ln25_6 to i10" [pool/pooling.cpp:28]   --->   Operation 708 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 709 [1/1] (3.78ns)   --->   "%mul_ln28_6 = mul i10 %zext_ln28_16, 26" [pool/pooling.cpp:28]   --->   Operation 709 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln20_6)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 710 [1/1] (1.76ns)   --->   "br label %27" [pool/pooling.cpp:23]   --->   Operation 710 'br' <Predicate = (!icmp_ln20_6)> <Delay = 1.76>
ST_34 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i4 %c_0_6 to i8" [pool/pooling.cpp:35]   --->   Operation 711 'zext' 'zext_ln35_12' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 712 [1/1] (1.91ns)   --->   "%add_ln35_6 = add i8 %phi_mul11, %zext_ln35_12" [pool/pooling.cpp:35]   --->   Operation 712 'add' 'add_ln35_6' <Predicate = (icmp_ln20_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_234 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_6, i5 0)" [pool/pooling.cpp:35]   --->   Operation 713 'bitconcatenate' 'tmp_234' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln35_35 = or i13 %tmp_234, 6" [pool/pooling.cpp:35]   --->   Operation 714 'or' 'or_ln35_35' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 715 [1/1] (0.00ns)   --->   "%or_ln35_5 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_35)" [pool/pooling.cpp:35]   --->   Operation 715 'bitconcatenate' 'or_ln35_5' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i14 %or_ln35_5 to i64" [pool/pooling.cpp:35]   --->   Operation 716 'zext' 'zext_ln35_13' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 717 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_6 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_13" [pool/pooling.cpp:35]   --->   Operation 717 'getelementptr' 'max_pool_1_out_addr_6' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 718 [1/1] (3.25ns)   --->   "store float %max_0_6, float* %max_pool_1_out_addr_6, align 4" [pool/pooling.cpp:35]   --->   Operation 718 'store' <Predicate = (icmp_ln20_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_34 : Operation 719 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_39) nounwind" [pool/pooling.cpp:36]   --->   Operation 719 'specregionend' 'empty_55' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 720 [1/1] (0.00ns)   --->   "br label %25" [pool/pooling.cpp:16]   --->   Operation 720 'br' <Predicate = (icmp_ln20_6)> <Delay = 0.00>

State 35 <SV = 10> <Delay = 6.76>
ST_35 : Operation 721 [1/1] (0.00ns)   --->   "%max_1_6 = phi float [ %max_0_6, %Pool_Row_Loop_begin6 ], [ %select_ln28_6, %._crit_edge.6 ]" [pool/pooling.cpp:28]   --->   Operation 721 'phi' 'max_1_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 722 [1/1] (0.00ns)   --->   "%mpc_0_6 = phi i2 [ 0, %Pool_Row_Loop_begin6 ], [ %add_ln23_6, %._crit_edge.6 ]" [pool/pooling.cpp:23]   --->   Operation 722 'phi' 'mpc_0_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i2 %mpc_0_6 to i5" [pool/pooling.cpp:23]   --->   Operation 723 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 724 [1/1] (0.95ns)   --->   "%icmp_ln23_6 = icmp eq i2 %mpc_0_6, -2" [pool/pooling.cpp:23]   --->   Operation 724 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 725 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 725 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 726 [1/1] (1.56ns)   --->   "%add_ln23_6 = add i2 %mpc_0_6, 1" [pool/pooling.cpp:23]   --->   Operation 726 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 727 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_6, label %Pool_Row_Loop_end6, label %._crit_edge.6" [pool/pooling.cpp:23]   --->   Operation 727 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 728 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %shl_ln26_6, %zext_ln23_6" [pool/pooling.cpp:26]   --->   Operation 728 'add' 'add_ln26_6' <Predicate = (!icmp_ln23_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i5 %add_ln26_6 to i10" [pool/pooling.cpp:28]   --->   Operation 729 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 730 [1/1] (1.73ns)   --->   "%add_ln28_6 = add i10 %zext_ln28_20, %mul_ln28_6" [pool/pooling.cpp:28]   --->   Operation 730 'add' 'add_ln28_6' <Predicate = (!icmp_ln23_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_237 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_6, i5 0)" [pool/pooling.cpp:28]   --->   Operation 731 'bitconcatenate' 'tmp_237' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln28_100 = or i15 %tmp_237, 6" [pool/pooling.cpp:28]   --->   Operation 732 'or' 'or_ln28_100' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 733 [1/1] (0.00ns)   --->   "%or_ln28_68 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_100)" [pool/pooling.cpp:28]   --->   Operation 733 'bitconcatenate' 'or_ln28_68' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i16 %or_ln28_68 to i64" [pool/pooling.cpp:28]   --->   Operation 734 'zext' 'zext_ln28_21' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 735 [1/1] (0.00ns)   --->   "%conv_1_out_addr_6 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 735 'getelementptr' 'conv_1_out_addr_6' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 736 [2/2] (3.25ns)   --->   "%conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 736 'load' 'conv_1_out_load_6' <Predicate = (!icmp_ln23_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_35 : Operation 737 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_47) nounwind" [pool/pooling.cpp:33]   --->   Operation 737 'specregionend' 'empty_57' <Predicate = (icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 738 [1/1] (0.00ns)   --->   "br label %26" [pool/pooling.cpp:20]   --->   Operation 738 'br' <Predicate = (icmp_ln23_6)> <Delay = 0.00>

State 36 <SV = 11> <Delay = 11.7>
ST_36 : Operation 739 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 739 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 740 [1/2] (3.25ns)   --->   "%conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 740 'load' 'conv_1_out_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_36 : Operation 741 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %conv_1_out_load_6 to i32" [pool/pooling.cpp:28]   --->   Operation 741 'bitcast' 'bitcast_ln28_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 742 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 743 'trunc' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 744 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %max_1_6 to i32" [pool/pooling.cpp:28]   --->   Operation 744 'bitcast' 'bitcast_ln28_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 745 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 746 'trunc' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 747 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_55, -1" [pool/pooling.cpp:28]   --->   Operation 747 'icmp' 'icmp_ln28_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 748 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 748 'icmp' 'icmp_ln28_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 749 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 750 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_56, -1" [pool/pooling.cpp:28]   --->   Operation 750 'icmp' 'icmp_ln28_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 751 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 751 'icmp' 'icmp_ln28_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 752 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 753 'and' 'and_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 754 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %conv_1_out_load_6, %max_1_6" [pool/pooling.cpp:28]   --->   Operation 754 'fcmp' 'tmp_57' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 755 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_57" [pool/pooling.cpp:28]   --->   Operation 755 'and' 'and_ln28_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 756 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_13, float %conv_1_out_load_6, float %max_1_6" [pool/pooling.cpp:28]   --->   Operation 756 'select' 'select_ln28_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 757 [1/1] (0.00ns)   --->   "br label %27" [pool/pooling.cpp:23]   --->   Operation 757 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 8> <Delay = 1.91>
ST_37 : Operation 758 [1/1] (0.00ns)   --->   "%r_0_7 = phi i4 [ 0, %Filter_Loop6 ], [ %add_ln13_7, %Row_Loop_end7 ]" [pool/pooling.cpp:13]   --->   Operation 758 'phi' 'r_0_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 759 [1/1] (0.00ns)   --->   "%phi_mul13 = phi i8 [ 0, %Filter_Loop6 ], [ %add_ln13_39, %Row_Loop_end7 ]" [pool/pooling.cpp:13]   --->   Operation 759 'phi' 'phi_mul13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 760 [1/1] (1.91ns)   --->   "%add_ln13_39 = add i8 %phi_mul13, 13" [pool/pooling.cpp:13]   --->   Operation 760 'add' 'add_ln13_39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 761 [1/1] (1.30ns)   --->   "%icmp_ln13_7 = icmp eq i4 %r_0_7, -3" [pool/pooling.cpp:13]   --->   Operation 761 'icmp' 'icmp_ln13_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 762 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 762 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 763 [1/1] (1.73ns)   --->   "%add_ln13_7 = add i4 %r_0_7, 1" [pool/pooling.cpp:13]   --->   Operation 763 'add' 'add_ln13_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 764 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_7, label %Filter_Loop7, label %Row_Loop_begin7" [pool/pooling.cpp:13]   --->   Operation 764 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 765 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 765 'specloopname' <Predicate = (!icmp_ln13_7)> <Delay = 0.00>
ST_37 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 766 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln13_7)> <Delay = 0.00>
ST_37 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln25_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_7, i1 false)" [pool/pooling.cpp:25]   --->   Operation 767 'bitconcatenate' 'shl_ln25_7' <Predicate = (!icmp_ln13_7)> <Delay = 0.00>
ST_37 : Operation 768 [1/1] (1.76ns)   --->   "br label %29" [pool/pooling.cpp:16]   --->   Operation 768 'br' <Predicate = (!icmp_ln13_7)> <Delay = 1.76>
ST_37 : Operation 769 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_30) nounwind" [pool/pooling.cpp:38]   --->   Operation 769 'specregionend' 'empty_59' <Predicate = (icmp_ln13_7)> <Delay = 0.00>
ST_37 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 770 'specregionbegin' 'tmp_37' <Predicate = (icmp_ln13_7)> <Delay = 0.00>
ST_37 : Operation 771 [1/1] (1.76ns)   --->   "br label %32" [pool/pooling.cpp:13]   --->   Operation 771 'br' <Predicate = (icmp_ln13_7)> <Delay = 1.76>

State 38 <SV = 9> <Delay = 1.76>
ST_38 : Operation 772 [1/1] (0.00ns)   --->   "%c_0_7 = phi i4 [ 0, %Row_Loop_begin7 ], [ %add_ln16_7, %Col_Loop_end7 ]" [pool/pooling.cpp:16]   --->   Operation 772 'phi' 'c_0_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 773 [1/1] (1.30ns)   --->   "%icmp_ln16_7 = icmp eq i4 %c_0_7, -3" [pool/pooling.cpp:16]   --->   Operation 773 'icmp' 'icmp_ln16_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 774 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 774 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 775 [1/1] (1.73ns)   --->   "%add_ln16_7 = add i4 %c_0_7, 1" [pool/pooling.cpp:16]   --->   Operation 775 'add' 'add_ln16_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 776 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_7, label %Row_Loop_end7, label %Col_Loop_begin7" [pool/pooling.cpp:16]   --->   Operation 776 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 777 'specloopname' <Predicate = (!icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 778 'specregionbegin' 'tmp_46' <Predicate = (!icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln26_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_7, i1 false)" [pool/pooling.cpp:26]   --->   Operation 779 'bitconcatenate' 'shl_ln26_7' <Predicate = (!icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 780 [1/1] (1.76ns)   --->   "br label %30" [pool/pooling.cpp:20]   --->   Operation 780 'br' <Predicate = (!icmp_ln16_7)> <Delay = 1.76>
ST_38 : Operation 781 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_38) nounwind" [pool/pooling.cpp:37]   --->   Operation 781 'specregionend' 'empty_61' <Predicate = (icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 782 [1/1] (0.00ns)   --->   "br label %28" [pool/pooling.cpp:13]   --->   Operation 782 'br' <Predicate = (icmp_ln16_7)> <Delay = 0.00>

State 39 <SV = 10> <Delay = 5.56>
ST_39 : Operation 783 [1/1] (0.00ns)   --->   "%max_0_7 = phi float [ 0x3810000000000000, %Col_Loop_begin7 ], [ %max_1_7, %Pool_Row_Loop_end7 ]" [pool/pooling.cpp:28]   --->   Operation 783 'phi' 'max_0_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 784 [1/1] (0.00ns)   --->   "%mpr_0_7 = phi i2 [ 0, %Col_Loop_begin7 ], [ %add_ln20_7, %Pool_Row_Loop_end7 ]" [pool/pooling.cpp:20]   --->   Operation 784 'phi' 'mpr_0_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i2 %mpr_0_7 to i5" [pool/pooling.cpp:20]   --->   Operation 785 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 786 [1/1] (0.95ns)   --->   "%icmp_ln20_7 = icmp eq i2 %mpr_0_7, -2" [pool/pooling.cpp:20]   --->   Operation 786 'icmp' 'icmp_ln20_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 787 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 787 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 788 [1/1] (1.56ns)   --->   "%add_ln20_7 = add i2 %mpr_0_7, 1" [pool/pooling.cpp:20]   --->   Operation 788 'add' 'add_ln20_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 789 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_7, label %Col_Loop_end7, label %Pool_Row_Loop_begin7" [pool/pooling.cpp:20]   --->   Operation 789 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 790 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 790 'specloopname' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 791 'specregionbegin' 'tmp_54' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 792 [1/1] (1.78ns)   --->   "%add_ln25_7 = add i5 %zext_ln20_7, %shl_ln25_7" [pool/pooling.cpp:25]   --->   Operation 792 'add' 'add_ln25_7' <Predicate = (!icmp_ln20_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i5 %add_ln25_7 to i10" [pool/pooling.cpp:28]   --->   Operation 793 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 794 [1/1] (3.78ns)   --->   "%mul_ln28_7 = mul i10 %zext_ln28_19, 26" [pool/pooling.cpp:28]   --->   Operation 794 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln20_7)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 795 [1/1] (1.76ns)   --->   "br label %31" [pool/pooling.cpp:23]   --->   Operation 795 'br' <Predicate = (!icmp_ln20_7)> <Delay = 1.76>
ST_39 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i4 %c_0_7 to i8" [pool/pooling.cpp:35]   --->   Operation 796 'zext' 'zext_ln35_14' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 797 [1/1] (1.91ns)   --->   "%add_ln35_7 = add i8 %phi_mul13, %zext_ln35_14" [pool/pooling.cpp:35]   --->   Operation 797 'add' 'add_ln35_7' <Predicate = (icmp_ln20_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_236 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_7, i5 0)" [pool/pooling.cpp:35]   --->   Operation 798 'bitconcatenate' 'tmp_236' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln35_36 = or i13 %tmp_236, 7" [pool/pooling.cpp:35]   --->   Operation 799 'or' 'or_ln35_36' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln35_6 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_36)" [pool/pooling.cpp:35]   --->   Operation 800 'bitconcatenate' 'or_ln35_6' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i14 %or_ln35_6 to i64" [pool/pooling.cpp:35]   --->   Operation 801 'zext' 'zext_ln35_15' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 802 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_7 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_15" [pool/pooling.cpp:35]   --->   Operation 802 'getelementptr' 'max_pool_1_out_addr_7' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 803 [1/1] (3.25ns)   --->   "store float %max_0_7, float* %max_pool_1_out_addr_7, align 4" [pool/pooling.cpp:35]   --->   Operation 803 'store' <Predicate = (icmp_ln20_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_39 : Operation 804 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_46) nounwind" [pool/pooling.cpp:36]   --->   Operation 804 'specregionend' 'empty_63' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 805 [1/1] (0.00ns)   --->   "br label %29" [pool/pooling.cpp:16]   --->   Operation 805 'br' <Predicate = (icmp_ln20_7)> <Delay = 0.00>

State 40 <SV = 11> <Delay = 6.76>
ST_40 : Operation 806 [1/1] (0.00ns)   --->   "%max_1_7 = phi float [ %max_0_7, %Pool_Row_Loop_begin7 ], [ %select_ln28_7, %._crit_edge.7 ]" [pool/pooling.cpp:28]   --->   Operation 806 'phi' 'max_1_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 807 [1/1] (0.00ns)   --->   "%mpc_0_7 = phi i2 [ 0, %Pool_Row_Loop_begin7 ], [ %add_ln23_7, %._crit_edge.7 ]" [pool/pooling.cpp:23]   --->   Operation 807 'phi' 'mpc_0_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i2 %mpc_0_7 to i5" [pool/pooling.cpp:23]   --->   Operation 808 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 809 [1/1] (0.95ns)   --->   "%icmp_ln23_7 = icmp eq i2 %mpc_0_7, -2" [pool/pooling.cpp:23]   --->   Operation 809 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 810 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 810 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 811 [1/1] (1.56ns)   --->   "%add_ln23_7 = add i2 %mpc_0_7, 1" [pool/pooling.cpp:23]   --->   Operation 811 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 812 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_7, label %Pool_Row_Loop_end7, label %._crit_edge.7" [pool/pooling.cpp:23]   --->   Operation 812 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 813 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %shl_ln26_7, %zext_ln23_7" [pool/pooling.cpp:26]   --->   Operation 813 'add' 'add_ln26_7' <Predicate = (!icmp_ln23_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i5 %add_ln26_7 to i10" [pool/pooling.cpp:28]   --->   Operation 814 'zext' 'zext_ln28_23' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 815 [1/1] (1.73ns)   --->   "%add_ln28_7 = add i10 %zext_ln28_23, %mul_ln28_7" [pool/pooling.cpp:28]   --->   Operation 815 'add' 'add_ln28_7' <Predicate = (!icmp_ln23_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_239 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_7, i5 0)" [pool/pooling.cpp:28]   --->   Operation 816 'bitconcatenate' 'tmp_239' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 817 [1/1] (0.00ns)   --->   "%or_ln28_101 = or i15 %tmp_239, 7" [pool/pooling.cpp:28]   --->   Operation 817 'or' 'or_ln28_101' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 818 [1/1] (0.00ns)   --->   "%or_ln28_69 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_101)" [pool/pooling.cpp:28]   --->   Operation 818 'bitconcatenate' 'or_ln28_69' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i16 %or_ln28_69 to i64" [pool/pooling.cpp:28]   --->   Operation 819 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 820 [1/1] (0.00ns)   --->   "%conv_1_out_addr_7 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 820 'getelementptr' 'conv_1_out_addr_7' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 821 [2/2] (3.25ns)   --->   "%conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 821 'load' 'conv_1_out_load_7' <Predicate = (!icmp_ln23_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_40 : Operation 822 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_54) nounwind" [pool/pooling.cpp:33]   --->   Operation 822 'specregionend' 'empty_65' <Predicate = (icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 823 [1/1] (0.00ns)   --->   "br label %30" [pool/pooling.cpp:20]   --->   Operation 823 'br' <Predicate = (icmp_ln23_7)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 11.7>
ST_41 : Operation 824 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 824 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 825 [1/2] (3.25ns)   --->   "%conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 825 'load' 'conv_1_out_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_41 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %conv_1_out_load_7 to i32" [pool/pooling.cpp:28]   --->   Operation 826 'bitcast' 'bitcast_ln28_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 827 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 828 'trunc' 'trunc_ln28_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 829 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %max_1_7 to i32" [pool/pooling.cpp:28]   --->   Operation 829 'bitcast' 'bitcast_ln28_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 830 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 831 'trunc' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 832 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 832 'icmp' 'icmp_ln28_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 833 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 833 'icmp' 'icmp_ln28_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_15)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 834 'or' 'or_ln28_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 835 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_63, -1" [pool/pooling.cpp:28]   --->   Operation 835 'icmp' 'icmp_ln28_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 836 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 836 'icmp' 'icmp_ln28_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_15)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 837 'or' 'or_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_15)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %or_ln28_15" [pool/pooling.cpp:28]   --->   Operation 838 'and' 'and_ln28_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 839 [1/1] (6.78ns)   --->   "%tmp_64 = fcmp ogt float %conv_1_out_load_7, %max_1_7" [pool/pooling.cpp:28]   --->   Operation 839 'fcmp' 'tmp_64' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 840 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_15 = and i1 %and_ln28_14, %tmp_64" [pool/pooling.cpp:28]   --->   Operation 840 'and' 'and_ln28_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 841 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_15, float %conv_1_out_load_7, float %max_1_7" [pool/pooling.cpp:28]   --->   Operation 841 'select' 'select_ln28_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 842 [1/1] (0.00ns)   --->   "br label %31" [pool/pooling.cpp:23]   --->   Operation 842 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 9> <Delay = 1.91>
ST_42 : Operation 843 [1/1] (0.00ns)   --->   "%r_0_8 = phi i4 [ 0, %Filter_Loop7 ], [ %add_ln13_8, %Row_Loop_end8 ]" [pool/pooling.cpp:13]   --->   Operation 843 'phi' 'r_0_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 844 [1/1] (0.00ns)   --->   "%phi_mul15 = phi i8 [ 0, %Filter_Loop7 ], [ %add_ln13_40, %Row_Loop_end8 ]" [pool/pooling.cpp:13]   --->   Operation 844 'phi' 'phi_mul15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 845 [1/1] (1.91ns)   --->   "%add_ln13_40 = add i8 %phi_mul15, 13" [pool/pooling.cpp:13]   --->   Operation 845 'add' 'add_ln13_40' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 846 [1/1] (1.30ns)   --->   "%icmp_ln13_8 = icmp eq i4 %r_0_8, -3" [pool/pooling.cpp:13]   --->   Operation 846 'icmp' 'icmp_ln13_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 847 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 847 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 848 [1/1] (1.73ns)   --->   "%add_ln13_8 = add i4 %r_0_8, 1" [pool/pooling.cpp:13]   --->   Operation 848 'add' 'add_ln13_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 849 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_8, label %Filter_Loop8, label %Row_Loop_begin8" [pool/pooling.cpp:13]   --->   Operation 849 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 850 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 850 'specloopname' <Predicate = (!icmp_ln13_8)> <Delay = 0.00>
ST_42 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 851 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln13_8)> <Delay = 0.00>
ST_42 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln25_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_8, i1 false)" [pool/pooling.cpp:25]   --->   Operation 852 'bitconcatenate' 'shl_ln25_8' <Predicate = (!icmp_ln13_8)> <Delay = 0.00>
ST_42 : Operation 853 [1/1] (1.76ns)   --->   "br label %33" [pool/pooling.cpp:16]   --->   Operation 853 'br' <Predicate = (!icmp_ln13_8)> <Delay = 1.76>
ST_42 : Operation 854 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_37) nounwind" [pool/pooling.cpp:38]   --->   Operation 854 'specregionend' 'empty_67' <Predicate = (icmp_ln13_8)> <Delay = 0.00>
ST_42 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 855 'specregionbegin' 'tmp_44' <Predicate = (icmp_ln13_8)> <Delay = 0.00>
ST_42 : Operation 856 [1/1] (1.76ns)   --->   "br label %36" [pool/pooling.cpp:13]   --->   Operation 856 'br' <Predicate = (icmp_ln13_8)> <Delay = 1.76>

State 43 <SV = 10> <Delay = 1.76>
ST_43 : Operation 857 [1/1] (0.00ns)   --->   "%c_0_8 = phi i4 [ 0, %Row_Loop_begin8 ], [ %add_ln16_8, %Col_Loop_end8 ]" [pool/pooling.cpp:16]   --->   Operation 857 'phi' 'c_0_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 858 [1/1] (1.30ns)   --->   "%icmp_ln16_8 = icmp eq i4 %c_0_8, -3" [pool/pooling.cpp:16]   --->   Operation 858 'icmp' 'icmp_ln16_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 859 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 859 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 860 [1/1] (1.73ns)   --->   "%add_ln16_8 = add i4 %c_0_8, 1" [pool/pooling.cpp:16]   --->   Operation 860 'add' 'add_ln16_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 861 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_8, label %Row_Loop_end8, label %Col_Loop_begin8" [pool/pooling.cpp:16]   --->   Operation 861 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 862 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 862 'specloopname' <Predicate = (!icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 863 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln26_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_8, i1 false)" [pool/pooling.cpp:26]   --->   Operation 864 'bitconcatenate' 'shl_ln26_8' <Predicate = (!icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 865 [1/1] (1.76ns)   --->   "br label %34" [pool/pooling.cpp:20]   --->   Operation 865 'br' <Predicate = (!icmp_ln16_8)> <Delay = 1.76>
ST_43 : Operation 866 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_45) nounwind" [pool/pooling.cpp:37]   --->   Operation 866 'specregionend' 'empty_69' <Predicate = (icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 867 [1/1] (0.00ns)   --->   "br label %32" [pool/pooling.cpp:13]   --->   Operation 867 'br' <Predicate = (icmp_ln16_8)> <Delay = 0.00>

State 44 <SV = 11> <Delay = 5.56>
ST_44 : Operation 868 [1/1] (0.00ns)   --->   "%max_0_8 = phi float [ 0x3810000000000000, %Col_Loop_begin8 ], [ %max_1_8, %Pool_Row_Loop_end8 ]" [pool/pooling.cpp:28]   --->   Operation 868 'phi' 'max_0_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 869 [1/1] (0.00ns)   --->   "%mpr_0_8 = phi i2 [ 0, %Col_Loop_begin8 ], [ %add_ln20_8, %Pool_Row_Loop_end8 ]" [pool/pooling.cpp:20]   --->   Operation 869 'phi' 'mpr_0_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln20_8 = zext i2 %mpr_0_8 to i5" [pool/pooling.cpp:20]   --->   Operation 870 'zext' 'zext_ln20_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 871 [1/1] (0.95ns)   --->   "%icmp_ln20_8 = icmp eq i2 %mpr_0_8, -2" [pool/pooling.cpp:20]   --->   Operation 871 'icmp' 'icmp_ln20_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 872 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 872 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 873 [1/1] (1.56ns)   --->   "%add_ln20_8 = add i2 %mpr_0_8, 1" [pool/pooling.cpp:20]   --->   Operation 873 'add' 'add_ln20_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 874 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_8, label %Col_Loop_end8, label %Pool_Row_Loop_begin8" [pool/pooling.cpp:20]   --->   Operation 874 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 875 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 875 'specloopname' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 876 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 877 [1/1] (1.78ns)   --->   "%add_ln25_8 = add i5 %zext_ln20_8, %shl_ln25_8" [pool/pooling.cpp:25]   --->   Operation 877 'add' 'add_ln25_8' <Predicate = (!icmp_ln20_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i5 %add_ln25_8 to i10" [pool/pooling.cpp:28]   --->   Operation 878 'zext' 'zext_ln28_22' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 879 [1/1] (3.78ns)   --->   "%mul_ln28_8 = mul i10 %zext_ln28_22, 26" [pool/pooling.cpp:28]   --->   Operation 879 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln20_8)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 880 [1/1] (1.76ns)   --->   "br label %35" [pool/pooling.cpp:23]   --->   Operation 880 'br' <Predicate = (!icmp_ln20_8)> <Delay = 1.76>
ST_44 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i4 %c_0_8 to i8" [pool/pooling.cpp:35]   --->   Operation 881 'zext' 'zext_ln35_16' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 882 [1/1] (1.91ns)   --->   "%add_ln35_8 = add i8 %phi_mul15, %zext_ln35_16" [pool/pooling.cpp:35]   --->   Operation 882 'add' 'add_ln35_8' <Predicate = (icmp_ln20_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_238 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_8, i5 0)" [pool/pooling.cpp:35]   --->   Operation 883 'bitconcatenate' 'tmp_238' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 884 [1/1] (0.00ns)   --->   "%or_ln35_37 = or i13 %tmp_238, 8" [pool/pooling.cpp:35]   --->   Operation 884 'or' 'or_ln35_37' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 885 [1/1] (0.00ns)   --->   "%or_ln35_7 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_37)" [pool/pooling.cpp:35]   --->   Operation 885 'bitconcatenate' 'or_ln35_7' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i14 %or_ln35_7 to i64" [pool/pooling.cpp:35]   --->   Operation 886 'zext' 'zext_ln35_17' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 887 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_8 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_17" [pool/pooling.cpp:35]   --->   Operation 887 'getelementptr' 'max_pool_1_out_addr_8' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 888 [1/1] (3.25ns)   --->   "store float %max_0_8, float* %max_pool_1_out_addr_8, align 4" [pool/pooling.cpp:35]   --->   Operation 888 'store' <Predicate = (icmp_ln20_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_44 : Operation 889 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_53) nounwind" [pool/pooling.cpp:36]   --->   Operation 889 'specregionend' 'empty_71' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 890 [1/1] (0.00ns)   --->   "br label %33" [pool/pooling.cpp:16]   --->   Operation 890 'br' <Predicate = (icmp_ln20_8)> <Delay = 0.00>

State 45 <SV = 12> <Delay = 6.76>
ST_45 : Operation 891 [1/1] (0.00ns)   --->   "%max_1_8 = phi float [ %max_0_8, %Pool_Row_Loop_begin8 ], [ %select_ln28_8, %._crit_edge.8 ]" [pool/pooling.cpp:28]   --->   Operation 891 'phi' 'max_1_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 892 [1/1] (0.00ns)   --->   "%mpc_0_8 = phi i2 [ 0, %Pool_Row_Loop_begin8 ], [ %add_ln23_8, %._crit_edge.8 ]" [pool/pooling.cpp:23]   --->   Operation 892 'phi' 'mpc_0_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i2 %mpc_0_8 to i5" [pool/pooling.cpp:23]   --->   Operation 893 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 894 [1/1] (0.95ns)   --->   "%icmp_ln23_8 = icmp eq i2 %mpc_0_8, -2" [pool/pooling.cpp:23]   --->   Operation 894 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 895 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 895 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 896 [1/1] (1.56ns)   --->   "%add_ln23_8 = add i2 %mpc_0_8, 1" [pool/pooling.cpp:23]   --->   Operation 896 'add' 'add_ln23_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 897 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_8, label %Pool_Row_Loop_end8, label %._crit_edge.8" [pool/pooling.cpp:23]   --->   Operation 897 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 898 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %shl_ln26_8, %zext_ln23_8" [pool/pooling.cpp:26]   --->   Operation 898 'add' 'add_ln26_8' <Predicate = (!icmp_ln23_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i5 %add_ln26_8 to i10" [pool/pooling.cpp:28]   --->   Operation 899 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 900 [1/1] (1.73ns)   --->   "%add_ln28_8 = add i10 %zext_ln28_26, %mul_ln28_8" [pool/pooling.cpp:28]   --->   Operation 900 'add' 'add_ln28_8' <Predicate = (!icmp_ln23_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_241 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_8, i5 0)" [pool/pooling.cpp:28]   --->   Operation 901 'bitconcatenate' 'tmp_241' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln28_102 = or i15 %tmp_241, 8" [pool/pooling.cpp:28]   --->   Operation 902 'or' 'or_ln28_102' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 903 [1/1] (0.00ns)   --->   "%or_ln28_70 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_102)" [pool/pooling.cpp:28]   --->   Operation 903 'bitconcatenate' 'or_ln28_70' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i16 %or_ln28_70 to i64" [pool/pooling.cpp:28]   --->   Operation 904 'zext' 'zext_ln28_27' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 905 [1/1] (0.00ns)   --->   "%conv_1_out_addr_8 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 905 'getelementptr' 'conv_1_out_addr_8' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 906 [2/2] (3.25ns)   --->   "%conv_1_out_load_8 = load float* %conv_1_out_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 906 'load' 'conv_1_out_load_8' <Predicate = (!icmp_ln23_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_45 : Operation 907 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_61) nounwind" [pool/pooling.cpp:33]   --->   Operation 907 'specregionend' 'empty_73' <Predicate = (icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 908 [1/1] (0.00ns)   --->   "br label %34" [pool/pooling.cpp:20]   --->   Operation 908 'br' <Predicate = (icmp_ln23_8)> <Delay = 0.00>

State 46 <SV = 13> <Delay = 11.7>
ST_46 : Operation 909 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 909 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 910 [1/2] (3.25ns)   --->   "%conv_1_out_load_8 = load float* %conv_1_out_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 910 'load' 'conv_1_out_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_46 : Operation 911 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %conv_1_out_load_8 to i32" [pool/pooling.cpp:28]   --->   Operation 911 'bitcast' 'bitcast_ln28_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 912 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 913 'trunc' 'trunc_ln28_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 914 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %max_1_8 to i32" [pool/pooling.cpp:28]   --->   Operation 914 'bitcast' 'bitcast_ln28_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 915 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 916 'trunc' 'trunc_ln28_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 917 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 917 'icmp' 'icmp_ln28_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 918 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 918 'icmp' 'icmp_ln28_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_17)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 919 'or' 'or_ln28_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 920 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 920 'icmp' 'icmp_ln28_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 921 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 921 'icmp' 'icmp_ln28_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_17)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 922 'or' 'or_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_17)   --->   "%and_ln28_16 = and i1 %or_ln28_16, %or_ln28_17" [pool/pooling.cpp:28]   --->   Operation 923 'and' 'and_ln28_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 924 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %conv_1_out_load_8, %max_1_8" [pool/pooling.cpp:28]   --->   Operation 924 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 925 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_17 = and i1 %and_ln28_16, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 925 'and' 'and_ln28_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 926 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_17, float %conv_1_out_load_8, float %max_1_8" [pool/pooling.cpp:28]   --->   Operation 926 'select' 'select_ln28_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 927 [1/1] (0.00ns)   --->   "br label %35" [pool/pooling.cpp:23]   --->   Operation 927 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 10> <Delay = 1.91>
ST_47 : Operation 928 [1/1] (0.00ns)   --->   "%r_0_9 = phi i4 [ 0, %Filter_Loop8 ], [ %add_ln13_9, %Row_Loop_end9 ]" [pool/pooling.cpp:13]   --->   Operation 928 'phi' 'r_0_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 929 [1/1] (0.00ns)   --->   "%phi_mul17 = phi i8 [ 0, %Filter_Loop8 ], [ %add_ln13_41, %Row_Loop_end9 ]" [pool/pooling.cpp:13]   --->   Operation 929 'phi' 'phi_mul17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 930 [1/1] (1.91ns)   --->   "%add_ln13_41 = add i8 %phi_mul17, 13" [pool/pooling.cpp:13]   --->   Operation 930 'add' 'add_ln13_41' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 931 [1/1] (1.30ns)   --->   "%icmp_ln13_9 = icmp eq i4 %r_0_9, -3" [pool/pooling.cpp:13]   --->   Operation 931 'icmp' 'icmp_ln13_9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 932 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 932 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 933 [1/1] (1.73ns)   --->   "%add_ln13_9 = add i4 %r_0_9, 1" [pool/pooling.cpp:13]   --->   Operation 933 'add' 'add_ln13_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 934 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_9, label %Filter_Loop9, label %Row_Loop_begin9" [pool/pooling.cpp:13]   --->   Operation 934 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 935 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 935 'specloopname' <Predicate = (!icmp_ln13_9)> <Delay = 0.00>
ST_47 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 936 'specregionbegin' 'tmp_52' <Predicate = (!icmp_ln13_9)> <Delay = 0.00>
ST_47 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln25_9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_9, i1 false)" [pool/pooling.cpp:25]   --->   Operation 937 'bitconcatenate' 'shl_ln25_9' <Predicate = (!icmp_ln13_9)> <Delay = 0.00>
ST_47 : Operation 938 [1/1] (1.76ns)   --->   "br label %37" [pool/pooling.cpp:16]   --->   Operation 938 'br' <Predicate = (!icmp_ln13_9)> <Delay = 1.76>
ST_47 : Operation 939 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_44) nounwind" [pool/pooling.cpp:38]   --->   Operation 939 'specregionend' 'empty_75' <Predicate = (icmp_ln13_9)> <Delay = 0.00>
ST_47 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 940 'specregionbegin' 'tmp_51' <Predicate = (icmp_ln13_9)> <Delay = 0.00>
ST_47 : Operation 941 [1/1] (1.76ns)   --->   "br label %40" [pool/pooling.cpp:13]   --->   Operation 941 'br' <Predicate = (icmp_ln13_9)> <Delay = 1.76>

State 48 <SV = 11> <Delay = 1.76>
ST_48 : Operation 942 [1/1] (0.00ns)   --->   "%c_0_9 = phi i4 [ 0, %Row_Loop_begin9 ], [ %add_ln16_9, %Col_Loop_end9 ]" [pool/pooling.cpp:16]   --->   Operation 942 'phi' 'c_0_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 943 [1/1] (1.30ns)   --->   "%icmp_ln16_9 = icmp eq i4 %c_0_9, -3" [pool/pooling.cpp:16]   --->   Operation 943 'icmp' 'icmp_ln16_9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 944 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 944 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 945 [1/1] (1.73ns)   --->   "%add_ln16_9 = add i4 %c_0_9, 1" [pool/pooling.cpp:16]   --->   Operation 945 'add' 'add_ln16_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 946 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_9, label %Row_Loop_end9, label %Col_Loop_begin9" [pool/pooling.cpp:16]   --->   Operation 946 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 947 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 947 'specloopname' <Predicate = (!icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 948 'specregionbegin' 'tmp_60' <Predicate = (!icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln26_9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_9, i1 false)" [pool/pooling.cpp:26]   --->   Operation 949 'bitconcatenate' 'shl_ln26_9' <Predicate = (!icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 950 [1/1] (1.76ns)   --->   "br label %38" [pool/pooling.cpp:20]   --->   Operation 950 'br' <Predicate = (!icmp_ln16_9)> <Delay = 1.76>
ST_48 : Operation 951 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_52) nounwind" [pool/pooling.cpp:37]   --->   Operation 951 'specregionend' 'empty_77' <Predicate = (icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 952 [1/1] (0.00ns)   --->   "br label %36" [pool/pooling.cpp:13]   --->   Operation 952 'br' <Predicate = (icmp_ln16_9)> <Delay = 0.00>

State 49 <SV = 12> <Delay = 5.56>
ST_49 : Operation 953 [1/1] (0.00ns)   --->   "%max_0_9 = phi float [ 0x3810000000000000, %Col_Loop_begin9 ], [ %max_1_9, %Pool_Row_Loop_end9 ]" [pool/pooling.cpp:28]   --->   Operation 953 'phi' 'max_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 954 [1/1] (0.00ns)   --->   "%mpr_0_9 = phi i2 [ 0, %Col_Loop_begin9 ], [ %add_ln20_9, %Pool_Row_Loop_end9 ]" [pool/pooling.cpp:20]   --->   Operation 954 'phi' 'mpr_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln20_9 = zext i2 %mpr_0_9 to i5" [pool/pooling.cpp:20]   --->   Operation 955 'zext' 'zext_ln20_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 956 [1/1] (0.95ns)   --->   "%icmp_ln20_9 = icmp eq i2 %mpr_0_9, -2" [pool/pooling.cpp:20]   --->   Operation 956 'icmp' 'icmp_ln20_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 957 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 957 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 958 [1/1] (1.56ns)   --->   "%add_ln20_9 = add i2 %mpr_0_9, 1" [pool/pooling.cpp:20]   --->   Operation 958 'add' 'add_ln20_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 959 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_9, label %Col_Loop_end9, label %Pool_Row_Loop_begin9" [pool/pooling.cpp:20]   --->   Operation 959 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 960 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 960 'specloopname' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 961 'specregionbegin' 'tmp_68' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 962 [1/1] (1.78ns)   --->   "%add_ln25_9 = add i5 %zext_ln20_9, %shl_ln25_9" [pool/pooling.cpp:25]   --->   Operation 962 'add' 'add_ln25_9' <Predicate = (!icmp_ln20_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i5 %add_ln25_9 to i10" [pool/pooling.cpp:28]   --->   Operation 963 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 964 [1/1] (3.78ns)   --->   "%mul_ln28_9 = mul i10 %zext_ln28_25, 26" [pool/pooling.cpp:28]   --->   Operation 964 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln20_9)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 965 [1/1] (1.76ns)   --->   "br label %39" [pool/pooling.cpp:23]   --->   Operation 965 'br' <Predicate = (!icmp_ln20_9)> <Delay = 1.76>
ST_49 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i4 %c_0_9 to i8" [pool/pooling.cpp:35]   --->   Operation 966 'zext' 'zext_ln35_18' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 967 [1/1] (1.91ns)   --->   "%add_ln35_9 = add i8 %phi_mul17, %zext_ln35_18" [pool/pooling.cpp:35]   --->   Operation 967 'add' 'add_ln35_9' <Predicate = (icmp_ln20_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_240 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_9, i5 0)" [pool/pooling.cpp:35]   --->   Operation 968 'bitconcatenate' 'tmp_240' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 969 [1/1] (0.00ns)   --->   "%or_ln35_38 = or i13 %tmp_240, 9" [pool/pooling.cpp:35]   --->   Operation 969 'or' 'or_ln35_38' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 970 [1/1] (0.00ns)   --->   "%or_ln35_8 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_38)" [pool/pooling.cpp:35]   --->   Operation 970 'bitconcatenate' 'or_ln35_8' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i14 %or_ln35_8 to i64" [pool/pooling.cpp:35]   --->   Operation 971 'zext' 'zext_ln35_19' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 972 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_9 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_19" [pool/pooling.cpp:35]   --->   Operation 972 'getelementptr' 'max_pool_1_out_addr_9' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 973 [1/1] (3.25ns)   --->   "store float %max_0_9, float* %max_pool_1_out_addr_9, align 4" [pool/pooling.cpp:35]   --->   Operation 973 'store' <Predicate = (icmp_ln20_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_49 : Operation 974 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_60) nounwind" [pool/pooling.cpp:36]   --->   Operation 974 'specregionend' 'empty_79' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 975 [1/1] (0.00ns)   --->   "br label %37" [pool/pooling.cpp:16]   --->   Operation 975 'br' <Predicate = (icmp_ln20_9)> <Delay = 0.00>

State 50 <SV = 13> <Delay = 6.76>
ST_50 : Operation 976 [1/1] (0.00ns)   --->   "%max_1_9 = phi float [ %max_0_9, %Pool_Row_Loop_begin9 ], [ %select_ln28_9, %._crit_edge.9 ]" [pool/pooling.cpp:28]   --->   Operation 976 'phi' 'max_1_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 977 [1/1] (0.00ns)   --->   "%mpc_0_9 = phi i2 [ 0, %Pool_Row_Loop_begin9 ], [ %add_ln23_9, %._crit_edge.9 ]" [pool/pooling.cpp:23]   --->   Operation 977 'phi' 'mpc_0_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i2 %mpc_0_9 to i5" [pool/pooling.cpp:23]   --->   Operation 978 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 979 [1/1] (0.95ns)   --->   "%icmp_ln23_9 = icmp eq i2 %mpc_0_9, -2" [pool/pooling.cpp:23]   --->   Operation 979 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 980 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 980 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 981 [1/1] (1.56ns)   --->   "%add_ln23_9 = add i2 %mpc_0_9, 1" [pool/pooling.cpp:23]   --->   Operation 981 'add' 'add_ln23_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 982 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_9, label %Pool_Row_Loop_end9, label %._crit_edge.9" [pool/pooling.cpp:23]   --->   Operation 982 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 983 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %shl_ln26_9, %zext_ln23_9" [pool/pooling.cpp:26]   --->   Operation 983 'add' 'add_ln26_9' <Predicate = (!icmp_ln23_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i5 %add_ln26_9 to i10" [pool/pooling.cpp:28]   --->   Operation 984 'zext' 'zext_ln28_29' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 985 [1/1] (1.73ns)   --->   "%add_ln28_9 = add i10 %zext_ln28_29, %mul_ln28_9" [pool/pooling.cpp:28]   --->   Operation 985 'add' 'add_ln28_9' <Predicate = (!icmp_ln23_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_243 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_9, i5 0)" [pool/pooling.cpp:28]   --->   Operation 986 'bitconcatenate' 'tmp_243' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 987 [1/1] (0.00ns)   --->   "%or_ln28_103 = or i15 %tmp_243, 9" [pool/pooling.cpp:28]   --->   Operation 987 'or' 'or_ln28_103' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 988 [1/1] (0.00ns)   --->   "%or_ln28_71 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_103)" [pool/pooling.cpp:28]   --->   Operation 988 'bitconcatenate' 'or_ln28_71' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i16 %or_ln28_71 to i64" [pool/pooling.cpp:28]   --->   Operation 989 'zext' 'zext_ln28_30' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 990 [1/1] (0.00ns)   --->   "%conv_1_out_addr_9 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 990 'getelementptr' 'conv_1_out_addr_9' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 991 [2/2] (3.25ns)   --->   "%conv_1_out_load_9 = load float* %conv_1_out_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 991 'load' 'conv_1_out_load_9' <Predicate = (!icmp_ln23_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_50 : Operation 992 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_68) nounwind" [pool/pooling.cpp:33]   --->   Operation 992 'specregionend' 'empty_81' <Predicate = (icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 993 [1/1] (0.00ns)   --->   "br label %38" [pool/pooling.cpp:20]   --->   Operation 993 'br' <Predicate = (icmp_ln23_9)> <Delay = 0.00>

State 51 <SV = 14> <Delay = 11.7>
ST_51 : Operation 994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 994 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 995 [1/2] (3.25ns)   --->   "%conv_1_out_load_9 = load float* %conv_1_out_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 995 'load' 'conv_1_out_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_51 : Operation 996 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %conv_1_out_load_9 to i32" [pool/pooling.cpp:28]   --->   Operation 996 'bitcast' 'bitcast_ln28_18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 997 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 998 'trunc' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 999 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %max_1_9 to i32" [pool/pooling.cpp:28]   --->   Operation 999 'bitcast' 'bitcast_ln28_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1000 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 1001 'trunc' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1002 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_76, -1" [pool/pooling.cpp:28]   --->   Operation 1002 'icmp' 'icmp_ln28_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1003 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 1003 'icmp' 'icmp_ln28_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_19)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1004 'or' 'or_ln28_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1005 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_77, -1" [pool/pooling.cpp:28]   --->   Operation 1005 'icmp' 'icmp_ln28_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1006 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 1006 'icmp' 'icmp_ln28_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_19)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1007 'or' 'or_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_19)   --->   "%and_ln28_18 = and i1 %or_ln28_18, %or_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1008 'and' 'and_ln28_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1009 [1/1] (6.78ns)   --->   "%tmp_78 = fcmp ogt float %conv_1_out_load_9, %max_1_9" [pool/pooling.cpp:28]   --->   Operation 1009 'fcmp' 'tmp_78' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1010 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_19 = and i1 %and_ln28_18, %tmp_78" [pool/pooling.cpp:28]   --->   Operation 1010 'and' 'and_ln28_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1011 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_19, float %conv_1_out_load_9, float %max_1_9" [pool/pooling.cpp:28]   --->   Operation 1011 'select' 'select_ln28_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1012 [1/1] (0.00ns)   --->   "br label %39" [pool/pooling.cpp:23]   --->   Operation 1012 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 11> <Delay = 1.91>
ST_52 : Operation 1013 [1/1] (0.00ns)   --->   "%r_0_10 = phi i4 [ 0, %Filter_Loop9 ], [ %add_ln13_10, %Row_Loop_end10 ]" [pool/pooling.cpp:13]   --->   Operation 1013 'phi' 'r_0_10' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1014 [1/1] (0.00ns)   --->   "%phi_mul19 = phi i8 [ 0, %Filter_Loop9 ], [ %add_ln13_42, %Row_Loop_end10 ]" [pool/pooling.cpp:13]   --->   Operation 1014 'phi' 'phi_mul19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1015 [1/1] (1.91ns)   --->   "%add_ln13_42 = add i8 %phi_mul19, 13" [pool/pooling.cpp:13]   --->   Operation 1015 'add' 'add_ln13_42' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1016 [1/1] (1.30ns)   --->   "%icmp_ln13_10 = icmp eq i4 %r_0_10, -3" [pool/pooling.cpp:13]   --->   Operation 1016 'icmp' 'icmp_ln13_10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1017 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1017 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1018 [1/1] (1.73ns)   --->   "%add_ln13_10 = add i4 %r_0_10, 1" [pool/pooling.cpp:13]   --->   Operation 1018 'add' 'add_ln13_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_10, label %Filter_Loop10, label %Row_Loop_begin10" [pool/pooling.cpp:13]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1020 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1020 'specloopname' <Predicate = (!icmp_ln13_10)> <Delay = 0.00>
ST_52 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1021 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln13_10)> <Delay = 0.00>
ST_52 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln25_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_10, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1022 'bitconcatenate' 'shl_ln25_s' <Predicate = (!icmp_ln13_10)> <Delay = 0.00>
ST_52 : Operation 1023 [1/1] (1.76ns)   --->   "br label %41" [pool/pooling.cpp:16]   --->   Operation 1023 'br' <Predicate = (!icmp_ln13_10)> <Delay = 1.76>
ST_52 : Operation 1024 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_51) nounwind" [pool/pooling.cpp:38]   --->   Operation 1024 'specregionend' 'empty_83' <Predicate = (icmp_ln13_10)> <Delay = 0.00>
ST_52 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1025 'specregionbegin' 'tmp_58' <Predicate = (icmp_ln13_10)> <Delay = 0.00>
ST_52 : Operation 1026 [1/1] (1.76ns)   --->   "br label %44" [pool/pooling.cpp:13]   --->   Operation 1026 'br' <Predicate = (icmp_ln13_10)> <Delay = 1.76>

State 53 <SV = 12> <Delay = 1.76>
ST_53 : Operation 1027 [1/1] (0.00ns)   --->   "%c_0_10 = phi i4 [ 0, %Row_Loop_begin10 ], [ %add_ln16_10, %Col_Loop_end10 ]" [pool/pooling.cpp:16]   --->   Operation 1027 'phi' 'c_0_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1028 [1/1] (1.30ns)   --->   "%icmp_ln16_10 = icmp eq i4 %c_0_10, -3" [pool/pooling.cpp:16]   --->   Operation 1028 'icmp' 'icmp_ln16_10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1029 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1029 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1030 [1/1] (1.73ns)   --->   "%add_ln16_10 = add i4 %c_0_10, 1" [pool/pooling.cpp:16]   --->   Operation 1030 'add' 'add_ln16_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1031 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_10, label %Row_Loop_end10, label %Col_Loop_begin10" [pool/pooling.cpp:16]   --->   Operation 1031 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1032 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1032 'specloopname' <Predicate = (!icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1033 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 1034 [1/1] (0.00ns)   --->   "%shl_ln26_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_10, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1034 'bitconcatenate' 'shl_ln26_s' <Predicate = (!icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 1035 [1/1] (1.76ns)   --->   "br label %42" [pool/pooling.cpp:20]   --->   Operation 1035 'br' <Predicate = (!icmp_ln16_10)> <Delay = 1.76>
ST_53 : Operation 1036 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_59) nounwind" [pool/pooling.cpp:37]   --->   Operation 1036 'specregionend' 'empty_85' <Predicate = (icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 1037 [1/1] (0.00ns)   --->   "br label %40" [pool/pooling.cpp:13]   --->   Operation 1037 'br' <Predicate = (icmp_ln16_10)> <Delay = 0.00>

State 54 <SV = 13> <Delay = 5.56>
ST_54 : Operation 1038 [1/1] (0.00ns)   --->   "%max_0_10 = phi float [ 0x3810000000000000, %Col_Loop_begin10 ], [ %max_1_10, %Pool_Row_Loop_end10 ]" [pool/pooling.cpp:28]   --->   Operation 1038 'phi' 'max_0_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1039 [1/1] (0.00ns)   --->   "%mpr_0_10 = phi i2 [ 0, %Col_Loop_begin10 ], [ %add_ln20_10, %Pool_Row_Loop_end10 ]" [pool/pooling.cpp:20]   --->   Operation 1039 'phi' 'mpr_0_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln20_10 = zext i2 %mpr_0_10 to i5" [pool/pooling.cpp:20]   --->   Operation 1040 'zext' 'zext_ln20_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1041 [1/1] (0.95ns)   --->   "%icmp_ln20_10 = icmp eq i2 %mpr_0_10, -2" [pool/pooling.cpp:20]   --->   Operation 1041 'icmp' 'icmp_ln20_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1042 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1042 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1043 [1/1] (1.56ns)   --->   "%add_ln20_10 = add i2 %mpr_0_10, 1" [pool/pooling.cpp:20]   --->   Operation 1043 'add' 'add_ln20_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1044 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_10, label %Col_Loop_end10, label %Pool_Row_Loop_begin10" [pool/pooling.cpp:20]   --->   Operation 1044 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1045 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1045 'specloopname' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1046 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1047 [1/1] (1.78ns)   --->   "%add_ln25_10 = add i5 %zext_ln20_10, %shl_ln25_s" [pool/pooling.cpp:25]   --->   Operation 1047 'add' 'add_ln25_10' <Predicate = (!icmp_ln20_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i5 %add_ln25_10 to i10" [pool/pooling.cpp:28]   --->   Operation 1048 'zext' 'zext_ln28_28' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1049 [1/1] (3.78ns)   --->   "%mul_ln28_10 = mul i10 %zext_ln28_28, 26" [pool/pooling.cpp:28]   --->   Operation 1049 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln20_10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1050 [1/1] (1.76ns)   --->   "br label %43" [pool/pooling.cpp:23]   --->   Operation 1050 'br' <Predicate = (!icmp_ln20_10)> <Delay = 1.76>
ST_54 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i4 %c_0_10 to i8" [pool/pooling.cpp:35]   --->   Operation 1051 'zext' 'zext_ln35_20' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1052 [1/1] (1.91ns)   --->   "%add_ln35_10 = add i8 %phi_mul19, %zext_ln35_20" [pool/pooling.cpp:35]   --->   Operation 1052 'add' 'add_ln35_10' <Predicate = (icmp_ln20_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_242 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_10, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1053 'bitconcatenate' 'tmp_242' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1054 [1/1] (0.00ns)   --->   "%or_ln35_39 = or i13 %tmp_242, 10" [pool/pooling.cpp:35]   --->   Operation 1054 'or' 'or_ln35_39' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1055 [1/1] (0.00ns)   --->   "%or_ln35_9 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_39)" [pool/pooling.cpp:35]   --->   Operation 1055 'bitconcatenate' 'or_ln35_9' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i14 %or_ln35_9 to i64" [pool/pooling.cpp:35]   --->   Operation 1056 'zext' 'zext_ln35_21' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1057 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_10 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_21" [pool/pooling.cpp:35]   --->   Operation 1057 'getelementptr' 'max_pool_1_out_addr_10' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1058 [1/1] (3.25ns)   --->   "store float %max_0_10, float* %max_pool_1_out_addr_10, align 4" [pool/pooling.cpp:35]   --->   Operation 1058 'store' <Predicate = (icmp_ln20_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_54 : Operation 1059 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_67) nounwind" [pool/pooling.cpp:36]   --->   Operation 1059 'specregionend' 'empty_87' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 1060 [1/1] (0.00ns)   --->   "br label %41" [pool/pooling.cpp:16]   --->   Operation 1060 'br' <Predicate = (icmp_ln20_10)> <Delay = 0.00>

State 55 <SV = 14> <Delay = 6.76>
ST_55 : Operation 1061 [1/1] (0.00ns)   --->   "%max_1_10 = phi float [ %max_0_10, %Pool_Row_Loop_begin10 ], [ %select_ln28_10, %._crit_edge.10 ]" [pool/pooling.cpp:28]   --->   Operation 1061 'phi' 'max_1_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1062 [1/1] (0.00ns)   --->   "%mpc_0_10 = phi i2 [ 0, %Pool_Row_Loop_begin10 ], [ %add_ln23_10, %._crit_edge.10 ]" [pool/pooling.cpp:23]   --->   Operation 1062 'phi' 'mpc_0_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i2 %mpc_0_10 to i5" [pool/pooling.cpp:23]   --->   Operation 1063 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1064 [1/1] (0.95ns)   --->   "%icmp_ln23_10 = icmp eq i2 %mpc_0_10, -2" [pool/pooling.cpp:23]   --->   Operation 1064 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1065 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1065 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1066 [1/1] (1.56ns)   --->   "%add_ln23_10 = add i2 %mpc_0_10, 1" [pool/pooling.cpp:23]   --->   Operation 1066 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1067 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_10, label %Pool_Row_Loop_end10, label %._crit_edge.10" [pool/pooling.cpp:23]   --->   Operation 1067 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1068 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %shl_ln26_s, %zext_ln23_10" [pool/pooling.cpp:26]   --->   Operation 1068 'add' 'add_ln26_10' <Predicate = (!icmp_ln23_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i5 %add_ln26_10 to i10" [pool/pooling.cpp:28]   --->   Operation 1069 'zext' 'zext_ln28_32' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1070 [1/1] (1.73ns)   --->   "%add_ln28_10 = add i10 %zext_ln28_32, %mul_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1070 'add' 'add_ln28_10' <Predicate = (!icmp_ln23_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_245 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_10, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1071 'bitconcatenate' 'tmp_245' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1072 [1/1] (0.00ns)   --->   "%or_ln28_104 = or i15 %tmp_245, 10" [pool/pooling.cpp:28]   --->   Operation 1072 'or' 'or_ln28_104' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1073 [1/1] (0.00ns)   --->   "%or_ln28_72 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_104)" [pool/pooling.cpp:28]   --->   Operation 1073 'bitconcatenate' 'or_ln28_72' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln28_33 = zext i16 %or_ln28_72 to i64" [pool/pooling.cpp:28]   --->   Operation 1074 'zext' 'zext_ln28_33' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1075 [1/1] (0.00ns)   --->   "%conv_1_out_addr_10 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_33" [pool/pooling.cpp:28]   --->   Operation 1075 'getelementptr' 'conv_1_out_addr_10' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1076 [2/2] (3.25ns)   --->   "%conv_1_out_load_10 = load float* %conv_1_out_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1076 'load' 'conv_1_out_load_10' <Predicate = (!icmp_ln23_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_55 : Operation 1077 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_75) nounwind" [pool/pooling.cpp:33]   --->   Operation 1077 'specregionend' 'empty_89' <Predicate = (icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 1078 [1/1] (0.00ns)   --->   "br label %42" [pool/pooling.cpp:20]   --->   Operation 1078 'br' <Predicate = (icmp_ln23_10)> <Delay = 0.00>

State 56 <SV = 15> <Delay = 11.7>
ST_56 : Operation 1079 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1079 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1080 [1/2] (3.25ns)   --->   "%conv_1_out_load_10 = load float* %conv_1_out_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1080 'load' 'conv_1_out_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_56 : Operation 1081 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %conv_1_out_load_10 to i32" [pool/pooling.cpp:28]   --->   Operation 1081 'bitcast' 'bitcast_ln28_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1082 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 1083 'trunc' 'trunc_ln28_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1084 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %max_1_10 to i32" [pool/pooling.cpp:28]   --->   Operation 1084 'bitcast' 'bitcast_ln28_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_158 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1085 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 1086 'trunc' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1087 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_83, -1" [pool/pooling.cpp:28]   --->   Operation 1087 'icmp' 'icmp_ln28_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1088 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 1088 'icmp' 'icmp_ln28_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_21)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1089 'or' 'or_ln28_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1090 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_158, -1" [pool/pooling.cpp:28]   --->   Operation 1090 'icmp' 'icmp_ln28_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1091 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 1091 'icmp' 'icmp_ln28_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_21)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1092 'or' 'or_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_21)   --->   "%and_ln28_20 = and i1 %or_ln28_20, %or_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1093 'and' 'and_ln28_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1094 [1/1] (6.78ns)   --->   "%tmp_159 = fcmp ogt float %conv_1_out_load_10, %max_1_10" [pool/pooling.cpp:28]   --->   Operation 1094 'fcmp' 'tmp_159' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1095 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_21 = and i1 %and_ln28_20, %tmp_159" [pool/pooling.cpp:28]   --->   Operation 1095 'and' 'and_ln28_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1096 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_21, float %conv_1_out_load_10, float %max_1_10" [pool/pooling.cpp:28]   --->   Operation 1096 'select' 'select_ln28_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1097 [1/1] (0.00ns)   --->   "br label %43" [pool/pooling.cpp:23]   --->   Operation 1097 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 12> <Delay = 1.91>
ST_57 : Operation 1098 [1/1] (0.00ns)   --->   "%r_0_11 = phi i4 [ 0, %Filter_Loop10 ], [ %add_ln13_11, %Row_Loop_end11 ]" [pool/pooling.cpp:13]   --->   Operation 1098 'phi' 'r_0_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1099 [1/1] (0.00ns)   --->   "%phi_mul21 = phi i8 [ 0, %Filter_Loop10 ], [ %add_ln13_43, %Row_Loop_end11 ]" [pool/pooling.cpp:13]   --->   Operation 1099 'phi' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1100 [1/1] (1.91ns)   --->   "%add_ln13_43 = add i8 %phi_mul21, 13" [pool/pooling.cpp:13]   --->   Operation 1100 'add' 'add_ln13_43' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1101 [1/1] (1.30ns)   --->   "%icmp_ln13_11 = icmp eq i4 %r_0_11, -3" [pool/pooling.cpp:13]   --->   Operation 1101 'icmp' 'icmp_ln13_11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1102 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1102 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1103 [1/1] (1.73ns)   --->   "%add_ln13_11 = add i4 %r_0_11, 1" [pool/pooling.cpp:13]   --->   Operation 1103 'add' 'add_ln13_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_11, label %Filter_Loop11, label %Row_Loop_begin11" [pool/pooling.cpp:13]   --->   Operation 1104 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1105 'specloopname' <Predicate = (!icmp_ln13_11)> <Delay = 0.00>
ST_57 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1106 'specregionbegin' 'tmp_66' <Predicate = (!icmp_ln13_11)> <Delay = 0.00>
ST_57 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln25_10 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_11, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1107 'bitconcatenate' 'shl_ln25_10' <Predicate = (!icmp_ln13_11)> <Delay = 0.00>
ST_57 : Operation 1108 [1/1] (1.76ns)   --->   "br label %45" [pool/pooling.cpp:16]   --->   Operation 1108 'br' <Predicate = (!icmp_ln13_11)> <Delay = 1.76>
ST_57 : Operation 1109 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_58) nounwind" [pool/pooling.cpp:38]   --->   Operation 1109 'specregionend' 'empty_91' <Predicate = (icmp_ln13_11)> <Delay = 0.00>
ST_57 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1110 'specregionbegin' 'tmp_65' <Predicate = (icmp_ln13_11)> <Delay = 0.00>
ST_57 : Operation 1111 [1/1] (1.76ns)   --->   "br label %48" [pool/pooling.cpp:13]   --->   Operation 1111 'br' <Predicate = (icmp_ln13_11)> <Delay = 1.76>

State 58 <SV = 13> <Delay = 1.76>
ST_58 : Operation 1112 [1/1] (0.00ns)   --->   "%c_0_11 = phi i4 [ 0, %Row_Loop_begin11 ], [ %add_ln16_11, %Col_Loop_end11 ]" [pool/pooling.cpp:16]   --->   Operation 1112 'phi' 'c_0_11' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1113 [1/1] (1.30ns)   --->   "%icmp_ln16_11 = icmp eq i4 %c_0_11, -3" [pool/pooling.cpp:16]   --->   Operation 1113 'icmp' 'icmp_ln16_11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1114 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1114 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1115 [1/1] (1.73ns)   --->   "%add_ln16_11 = add i4 %c_0_11, 1" [pool/pooling.cpp:16]   --->   Operation 1115 'add' 'add_ln16_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_11, label %Row_Loop_end11, label %Col_Loop_begin11" [pool/pooling.cpp:16]   --->   Operation 1116 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1117 'specloopname' <Predicate = (!icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1118 'specregionbegin' 'tmp_74' <Predicate = (!icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 1119 [1/1] (0.00ns)   --->   "%shl_ln26_10 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_11, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1119 'bitconcatenate' 'shl_ln26_10' <Predicate = (!icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 1120 [1/1] (1.76ns)   --->   "br label %46" [pool/pooling.cpp:20]   --->   Operation 1120 'br' <Predicate = (!icmp_ln16_11)> <Delay = 1.76>
ST_58 : Operation 1121 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_66) nounwind" [pool/pooling.cpp:37]   --->   Operation 1121 'specregionend' 'empty_93' <Predicate = (icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 1122 [1/1] (0.00ns)   --->   "br label %44" [pool/pooling.cpp:13]   --->   Operation 1122 'br' <Predicate = (icmp_ln16_11)> <Delay = 0.00>

State 59 <SV = 14> <Delay = 5.56>
ST_59 : Operation 1123 [1/1] (0.00ns)   --->   "%max_0_11 = phi float [ 0x3810000000000000, %Col_Loop_begin11 ], [ %max_1_11, %Pool_Row_Loop_end11 ]" [pool/pooling.cpp:28]   --->   Operation 1123 'phi' 'max_0_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1124 [1/1] (0.00ns)   --->   "%mpr_0_11 = phi i2 [ 0, %Col_Loop_begin11 ], [ %add_ln20_11, %Pool_Row_Loop_end11 ]" [pool/pooling.cpp:20]   --->   Operation 1124 'phi' 'mpr_0_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln20_11 = zext i2 %mpr_0_11 to i5" [pool/pooling.cpp:20]   --->   Operation 1125 'zext' 'zext_ln20_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1126 [1/1] (0.95ns)   --->   "%icmp_ln20_11 = icmp eq i2 %mpr_0_11, -2" [pool/pooling.cpp:20]   --->   Operation 1126 'icmp' 'icmp_ln20_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1127 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1127 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1128 [1/1] (1.56ns)   --->   "%add_ln20_11 = add i2 %mpr_0_11, 1" [pool/pooling.cpp:20]   --->   Operation 1128 'add' 'add_ln20_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_11, label %Col_Loop_end11, label %Pool_Row_Loop_begin11" [pool/pooling.cpp:20]   --->   Operation 1129 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1130 'specloopname' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1131 'specregionbegin' 'tmp_82' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1132 [1/1] (1.78ns)   --->   "%add_ln25_11 = add i5 %zext_ln20_11, %shl_ln25_10" [pool/pooling.cpp:25]   --->   Operation 1132 'add' 'add_ln25_11' <Predicate = (!icmp_ln20_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i5 %add_ln25_11 to i10" [pool/pooling.cpp:28]   --->   Operation 1133 'zext' 'zext_ln28_31' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1134 [1/1] (3.78ns)   --->   "%mul_ln28_11 = mul i10 %zext_ln28_31, 26" [pool/pooling.cpp:28]   --->   Operation 1134 'mul' 'mul_ln28_11' <Predicate = (!icmp_ln20_11)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1135 [1/1] (1.76ns)   --->   "br label %47" [pool/pooling.cpp:23]   --->   Operation 1135 'br' <Predicate = (!icmp_ln20_11)> <Delay = 1.76>
ST_59 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i4 %c_0_11 to i8" [pool/pooling.cpp:35]   --->   Operation 1136 'zext' 'zext_ln35_22' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1137 [1/1] (1.91ns)   --->   "%add_ln35_11 = add i8 %phi_mul21, %zext_ln35_22" [pool/pooling.cpp:35]   --->   Operation 1137 'add' 'add_ln35_11' <Predicate = (icmp_ln20_11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_244 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_11, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1138 'bitconcatenate' 'tmp_244' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1139 [1/1] (0.00ns)   --->   "%or_ln35_40 = or i13 %tmp_244, 11" [pool/pooling.cpp:35]   --->   Operation 1139 'or' 'or_ln35_40' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1140 [1/1] (0.00ns)   --->   "%or_ln35_s = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_40)" [pool/pooling.cpp:35]   --->   Operation 1140 'bitconcatenate' 'or_ln35_s' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i14 %or_ln35_s to i64" [pool/pooling.cpp:35]   --->   Operation 1141 'zext' 'zext_ln35_23' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1142 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_11 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_23" [pool/pooling.cpp:35]   --->   Operation 1142 'getelementptr' 'max_pool_1_out_addr_11' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1143 [1/1] (3.25ns)   --->   "store float %max_0_11, float* %max_pool_1_out_addr_11, align 4" [pool/pooling.cpp:35]   --->   Operation 1143 'store' <Predicate = (icmp_ln20_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_59 : Operation 1144 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_74) nounwind" [pool/pooling.cpp:36]   --->   Operation 1144 'specregionend' 'empty_95' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 1145 [1/1] (0.00ns)   --->   "br label %45" [pool/pooling.cpp:16]   --->   Operation 1145 'br' <Predicate = (icmp_ln20_11)> <Delay = 0.00>

State 60 <SV = 15> <Delay = 6.76>
ST_60 : Operation 1146 [1/1] (0.00ns)   --->   "%max_1_11 = phi float [ %max_0_11, %Pool_Row_Loop_begin11 ], [ %select_ln28_11, %._crit_edge.11 ]" [pool/pooling.cpp:28]   --->   Operation 1146 'phi' 'max_1_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1147 [1/1] (0.00ns)   --->   "%mpc_0_11 = phi i2 [ 0, %Pool_Row_Loop_begin11 ], [ %add_ln23_11, %._crit_edge.11 ]" [pool/pooling.cpp:23]   --->   Operation 1147 'phi' 'mpc_0_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i2 %mpc_0_11 to i5" [pool/pooling.cpp:23]   --->   Operation 1148 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1149 [1/1] (0.95ns)   --->   "%icmp_ln23_11 = icmp eq i2 %mpc_0_11, -2" [pool/pooling.cpp:23]   --->   Operation 1149 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1150 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1150 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1151 [1/1] (1.56ns)   --->   "%add_ln23_11 = add i2 %mpc_0_11, 1" [pool/pooling.cpp:23]   --->   Operation 1151 'add' 'add_ln23_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_11, label %Pool_Row_Loop_end11, label %._crit_edge.11" [pool/pooling.cpp:23]   --->   Operation 1152 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1153 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %shl_ln26_10, %zext_ln23_11" [pool/pooling.cpp:26]   --->   Operation 1153 'add' 'add_ln26_11' <Predicate = (!icmp_ln23_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i5 %add_ln26_11 to i10" [pool/pooling.cpp:28]   --->   Operation 1154 'zext' 'zext_ln28_35' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1155 [1/1] (1.73ns)   --->   "%add_ln28_11 = add i10 %zext_ln28_35, %mul_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1155 'add' 'add_ln28_11' <Predicate = (!icmp_ln23_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_247 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_11, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1156 'bitconcatenate' 'tmp_247' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1157 [1/1] (0.00ns)   --->   "%or_ln28_105 = or i15 %tmp_247, 11" [pool/pooling.cpp:28]   --->   Operation 1157 'or' 'or_ln28_105' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1158 [1/1] (0.00ns)   --->   "%or_ln28_73 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_105)" [pool/pooling.cpp:28]   --->   Operation 1158 'bitconcatenate' 'or_ln28_73' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln28_36 = zext i16 %or_ln28_73 to i64" [pool/pooling.cpp:28]   --->   Operation 1159 'zext' 'zext_ln28_36' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1160 [1/1] (0.00ns)   --->   "%conv_1_out_addr_11 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1160 'getelementptr' 'conv_1_out_addr_11' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1161 [2/2] (3.25ns)   --->   "%conv_1_out_load_11 = load float* %conv_1_out_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1161 'load' 'conv_1_out_load_11' <Predicate = (!icmp_ln23_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_60 : Operation 1162 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_82) nounwind" [pool/pooling.cpp:33]   --->   Operation 1162 'specregionend' 'empty_97' <Predicate = (icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 1163 [1/1] (0.00ns)   --->   "br label %46" [pool/pooling.cpp:20]   --->   Operation 1163 'br' <Predicate = (icmp_ln23_11)> <Delay = 0.00>

State 61 <SV = 16> <Delay = 11.7>
ST_61 : Operation 1164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1165 [1/2] (3.25ns)   --->   "%conv_1_out_load_11 = load float* %conv_1_out_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1165 'load' 'conv_1_out_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_61 : Operation 1166 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %conv_1_out_load_11 to i32" [pool/pooling.cpp:28]   --->   Operation 1166 'bitcast' 'bitcast_ln28_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1167 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 1168 'trunc' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1169 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %max_1_11 to i32" [pool/pooling.cpp:28]   --->   Operation 1169 'bitcast' 'bitcast_ln28_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_161 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1170 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 1171 'trunc' 'trunc_ln28_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1172 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_160, -1" [pool/pooling.cpp:28]   --->   Operation 1172 'icmp' 'icmp_ln28_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1173 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 1173 'icmp' 'icmp_ln28_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1174 'or' 'or_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1175 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_161, -1" [pool/pooling.cpp:28]   --->   Operation 1175 'icmp' 'icmp_ln28_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1176 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 1176 'icmp' 'icmp_ln28_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1177 'or' 'or_ln28_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1178 'and' 'and_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1179 [1/1] (6.78ns)   --->   "%tmp_162 = fcmp ogt float %conv_1_out_load_11, %max_1_11" [pool/pooling.cpp:28]   --->   Operation 1179 'fcmp' 'tmp_162' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1180 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_162" [pool/pooling.cpp:28]   --->   Operation 1180 'and' 'and_ln28_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1181 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_23, float %conv_1_out_load_11, float %max_1_11" [pool/pooling.cpp:28]   --->   Operation 1181 'select' 'select_ln28_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1182 [1/1] (0.00ns)   --->   "br label %47" [pool/pooling.cpp:23]   --->   Operation 1182 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 13> <Delay = 1.91>
ST_62 : Operation 1183 [1/1] (0.00ns)   --->   "%r_0_12 = phi i4 [ 0, %Filter_Loop11 ], [ %add_ln13_12, %Row_Loop_end12 ]" [pool/pooling.cpp:13]   --->   Operation 1183 'phi' 'r_0_12' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1184 [1/1] (0.00ns)   --->   "%phi_mul23 = phi i8 [ 0, %Filter_Loop11 ], [ %add_ln13_44, %Row_Loop_end12 ]" [pool/pooling.cpp:13]   --->   Operation 1184 'phi' 'phi_mul23' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1185 [1/1] (1.91ns)   --->   "%add_ln13_44 = add i8 %phi_mul23, 13" [pool/pooling.cpp:13]   --->   Operation 1185 'add' 'add_ln13_44' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1186 [1/1] (1.30ns)   --->   "%icmp_ln13_12 = icmp eq i4 %r_0_12, -3" [pool/pooling.cpp:13]   --->   Operation 1186 'icmp' 'icmp_ln13_12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1187 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1187 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1188 [1/1] (1.73ns)   --->   "%add_ln13_12 = add i4 %r_0_12, 1" [pool/pooling.cpp:13]   --->   Operation 1188 'add' 'add_ln13_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_12, label %Filter_Loop12, label %Row_Loop_begin12" [pool/pooling.cpp:13]   --->   Operation 1189 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1190 'specloopname' <Predicate = (!icmp_ln13_12)> <Delay = 0.00>
ST_62 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1191 'specregionbegin' 'tmp_73' <Predicate = (!icmp_ln13_12)> <Delay = 0.00>
ST_62 : Operation 1192 [1/1] (0.00ns)   --->   "%shl_ln25_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_12, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1192 'bitconcatenate' 'shl_ln25_11' <Predicate = (!icmp_ln13_12)> <Delay = 0.00>
ST_62 : Operation 1193 [1/1] (1.76ns)   --->   "br label %49" [pool/pooling.cpp:16]   --->   Operation 1193 'br' <Predicate = (!icmp_ln13_12)> <Delay = 1.76>
ST_62 : Operation 1194 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_65) nounwind" [pool/pooling.cpp:38]   --->   Operation 1194 'specregionend' 'empty_99' <Predicate = (icmp_ln13_12)> <Delay = 0.00>
ST_62 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1195 'specregionbegin' 'tmp_72' <Predicate = (icmp_ln13_12)> <Delay = 0.00>
ST_62 : Operation 1196 [1/1] (1.76ns)   --->   "br label %52" [pool/pooling.cpp:13]   --->   Operation 1196 'br' <Predicate = (icmp_ln13_12)> <Delay = 1.76>

State 63 <SV = 14> <Delay = 1.76>
ST_63 : Operation 1197 [1/1] (0.00ns)   --->   "%c_0_12 = phi i4 [ 0, %Row_Loop_begin12 ], [ %add_ln16_12, %Col_Loop_end12 ]" [pool/pooling.cpp:16]   --->   Operation 1197 'phi' 'c_0_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1198 [1/1] (1.30ns)   --->   "%icmp_ln16_12 = icmp eq i4 %c_0_12, -3" [pool/pooling.cpp:16]   --->   Operation 1198 'icmp' 'icmp_ln16_12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1199 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1199 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1200 [1/1] (1.73ns)   --->   "%add_ln16_12 = add i4 %c_0_12, 1" [pool/pooling.cpp:16]   --->   Operation 1200 'add' 'add_ln16_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_12, label %Row_Loop_end12, label %Col_Loop_begin12" [pool/pooling.cpp:16]   --->   Operation 1201 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1202 'specloopname' <Predicate = (!icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1203 'specregionbegin' 'tmp_81' <Predicate = (!icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1204 [1/1] (0.00ns)   --->   "%shl_ln26_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_12, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1204 'bitconcatenate' 'shl_ln26_11' <Predicate = (!icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1205 [1/1] (1.76ns)   --->   "br label %50" [pool/pooling.cpp:20]   --->   Operation 1205 'br' <Predicate = (!icmp_ln16_12)> <Delay = 1.76>
ST_63 : Operation 1206 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_73) nounwind" [pool/pooling.cpp:37]   --->   Operation 1206 'specregionend' 'empty_101' <Predicate = (icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1207 [1/1] (0.00ns)   --->   "br label %48" [pool/pooling.cpp:13]   --->   Operation 1207 'br' <Predicate = (icmp_ln16_12)> <Delay = 0.00>

State 64 <SV = 15> <Delay = 5.56>
ST_64 : Operation 1208 [1/1] (0.00ns)   --->   "%max_0_12 = phi float [ 0x3810000000000000, %Col_Loop_begin12 ], [ %max_1_12, %Pool_Row_Loop_end12 ]" [pool/pooling.cpp:28]   --->   Operation 1208 'phi' 'max_0_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1209 [1/1] (0.00ns)   --->   "%mpr_0_12 = phi i2 [ 0, %Col_Loop_begin12 ], [ %add_ln20_12, %Pool_Row_Loop_end12 ]" [pool/pooling.cpp:20]   --->   Operation 1209 'phi' 'mpr_0_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln20_12 = zext i2 %mpr_0_12 to i5" [pool/pooling.cpp:20]   --->   Operation 1210 'zext' 'zext_ln20_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1211 [1/1] (0.95ns)   --->   "%icmp_ln20_12 = icmp eq i2 %mpr_0_12, -2" [pool/pooling.cpp:20]   --->   Operation 1211 'icmp' 'icmp_ln20_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1212 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1212 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1213 [1/1] (1.56ns)   --->   "%add_ln20_12 = add i2 %mpr_0_12, 1" [pool/pooling.cpp:20]   --->   Operation 1213 'add' 'add_ln20_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_12, label %Col_Loop_end12, label %Pool_Row_Loop_begin12" [pool/pooling.cpp:20]   --->   Operation 1214 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1215 'specloopname' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1216 'specregionbegin' 'tmp_87' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1217 [1/1] (1.78ns)   --->   "%add_ln25_12 = add i5 %zext_ln20_12, %shl_ln25_11" [pool/pooling.cpp:25]   --->   Operation 1217 'add' 'add_ln25_12' <Predicate = (!icmp_ln20_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i5 %add_ln25_12 to i10" [pool/pooling.cpp:28]   --->   Operation 1218 'zext' 'zext_ln28_34' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1219 [1/1] (3.78ns)   --->   "%mul_ln28_12 = mul i10 %zext_ln28_34, 26" [pool/pooling.cpp:28]   --->   Operation 1219 'mul' 'mul_ln28_12' <Predicate = (!icmp_ln20_12)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1220 [1/1] (1.76ns)   --->   "br label %51" [pool/pooling.cpp:23]   --->   Operation 1220 'br' <Predicate = (!icmp_ln20_12)> <Delay = 1.76>
ST_64 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i4 %c_0_12 to i8" [pool/pooling.cpp:35]   --->   Operation 1221 'zext' 'zext_ln35_24' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1222 [1/1] (1.91ns)   --->   "%add_ln35_12 = add i8 %phi_mul23, %zext_ln35_24" [pool/pooling.cpp:35]   --->   Operation 1222 'add' 'add_ln35_12' <Predicate = (icmp_ln20_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_246 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_12, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1223 'bitconcatenate' 'tmp_246' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1224 [1/1] (0.00ns)   --->   "%or_ln35_41 = or i13 %tmp_246, 12" [pool/pooling.cpp:35]   --->   Operation 1224 'or' 'or_ln35_41' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1225 [1/1] (0.00ns)   --->   "%or_ln35_10 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_41)" [pool/pooling.cpp:35]   --->   Operation 1225 'bitconcatenate' 'or_ln35_10' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i14 %or_ln35_10 to i64" [pool/pooling.cpp:35]   --->   Operation 1226 'zext' 'zext_ln35_25' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1227 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_12 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_25" [pool/pooling.cpp:35]   --->   Operation 1227 'getelementptr' 'max_pool_1_out_addr_12' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1228 [1/1] (3.25ns)   --->   "store float %max_0_12, float* %max_pool_1_out_addr_12, align 4" [pool/pooling.cpp:35]   --->   Operation 1228 'store' <Predicate = (icmp_ln20_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_64 : Operation 1229 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_81) nounwind" [pool/pooling.cpp:36]   --->   Operation 1229 'specregionend' 'empty_103' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1230 [1/1] (0.00ns)   --->   "br label %49" [pool/pooling.cpp:16]   --->   Operation 1230 'br' <Predicate = (icmp_ln20_12)> <Delay = 0.00>

State 65 <SV = 16> <Delay = 6.76>
ST_65 : Operation 1231 [1/1] (0.00ns)   --->   "%max_1_12 = phi float [ %max_0_12, %Pool_Row_Loop_begin12 ], [ %select_ln28_12, %._crit_edge.12 ]" [pool/pooling.cpp:28]   --->   Operation 1231 'phi' 'max_1_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1232 [1/1] (0.00ns)   --->   "%mpc_0_12 = phi i2 [ 0, %Pool_Row_Loop_begin12 ], [ %add_ln23_12, %._crit_edge.12 ]" [pool/pooling.cpp:23]   --->   Operation 1232 'phi' 'mpc_0_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i2 %mpc_0_12 to i5" [pool/pooling.cpp:23]   --->   Operation 1233 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1234 [1/1] (0.95ns)   --->   "%icmp_ln23_12 = icmp eq i2 %mpc_0_12, -2" [pool/pooling.cpp:23]   --->   Operation 1234 'icmp' 'icmp_ln23_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1235 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1235 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1236 [1/1] (1.56ns)   --->   "%add_ln23_12 = add i2 %mpc_0_12, 1" [pool/pooling.cpp:23]   --->   Operation 1236 'add' 'add_ln23_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_12, label %Pool_Row_Loop_end12, label %._crit_edge.12" [pool/pooling.cpp:23]   --->   Operation 1237 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1238 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %shl_ln26_11, %zext_ln23_12" [pool/pooling.cpp:26]   --->   Operation 1238 'add' 'add_ln26_12' <Predicate = (!icmp_ln23_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i5 %add_ln26_12 to i10" [pool/pooling.cpp:28]   --->   Operation 1239 'zext' 'zext_ln28_38' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1240 [1/1] (1.73ns)   --->   "%add_ln28_12 = add i10 %zext_ln28_38, %mul_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1240 'add' 'add_ln28_12' <Predicate = (!icmp_ln23_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_249 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_12, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1241 'bitconcatenate' 'tmp_249' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1242 [1/1] (0.00ns)   --->   "%or_ln28_106 = or i15 %tmp_249, 12" [pool/pooling.cpp:28]   --->   Operation 1242 'or' 'or_ln28_106' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1243 [1/1] (0.00ns)   --->   "%or_ln28_74 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_106)" [pool/pooling.cpp:28]   --->   Operation 1243 'bitconcatenate' 'or_ln28_74' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln28_39 = zext i16 %or_ln28_74 to i64" [pool/pooling.cpp:28]   --->   Operation 1244 'zext' 'zext_ln28_39' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1245 [1/1] (0.00ns)   --->   "%conv_1_out_addr_12 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_39" [pool/pooling.cpp:28]   --->   Operation 1245 'getelementptr' 'conv_1_out_addr_12' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1246 [2/2] (3.25ns)   --->   "%conv_1_out_load_12 = load float* %conv_1_out_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1246 'load' 'conv_1_out_load_12' <Predicate = (!icmp_ln23_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_65 : Operation 1247 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_87) nounwind" [pool/pooling.cpp:33]   --->   Operation 1247 'specregionend' 'empty_105' <Predicate = (icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1248 [1/1] (0.00ns)   --->   "br label %50" [pool/pooling.cpp:20]   --->   Operation 1248 'br' <Predicate = (icmp_ln23_12)> <Delay = 0.00>

State 66 <SV = 17> <Delay = 11.7>
ST_66 : Operation 1249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1249 'specloopname' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1250 [1/2] (3.25ns)   --->   "%conv_1_out_load_12 = load float* %conv_1_out_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1250 'load' 'conv_1_out_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_66 : Operation 1251 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %conv_1_out_load_12 to i32" [pool/pooling.cpp:28]   --->   Operation 1251 'bitcast' 'bitcast_ln28_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1252 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 1253 'trunc' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %max_1_12 to i32" [pool/pooling.cpp:28]   --->   Operation 1254 'bitcast' 'bitcast_ln28_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_164 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1255 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 1256 'trunc' 'trunc_ln28_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1257 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_163, -1" [pool/pooling.cpp:28]   --->   Operation 1257 'icmp' 'icmp_ln28_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1258 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 1258 'icmp' 'icmp_ln28_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1259 'or' 'or_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1260 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_164, -1" [pool/pooling.cpp:28]   --->   Operation 1260 'icmp' 'icmp_ln28_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1261 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 1261 'icmp' 'icmp_ln28_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1262 'or' 'or_ln28_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1263 'and' 'and_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1264 [1/1] (6.78ns)   --->   "%tmp_165 = fcmp ogt float %conv_1_out_load_12, %max_1_12" [pool/pooling.cpp:28]   --->   Operation 1264 'fcmp' 'tmp_165' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1265 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_165" [pool/pooling.cpp:28]   --->   Operation 1265 'and' 'and_ln28_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1266 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_25, float %conv_1_out_load_12, float %max_1_12" [pool/pooling.cpp:28]   --->   Operation 1266 'select' 'select_ln28_12' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1267 [1/1] (0.00ns)   --->   "br label %51" [pool/pooling.cpp:23]   --->   Operation 1267 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 14> <Delay = 1.91>
ST_67 : Operation 1268 [1/1] (0.00ns)   --->   "%r_0_13 = phi i4 [ 0, %Filter_Loop12 ], [ %add_ln13_13, %Row_Loop_end13 ]" [pool/pooling.cpp:13]   --->   Operation 1268 'phi' 'r_0_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1269 [1/1] (0.00ns)   --->   "%phi_mul25 = phi i8 [ 0, %Filter_Loop12 ], [ %add_ln13_45, %Row_Loop_end13 ]" [pool/pooling.cpp:13]   --->   Operation 1269 'phi' 'phi_mul25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1270 [1/1] (1.91ns)   --->   "%add_ln13_45 = add i8 %phi_mul25, 13" [pool/pooling.cpp:13]   --->   Operation 1270 'add' 'add_ln13_45' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1271 [1/1] (1.30ns)   --->   "%icmp_ln13_13 = icmp eq i4 %r_0_13, -3" [pool/pooling.cpp:13]   --->   Operation 1271 'icmp' 'icmp_ln13_13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1272 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1272 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1273 [1/1] (1.73ns)   --->   "%add_ln13_13 = add i4 %r_0_13, 1" [pool/pooling.cpp:13]   --->   Operation 1273 'add' 'add_ln13_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1274 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_13, label %Filter_Loop13, label %Row_Loop_begin13" [pool/pooling.cpp:13]   --->   Operation 1274 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1275 'specloopname' <Predicate = (!icmp_ln13_13)> <Delay = 0.00>
ST_67 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1276 'specregionbegin' 'tmp_80' <Predicate = (!icmp_ln13_13)> <Delay = 0.00>
ST_67 : Operation 1277 [1/1] (0.00ns)   --->   "%shl_ln25_12 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_13, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1277 'bitconcatenate' 'shl_ln25_12' <Predicate = (!icmp_ln13_13)> <Delay = 0.00>
ST_67 : Operation 1278 [1/1] (1.76ns)   --->   "br label %53" [pool/pooling.cpp:16]   --->   Operation 1278 'br' <Predicate = (!icmp_ln13_13)> <Delay = 1.76>
ST_67 : Operation 1279 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_72) nounwind" [pool/pooling.cpp:38]   --->   Operation 1279 'specregionend' 'empty_107' <Predicate = (icmp_ln13_13)> <Delay = 0.00>
ST_67 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1280 'specregionbegin' 'tmp_79' <Predicate = (icmp_ln13_13)> <Delay = 0.00>
ST_67 : Operation 1281 [1/1] (1.76ns)   --->   "br label %56" [pool/pooling.cpp:13]   --->   Operation 1281 'br' <Predicate = (icmp_ln13_13)> <Delay = 1.76>

State 68 <SV = 15> <Delay = 1.76>
ST_68 : Operation 1282 [1/1] (0.00ns)   --->   "%c_0_13 = phi i4 [ 0, %Row_Loop_begin13 ], [ %add_ln16_13, %Col_Loop_end13 ]" [pool/pooling.cpp:16]   --->   Operation 1282 'phi' 'c_0_13' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1283 [1/1] (1.30ns)   --->   "%icmp_ln16_13 = icmp eq i4 %c_0_13, -3" [pool/pooling.cpp:16]   --->   Operation 1283 'icmp' 'icmp_ln16_13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1284 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1284 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1285 [1/1] (1.73ns)   --->   "%add_ln16_13 = add i4 %c_0_13, 1" [pool/pooling.cpp:16]   --->   Operation 1285 'add' 'add_ln16_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1286 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_13, label %Row_Loop_end13, label %Col_Loop_begin13" [pool/pooling.cpp:16]   --->   Operation 1286 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1287 'specloopname' <Predicate = (!icmp_ln16_13)> <Delay = 0.00>
ST_68 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1288 'specregionbegin' 'tmp_86' <Predicate = (!icmp_ln16_13)> <Delay = 0.00>
ST_68 : Operation 1289 [1/1] (0.00ns)   --->   "%shl_ln26_12 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_13, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1289 'bitconcatenate' 'shl_ln26_12' <Predicate = (!icmp_ln16_13)> <Delay = 0.00>
ST_68 : Operation 1290 [1/1] (1.76ns)   --->   "br label %54" [pool/pooling.cpp:20]   --->   Operation 1290 'br' <Predicate = (!icmp_ln16_13)> <Delay = 1.76>
ST_68 : Operation 1291 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_80) nounwind" [pool/pooling.cpp:37]   --->   Operation 1291 'specregionend' 'empty_109' <Predicate = (icmp_ln16_13)> <Delay = 0.00>
ST_68 : Operation 1292 [1/1] (0.00ns)   --->   "br label %52" [pool/pooling.cpp:13]   --->   Operation 1292 'br' <Predicate = (icmp_ln16_13)> <Delay = 0.00>

State 69 <SV = 16> <Delay = 5.56>
ST_69 : Operation 1293 [1/1] (0.00ns)   --->   "%max_0_13 = phi float [ 0x3810000000000000, %Col_Loop_begin13 ], [ %max_1_13, %Pool_Row_Loop_end13 ]" [pool/pooling.cpp:28]   --->   Operation 1293 'phi' 'max_0_13' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1294 [1/1] (0.00ns)   --->   "%mpr_0_13 = phi i2 [ 0, %Col_Loop_begin13 ], [ %add_ln20_13, %Pool_Row_Loop_end13 ]" [pool/pooling.cpp:20]   --->   Operation 1294 'phi' 'mpr_0_13' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln20_13 = zext i2 %mpr_0_13 to i5" [pool/pooling.cpp:20]   --->   Operation 1295 'zext' 'zext_ln20_13' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1296 [1/1] (0.95ns)   --->   "%icmp_ln20_13 = icmp eq i2 %mpr_0_13, -2" [pool/pooling.cpp:20]   --->   Operation 1296 'icmp' 'icmp_ln20_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1297 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1297 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1298 [1/1] (1.56ns)   --->   "%add_ln20_13 = add i2 %mpr_0_13, 1" [pool/pooling.cpp:20]   --->   Operation 1298 'add' 'add_ln20_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1299 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_13, label %Col_Loop_end13, label %Pool_Row_Loop_begin13" [pool/pooling.cpp:20]   --->   Operation 1299 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1300 'specloopname' <Predicate = (!icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1301 'specregionbegin' 'tmp_91' <Predicate = (!icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1302 [1/1] (1.78ns)   --->   "%add_ln25_13 = add i5 %zext_ln20_13, %shl_ln25_12" [pool/pooling.cpp:25]   --->   Operation 1302 'add' 'add_ln25_13' <Predicate = (!icmp_ln20_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i5 %add_ln25_13 to i10" [pool/pooling.cpp:28]   --->   Operation 1303 'zext' 'zext_ln28_37' <Predicate = (!icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1304 [1/1] (3.78ns)   --->   "%mul_ln28_13 = mul i10 %zext_ln28_37, 26" [pool/pooling.cpp:28]   --->   Operation 1304 'mul' 'mul_ln28_13' <Predicate = (!icmp_ln20_13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1305 [1/1] (1.76ns)   --->   "br label %55" [pool/pooling.cpp:23]   --->   Operation 1305 'br' <Predicate = (!icmp_ln20_13)> <Delay = 1.76>
ST_69 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i4 %c_0_13 to i8" [pool/pooling.cpp:35]   --->   Operation 1306 'zext' 'zext_ln35_26' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1307 [1/1] (1.91ns)   --->   "%add_ln35_13 = add i8 %phi_mul25, %zext_ln35_26" [pool/pooling.cpp:35]   --->   Operation 1307 'add' 'add_ln35_13' <Predicate = (icmp_ln20_13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_248 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_13, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1308 'bitconcatenate' 'tmp_248' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1309 [1/1] (0.00ns)   --->   "%or_ln35_42 = or i13 %tmp_248, 13" [pool/pooling.cpp:35]   --->   Operation 1309 'or' 'or_ln35_42' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1310 [1/1] (0.00ns)   --->   "%or_ln35_11 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_42)" [pool/pooling.cpp:35]   --->   Operation 1310 'bitconcatenate' 'or_ln35_11' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i14 %or_ln35_11 to i64" [pool/pooling.cpp:35]   --->   Operation 1311 'zext' 'zext_ln35_27' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1312 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_13 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_27" [pool/pooling.cpp:35]   --->   Operation 1312 'getelementptr' 'max_pool_1_out_addr_13' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1313 [1/1] (3.25ns)   --->   "store float %max_0_13, float* %max_pool_1_out_addr_13, align 4" [pool/pooling.cpp:35]   --->   Operation 1313 'store' <Predicate = (icmp_ln20_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_69 : Operation 1314 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_86) nounwind" [pool/pooling.cpp:36]   --->   Operation 1314 'specregionend' 'empty_111' <Predicate = (icmp_ln20_13)> <Delay = 0.00>
ST_69 : Operation 1315 [1/1] (0.00ns)   --->   "br label %53" [pool/pooling.cpp:16]   --->   Operation 1315 'br' <Predicate = (icmp_ln20_13)> <Delay = 0.00>

State 70 <SV = 17> <Delay = 6.76>
ST_70 : Operation 1316 [1/1] (0.00ns)   --->   "%max_1_13 = phi float [ %max_0_13, %Pool_Row_Loop_begin13 ], [ %select_ln28_13, %._crit_edge.13 ]" [pool/pooling.cpp:28]   --->   Operation 1316 'phi' 'max_1_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1317 [1/1] (0.00ns)   --->   "%mpc_0_13 = phi i2 [ 0, %Pool_Row_Loop_begin13 ], [ %add_ln23_13, %._crit_edge.13 ]" [pool/pooling.cpp:23]   --->   Operation 1317 'phi' 'mpc_0_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i2 %mpc_0_13 to i5" [pool/pooling.cpp:23]   --->   Operation 1318 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1319 [1/1] (0.95ns)   --->   "%icmp_ln23_13 = icmp eq i2 %mpc_0_13, -2" [pool/pooling.cpp:23]   --->   Operation 1319 'icmp' 'icmp_ln23_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1320 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1320 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1321 [1/1] (1.56ns)   --->   "%add_ln23_13 = add i2 %mpc_0_13, 1" [pool/pooling.cpp:23]   --->   Operation 1321 'add' 'add_ln23_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_13, label %Pool_Row_Loop_end13, label %._crit_edge.13" [pool/pooling.cpp:23]   --->   Operation 1322 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1323 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %shl_ln26_12, %zext_ln23_13" [pool/pooling.cpp:26]   --->   Operation 1323 'add' 'add_ln26_13' <Predicate = (!icmp_ln23_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln28_41 = zext i5 %add_ln26_13 to i10" [pool/pooling.cpp:28]   --->   Operation 1324 'zext' 'zext_ln28_41' <Predicate = (!icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1325 [1/1] (1.73ns)   --->   "%add_ln28_13 = add i10 %zext_ln28_41, %mul_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1325 'add' 'add_ln28_13' <Predicate = (!icmp_ln23_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_251 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_13, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1326 'bitconcatenate' 'tmp_251' <Predicate = (!icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1327 [1/1] (0.00ns)   --->   "%or_ln28_107 = or i15 %tmp_251, 13" [pool/pooling.cpp:28]   --->   Operation 1327 'or' 'or_ln28_107' <Predicate = (!icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1328 [1/1] (0.00ns)   --->   "%or_ln28_75 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_107)" [pool/pooling.cpp:28]   --->   Operation 1328 'bitconcatenate' 'or_ln28_75' <Predicate = (!icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln28_42 = zext i16 %or_ln28_75 to i64" [pool/pooling.cpp:28]   --->   Operation 1329 'zext' 'zext_ln28_42' <Predicate = (!icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1330 [1/1] (0.00ns)   --->   "%conv_1_out_addr_13 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1330 'getelementptr' 'conv_1_out_addr_13' <Predicate = (!icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1331 [2/2] (3.25ns)   --->   "%conv_1_out_load_13 = load float* %conv_1_out_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1331 'load' 'conv_1_out_load_13' <Predicate = (!icmp_ln23_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_70 : Operation 1332 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_91) nounwind" [pool/pooling.cpp:33]   --->   Operation 1332 'specregionend' 'empty_113' <Predicate = (icmp_ln23_13)> <Delay = 0.00>
ST_70 : Operation 1333 [1/1] (0.00ns)   --->   "br label %54" [pool/pooling.cpp:20]   --->   Operation 1333 'br' <Predicate = (icmp_ln23_13)> <Delay = 0.00>

State 71 <SV = 18> <Delay = 11.7>
ST_71 : Operation 1334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1334 'specloopname' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1335 [1/2] (3.25ns)   --->   "%conv_1_out_load_13 = load float* %conv_1_out_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1335 'load' 'conv_1_out_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_71 : Operation 1336 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %conv_1_out_load_13 to i32" [pool/pooling.cpp:28]   --->   Operation 1336 'bitcast' 'bitcast_ln28_26' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_166 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1337 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 1338 'trunc' 'trunc_ln28_26' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1339 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %max_1_13 to i32" [pool/pooling.cpp:28]   --->   Operation 1339 'bitcast' 'bitcast_ln28_27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1340 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 1341 'trunc' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1342 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_166, -1" [pool/pooling.cpp:28]   --->   Operation 1342 'icmp' 'icmp_ln28_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1343 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 1343 'icmp' 'icmp_ln28_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 1344 'or' 'or_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1345 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_167, -1" [pool/pooling.cpp:28]   --->   Operation 1345 'icmp' 'icmp_ln28_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1346 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 1346 'icmp' 'icmp_ln28_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 1347 'or' 'or_ln28_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1348 'and' 'and_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1349 [1/1] (6.78ns)   --->   "%tmp_168 = fcmp ogt float %conv_1_out_load_13, %max_1_13" [pool/pooling.cpp:28]   --->   Operation 1349 'fcmp' 'tmp_168' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1350 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_168" [pool/pooling.cpp:28]   --->   Operation 1350 'and' 'and_ln28_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1351 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_27, float %conv_1_out_load_13, float %max_1_13" [pool/pooling.cpp:28]   --->   Operation 1351 'select' 'select_ln28_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1352 [1/1] (0.00ns)   --->   "br label %55" [pool/pooling.cpp:23]   --->   Operation 1352 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 15> <Delay = 1.91>
ST_72 : Operation 1353 [1/1] (0.00ns)   --->   "%r_0_14 = phi i4 [ 0, %Filter_Loop13 ], [ %add_ln13_14, %Row_Loop_end14 ]" [pool/pooling.cpp:13]   --->   Operation 1353 'phi' 'r_0_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1354 [1/1] (0.00ns)   --->   "%phi_mul27 = phi i8 [ 0, %Filter_Loop13 ], [ %add_ln13_46, %Row_Loop_end14 ]" [pool/pooling.cpp:13]   --->   Operation 1354 'phi' 'phi_mul27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1355 [1/1] (1.91ns)   --->   "%add_ln13_46 = add i8 %phi_mul27, 13" [pool/pooling.cpp:13]   --->   Operation 1355 'add' 'add_ln13_46' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1356 [1/1] (1.30ns)   --->   "%icmp_ln13_14 = icmp eq i4 %r_0_14, -3" [pool/pooling.cpp:13]   --->   Operation 1356 'icmp' 'icmp_ln13_14' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1357 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1357 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1358 [1/1] (1.73ns)   --->   "%add_ln13_14 = add i4 %r_0_14, 1" [pool/pooling.cpp:13]   --->   Operation 1358 'add' 'add_ln13_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1359 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_14, label %Filter_Loop14, label %Row_Loop_begin14" [pool/pooling.cpp:13]   --->   Operation 1359 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1360 'specloopname' <Predicate = (!icmp_ln13_14)> <Delay = 0.00>
ST_72 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1361 'specregionbegin' 'tmp_85' <Predicate = (!icmp_ln13_14)> <Delay = 0.00>
ST_72 : Operation 1362 [1/1] (0.00ns)   --->   "%shl_ln25_13 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_14, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1362 'bitconcatenate' 'shl_ln25_13' <Predicate = (!icmp_ln13_14)> <Delay = 0.00>
ST_72 : Operation 1363 [1/1] (1.76ns)   --->   "br label %57" [pool/pooling.cpp:16]   --->   Operation 1363 'br' <Predicate = (!icmp_ln13_14)> <Delay = 1.76>
ST_72 : Operation 1364 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_79) nounwind" [pool/pooling.cpp:38]   --->   Operation 1364 'specregionend' 'empty_115' <Predicate = (icmp_ln13_14)> <Delay = 0.00>
ST_72 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1365 'specregionbegin' 'tmp_84' <Predicate = (icmp_ln13_14)> <Delay = 0.00>
ST_72 : Operation 1366 [1/1] (1.76ns)   --->   "br label %60" [pool/pooling.cpp:13]   --->   Operation 1366 'br' <Predicate = (icmp_ln13_14)> <Delay = 1.76>

State 73 <SV = 16> <Delay = 1.76>
ST_73 : Operation 1367 [1/1] (0.00ns)   --->   "%c_0_14 = phi i4 [ 0, %Row_Loop_begin14 ], [ %add_ln16_14, %Col_Loop_end14 ]" [pool/pooling.cpp:16]   --->   Operation 1367 'phi' 'c_0_14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1368 [1/1] (1.30ns)   --->   "%icmp_ln16_14 = icmp eq i4 %c_0_14, -3" [pool/pooling.cpp:16]   --->   Operation 1368 'icmp' 'icmp_ln16_14' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1369 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1369 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1370 [1/1] (1.73ns)   --->   "%add_ln16_14 = add i4 %c_0_14, 1" [pool/pooling.cpp:16]   --->   Operation 1370 'add' 'add_ln16_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_14, label %Row_Loop_end14, label %Col_Loop_begin14" [pool/pooling.cpp:16]   --->   Operation 1371 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1372 'specloopname' <Predicate = (!icmp_ln16_14)> <Delay = 0.00>
ST_73 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1373 'specregionbegin' 'tmp_90' <Predicate = (!icmp_ln16_14)> <Delay = 0.00>
ST_73 : Operation 1374 [1/1] (0.00ns)   --->   "%shl_ln26_13 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_14, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1374 'bitconcatenate' 'shl_ln26_13' <Predicate = (!icmp_ln16_14)> <Delay = 0.00>
ST_73 : Operation 1375 [1/1] (1.76ns)   --->   "br label %58" [pool/pooling.cpp:20]   --->   Operation 1375 'br' <Predicate = (!icmp_ln16_14)> <Delay = 1.76>
ST_73 : Operation 1376 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_85) nounwind" [pool/pooling.cpp:37]   --->   Operation 1376 'specregionend' 'empty_117' <Predicate = (icmp_ln16_14)> <Delay = 0.00>
ST_73 : Operation 1377 [1/1] (0.00ns)   --->   "br label %56" [pool/pooling.cpp:13]   --->   Operation 1377 'br' <Predicate = (icmp_ln16_14)> <Delay = 0.00>

State 74 <SV = 17> <Delay = 5.56>
ST_74 : Operation 1378 [1/1] (0.00ns)   --->   "%max_0_14 = phi float [ 0x3810000000000000, %Col_Loop_begin14 ], [ %max_1_14, %Pool_Row_Loop_end14 ]" [pool/pooling.cpp:28]   --->   Operation 1378 'phi' 'max_0_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1379 [1/1] (0.00ns)   --->   "%mpr_0_14 = phi i2 [ 0, %Col_Loop_begin14 ], [ %add_ln20_14, %Pool_Row_Loop_end14 ]" [pool/pooling.cpp:20]   --->   Operation 1379 'phi' 'mpr_0_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln20_14 = zext i2 %mpr_0_14 to i5" [pool/pooling.cpp:20]   --->   Operation 1380 'zext' 'zext_ln20_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1381 [1/1] (0.95ns)   --->   "%icmp_ln20_14 = icmp eq i2 %mpr_0_14, -2" [pool/pooling.cpp:20]   --->   Operation 1381 'icmp' 'icmp_ln20_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1382 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1382 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1383 [1/1] (1.56ns)   --->   "%add_ln20_14 = add i2 %mpr_0_14, 1" [pool/pooling.cpp:20]   --->   Operation 1383 'add' 'add_ln20_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1384 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_14, label %Col_Loop_end14, label %Pool_Row_Loop_begin14" [pool/pooling.cpp:20]   --->   Operation 1384 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1385 'specloopname' <Predicate = (!icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1386 'specregionbegin' 'tmp_95' <Predicate = (!icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1387 [1/1] (1.78ns)   --->   "%add_ln25_14 = add i5 %zext_ln20_14, %shl_ln25_13" [pool/pooling.cpp:25]   --->   Operation 1387 'add' 'add_ln25_14' <Predicate = (!icmp_ln20_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln28_40 = zext i5 %add_ln25_14 to i10" [pool/pooling.cpp:28]   --->   Operation 1388 'zext' 'zext_ln28_40' <Predicate = (!icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1389 [1/1] (3.78ns)   --->   "%mul_ln28_14 = mul i10 %zext_ln28_40, 26" [pool/pooling.cpp:28]   --->   Operation 1389 'mul' 'mul_ln28_14' <Predicate = (!icmp_ln20_14)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1390 [1/1] (1.76ns)   --->   "br label %59" [pool/pooling.cpp:23]   --->   Operation 1390 'br' <Predicate = (!icmp_ln20_14)> <Delay = 1.76>
ST_74 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i4 %c_0_14 to i8" [pool/pooling.cpp:35]   --->   Operation 1391 'zext' 'zext_ln35_28' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1392 [1/1] (1.91ns)   --->   "%add_ln35_14 = add i8 %phi_mul27, %zext_ln35_28" [pool/pooling.cpp:35]   --->   Operation 1392 'add' 'add_ln35_14' <Predicate = (icmp_ln20_14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_250 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_14, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1393 'bitconcatenate' 'tmp_250' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1394 [1/1] (0.00ns)   --->   "%or_ln35_43 = or i13 %tmp_250, 14" [pool/pooling.cpp:35]   --->   Operation 1394 'or' 'or_ln35_43' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1395 [1/1] (0.00ns)   --->   "%or_ln35_12 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_43)" [pool/pooling.cpp:35]   --->   Operation 1395 'bitconcatenate' 'or_ln35_12' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i14 %or_ln35_12 to i64" [pool/pooling.cpp:35]   --->   Operation 1396 'zext' 'zext_ln35_29' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1397 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_14 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_29" [pool/pooling.cpp:35]   --->   Operation 1397 'getelementptr' 'max_pool_1_out_addr_14' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1398 [1/1] (3.25ns)   --->   "store float %max_0_14, float* %max_pool_1_out_addr_14, align 4" [pool/pooling.cpp:35]   --->   Operation 1398 'store' <Predicate = (icmp_ln20_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_74 : Operation 1399 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_90) nounwind" [pool/pooling.cpp:36]   --->   Operation 1399 'specregionend' 'empty_119' <Predicate = (icmp_ln20_14)> <Delay = 0.00>
ST_74 : Operation 1400 [1/1] (0.00ns)   --->   "br label %57" [pool/pooling.cpp:16]   --->   Operation 1400 'br' <Predicate = (icmp_ln20_14)> <Delay = 0.00>

State 75 <SV = 18> <Delay = 6.76>
ST_75 : Operation 1401 [1/1] (0.00ns)   --->   "%max_1_14 = phi float [ %max_0_14, %Pool_Row_Loop_begin14 ], [ %select_ln28_14, %._crit_edge.14 ]" [pool/pooling.cpp:28]   --->   Operation 1401 'phi' 'max_1_14' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1402 [1/1] (0.00ns)   --->   "%mpc_0_14 = phi i2 [ 0, %Pool_Row_Loop_begin14 ], [ %add_ln23_14, %._crit_edge.14 ]" [pool/pooling.cpp:23]   --->   Operation 1402 'phi' 'mpc_0_14' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i2 %mpc_0_14 to i5" [pool/pooling.cpp:23]   --->   Operation 1403 'zext' 'zext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1404 [1/1] (0.95ns)   --->   "%icmp_ln23_14 = icmp eq i2 %mpc_0_14, -2" [pool/pooling.cpp:23]   --->   Operation 1404 'icmp' 'icmp_ln23_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1405 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1405 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1406 [1/1] (1.56ns)   --->   "%add_ln23_14 = add i2 %mpc_0_14, 1" [pool/pooling.cpp:23]   --->   Operation 1406 'add' 'add_ln23_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1407 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_14, label %Pool_Row_Loop_end14, label %._crit_edge.14" [pool/pooling.cpp:23]   --->   Operation 1407 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1408 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %shl_ln26_13, %zext_ln23_14" [pool/pooling.cpp:26]   --->   Operation 1408 'add' 'add_ln26_14' <Predicate = (!icmp_ln23_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i5 %add_ln26_14 to i10" [pool/pooling.cpp:28]   --->   Operation 1409 'zext' 'zext_ln28_44' <Predicate = (!icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1410 [1/1] (1.73ns)   --->   "%add_ln28_14 = add i10 %zext_ln28_44, %mul_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1410 'add' 'add_ln28_14' <Predicate = (!icmp_ln23_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_253 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_14, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1411 'bitconcatenate' 'tmp_253' <Predicate = (!icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1412 [1/1] (0.00ns)   --->   "%or_ln28_108 = or i15 %tmp_253, 14" [pool/pooling.cpp:28]   --->   Operation 1412 'or' 'or_ln28_108' <Predicate = (!icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1413 [1/1] (0.00ns)   --->   "%or_ln28_76 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_108)" [pool/pooling.cpp:28]   --->   Operation 1413 'bitconcatenate' 'or_ln28_76' <Predicate = (!icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln28_45 = zext i16 %or_ln28_76 to i64" [pool/pooling.cpp:28]   --->   Operation 1414 'zext' 'zext_ln28_45' <Predicate = (!icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1415 [1/1] (0.00ns)   --->   "%conv_1_out_addr_14 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1415 'getelementptr' 'conv_1_out_addr_14' <Predicate = (!icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1416 [2/2] (3.25ns)   --->   "%conv_1_out_load_14 = load float* %conv_1_out_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1416 'load' 'conv_1_out_load_14' <Predicate = (!icmp_ln23_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_75 : Operation 1417 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_95) nounwind" [pool/pooling.cpp:33]   --->   Operation 1417 'specregionend' 'empty_121' <Predicate = (icmp_ln23_14)> <Delay = 0.00>
ST_75 : Operation 1418 [1/1] (0.00ns)   --->   "br label %58" [pool/pooling.cpp:20]   --->   Operation 1418 'br' <Predicate = (icmp_ln23_14)> <Delay = 0.00>

State 76 <SV = 19> <Delay = 11.7>
ST_76 : Operation 1419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1419 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1420 [1/2] (3.25ns)   --->   "%conv_1_out_load_14 = load float* %conv_1_out_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1420 'load' 'conv_1_out_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_76 : Operation 1421 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %conv_1_out_load_14 to i32" [pool/pooling.cpp:28]   --->   Operation 1421 'bitcast' 'bitcast_ln28_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_169 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1422 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 1423 'trunc' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %max_1_14 to i32" [pool/pooling.cpp:28]   --->   Operation 1424 'bitcast' 'bitcast_ln28_29' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_170 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1425 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 1426 'trunc' 'trunc_ln28_29' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1427 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_169, -1" [pool/pooling.cpp:28]   --->   Operation 1427 'icmp' 'icmp_ln28_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1428 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 1428 'icmp' 'icmp_ln28_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_29)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 1429 'or' 'or_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1430 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_170, -1" [pool/pooling.cpp:28]   --->   Operation 1430 'icmp' 'icmp_ln28_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1431 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 1431 'icmp' 'icmp_ln28_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_29)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 1432 'or' 'or_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_29)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %or_ln28_29" [pool/pooling.cpp:28]   --->   Operation 1433 'and' 'and_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1434 [1/1] (6.78ns)   --->   "%tmp_171 = fcmp ogt float %conv_1_out_load_14, %max_1_14" [pool/pooling.cpp:28]   --->   Operation 1434 'fcmp' 'tmp_171' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1435 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_29 = and i1 %and_ln28_28, %tmp_171" [pool/pooling.cpp:28]   --->   Operation 1435 'and' 'and_ln28_29' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1436 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_29, float %conv_1_out_load_14, float %max_1_14" [pool/pooling.cpp:28]   --->   Operation 1436 'select' 'select_ln28_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 1437 [1/1] (0.00ns)   --->   "br label %59" [pool/pooling.cpp:23]   --->   Operation 1437 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 16> <Delay = 1.91>
ST_77 : Operation 1438 [1/1] (0.00ns)   --->   "%r_0_15 = phi i4 [ 0, %Filter_Loop14 ], [ %add_ln13_15, %Row_Loop_end15 ]" [pool/pooling.cpp:13]   --->   Operation 1438 'phi' 'r_0_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1439 [1/1] (0.00ns)   --->   "%phi_mul29 = phi i8 [ 0, %Filter_Loop14 ], [ %add_ln13_47, %Row_Loop_end15 ]" [pool/pooling.cpp:13]   --->   Operation 1439 'phi' 'phi_mul29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1440 [1/1] (1.91ns)   --->   "%add_ln13_47 = add i8 %phi_mul29, 13" [pool/pooling.cpp:13]   --->   Operation 1440 'add' 'add_ln13_47' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1441 [1/1] (1.30ns)   --->   "%icmp_ln13_15 = icmp eq i4 %r_0_15, -3" [pool/pooling.cpp:13]   --->   Operation 1441 'icmp' 'icmp_ln13_15' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1442 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1442 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1443 [1/1] (1.73ns)   --->   "%add_ln13_15 = add i4 %r_0_15, 1" [pool/pooling.cpp:13]   --->   Operation 1443 'add' 'add_ln13_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1444 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_15, label %Filter_Loop15, label %Row_Loop_begin15" [pool/pooling.cpp:13]   --->   Operation 1444 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1445 'specloopname' <Predicate = (!icmp_ln13_15)> <Delay = 0.00>
ST_77 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1446 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln13_15)> <Delay = 0.00>
ST_77 : Operation 1447 [1/1] (0.00ns)   --->   "%shl_ln25_14 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_15, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1447 'bitconcatenate' 'shl_ln25_14' <Predicate = (!icmp_ln13_15)> <Delay = 0.00>
ST_77 : Operation 1448 [1/1] (1.76ns)   --->   "br label %61" [pool/pooling.cpp:16]   --->   Operation 1448 'br' <Predicate = (!icmp_ln13_15)> <Delay = 1.76>
ST_77 : Operation 1449 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_84) nounwind" [pool/pooling.cpp:38]   --->   Operation 1449 'specregionend' 'empty_123' <Predicate = (icmp_ln13_15)> <Delay = 0.00>
ST_77 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1450 'specregionbegin' 'tmp_88' <Predicate = (icmp_ln13_15)> <Delay = 0.00>
ST_77 : Operation 1451 [1/1] (1.76ns)   --->   "br label %64" [pool/pooling.cpp:13]   --->   Operation 1451 'br' <Predicate = (icmp_ln13_15)> <Delay = 1.76>

State 78 <SV = 17> <Delay = 1.76>
ST_78 : Operation 1452 [1/1] (0.00ns)   --->   "%c_0_15 = phi i4 [ 0, %Row_Loop_begin15 ], [ %add_ln16_15, %Col_Loop_end15 ]" [pool/pooling.cpp:16]   --->   Operation 1452 'phi' 'c_0_15' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1453 [1/1] (1.30ns)   --->   "%icmp_ln16_15 = icmp eq i4 %c_0_15, -3" [pool/pooling.cpp:16]   --->   Operation 1453 'icmp' 'icmp_ln16_15' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1454 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1454 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1455 [1/1] (1.73ns)   --->   "%add_ln16_15 = add i4 %c_0_15, 1" [pool/pooling.cpp:16]   --->   Operation 1455 'add' 'add_ln16_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1456 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_15, label %Row_Loop_end15, label %Col_Loop_begin15" [pool/pooling.cpp:16]   --->   Operation 1456 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1457 'specloopname' <Predicate = (!icmp_ln16_15)> <Delay = 0.00>
ST_78 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1458 'specregionbegin' 'tmp_94' <Predicate = (!icmp_ln16_15)> <Delay = 0.00>
ST_78 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln26_14 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_15, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1459 'bitconcatenate' 'shl_ln26_14' <Predicate = (!icmp_ln16_15)> <Delay = 0.00>
ST_78 : Operation 1460 [1/1] (1.76ns)   --->   "br label %62" [pool/pooling.cpp:20]   --->   Operation 1460 'br' <Predicate = (!icmp_ln16_15)> <Delay = 1.76>
ST_78 : Operation 1461 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_89) nounwind" [pool/pooling.cpp:37]   --->   Operation 1461 'specregionend' 'empty_125' <Predicate = (icmp_ln16_15)> <Delay = 0.00>
ST_78 : Operation 1462 [1/1] (0.00ns)   --->   "br label %60" [pool/pooling.cpp:13]   --->   Operation 1462 'br' <Predicate = (icmp_ln16_15)> <Delay = 0.00>

State 79 <SV = 18> <Delay = 5.56>
ST_79 : Operation 1463 [1/1] (0.00ns)   --->   "%max_0_15 = phi float [ 0x3810000000000000, %Col_Loop_begin15 ], [ %max_1_15, %Pool_Row_Loop_end15 ]" [pool/pooling.cpp:28]   --->   Operation 1463 'phi' 'max_0_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1464 [1/1] (0.00ns)   --->   "%mpr_0_15 = phi i2 [ 0, %Col_Loop_begin15 ], [ %add_ln20_15, %Pool_Row_Loop_end15 ]" [pool/pooling.cpp:20]   --->   Operation 1464 'phi' 'mpr_0_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln20_15 = zext i2 %mpr_0_15 to i5" [pool/pooling.cpp:20]   --->   Operation 1465 'zext' 'zext_ln20_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1466 [1/1] (0.95ns)   --->   "%icmp_ln20_15 = icmp eq i2 %mpr_0_15, -2" [pool/pooling.cpp:20]   --->   Operation 1466 'icmp' 'icmp_ln20_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1467 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1467 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1468 [1/1] (1.56ns)   --->   "%add_ln20_15 = add i2 %mpr_0_15, 1" [pool/pooling.cpp:20]   --->   Operation 1468 'add' 'add_ln20_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1469 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_15, label %Col_Loop_end15, label %Pool_Row_Loop_begin15" [pool/pooling.cpp:20]   --->   Operation 1469 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1470 'specloopname' <Predicate = (!icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1471 'specregionbegin' 'tmp_99' <Predicate = (!icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1472 [1/1] (1.78ns)   --->   "%add_ln25_15 = add i5 %zext_ln20_15, %shl_ln25_14" [pool/pooling.cpp:25]   --->   Operation 1472 'add' 'add_ln25_15' <Predicate = (!icmp_ln20_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i5 %add_ln25_15 to i10" [pool/pooling.cpp:28]   --->   Operation 1473 'zext' 'zext_ln28_43' <Predicate = (!icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1474 [1/1] (3.78ns)   --->   "%mul_ln28_15 = mul i10 %zext_ln28_43, 26" [pool/pooling.cpp:28]   --->   Operation 1474 'mul' 'mul_ln28_15' <Predicate = (!icmp_ln20_15)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1475 [1/1] (1.76ns)   --->   "br label %63" [pool/pooling.cpp:23]   --->   Operation 1475 'br' <Predicate = (!icmp_ln20_15)> <Delay = 1.76>
ST_79 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i4 %c_0_15 to i8" [pool/pooling.cpp:35]   --->   Operation 1476 'zext' 'zext_ln35_30' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1477 [1/1] (1.91ns)   --->   "%add_ln35_15 = add i8 %phi_mul29, %zext_ln35_30" [pool/pooling.cpp:35]   --->   Operation 1477 'add' 'add_ln35_15' <Predicate = (icmp_ln20_15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_252 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_15, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1478 'bitconcatenate' 'tmp_252' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1479 [1/1] (0.00ns)   --->   "%or_ln35_44 = or i13 %tmp_252, 15" [pool/pooling.cpp:35]   --->   Operation 1479 'or' 'or_ln35_44' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1480 [1/1] (0.00ns)   --->   "%or_ln35_13 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_44)" [pool/pooling.cpp:35]   --->   Operation 1480 'bitconcatenate' 'or_ln35_13' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i14 %or_ln35_13 to i64" [pool/pooling.cpp:35]   --->   Operation 1481 'zext' 'zext_ln35_31' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1482 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_15 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_31" [pool/pooling.cpp:35]   --->   Operation 1482 'getelementptr' 'max_pool_1_out_addr_15' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1483 [1/1] (3.25ns)   --->   "store float %max_0_15, float* %max_pool_1_out_addr_15, align 4" [pool/pooling.cpp:35]   --->   Operation 1483 'store' <Predicate = (icmp_ln20_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_79 : Operation 1484 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_94) nounwind" [pool/pooling.cpp:36]   --->   Operation 1484 'specregionend' 'empty_127' <Predicate = (icmp_ln20_15)> <Delay = 0.00>
ST_79 : Operation 1485 [1/1] (0.00ns)   --->   "br label %61" [pool/pooling.cpp:16]   --->   Operation 1485 'br' <Predicate = (icmp_ln20_15)> <Delay = 0.00>

State 80 <SV = 19> <Delay = 6.76>
ST_80 : Operation 1486 [1/1] (0.00ns)   --->   "%max_1_15 = phi float [ %max_0_15, %Pool_Row_Loop_begin15 ], [ %select_ln28_15, %._crit_edge.15 ]" [pool/pooling.cpp:28]   --->   Operation 1486 'phi' 'max_1_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1487 [1/1] (0.00ns)   --->   "%mpc_0_15 = phi i2 [ 0, %Pool_Row_Loop_begin15 ], [ %add_ln23_15, %._crit_edge.15 ]" [pool/pooling.cpp:23]   --->   Operation 1487 'phi' 'mpc_0_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i2 %mpc_0_15 to i5" [pool/pooling.cpp:23]   --->   Operation 1488 'zext' 'zext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1489 [1/1] (0.95ns)   --->   "%icmp_ln23_15 = icmp eq i2 %mpc_0_15, -2" [pool/pooling.cpp:23]   --->   Operation 1489 'icmp' 'icmp_ln23_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1490 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1490 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1491 [1/1] (1.56ns)   --->   "%add_ln23_15 = add i2 %mpc_0_15, 1" [pool/pooling.cpp:23]   --->   Operation 1491 'add' 'add_ln23_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1492 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_15, label %Pool_Row_Loop_end15, label %._crit_edge.15" [pool/pooling.cpp:23]   --->   Operation 1492 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1493 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %shl_ln26_14, %zext_ln23_15" [pool/pooling.cpp:26]   --->   Operation 1493 'add' 'add_ln26_15' <Predicate = (!icmp_ln23_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i5 %add_ln26_15 to i10" [pool/pooling.cpp:28]   --->   Operation 1494 'zext' 'zext_ln28_47' <Predicate = (!icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1495 [1/1] (1.73ns)   --->   "%add_ln28_15 = add i10 %zext_ln28_47, %mul_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1495 'add' 'add_ln28_15' <Predicate = (!icmp_ln23_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_255 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_15, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1496 'bitconcatenate' 'tmp_255' <Predicate = (!icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1497 [1/1] (0.00ns)   --->   "%or_ln28_109 = or i15 %tmp_255, 15" [pool/pooling.cpp:28]   --->   Operation 1497 'or' 'or_ln28_109' <Predicate = (!icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1498 [1/1] (0.00ns)   --->   "%or_ln28_77 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_109)" [pool/pooling.cpp:28]   --->   Operation 1498 'bitconcatenate' 'or_ln28_77' <Predicate = (!icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln28_48 = zext i16 %or_ln28_77 to i64" [pool/pooling.cpp:28]   --->   Operation 1499 'zext' 'zext_ln28_48' <Predicate = (!icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1500 [1/1] (0.00ns)   --->   "%conv_1_out_addr_15 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1500 'getelementptr' 'conv_1_out_addr_15' <Predicate = (!icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1501 [2/2] (3.25ns)   --->   "%conv_1_out_load_15 = load float* %conv_1_out_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1501 'load' 'conv_1_out_load_15' <Predicate = (!icmp_ln23_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_80 : Operation 1502 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_99) nounwind" [pool/pooling.cpp:33]   --->   Operation 1502 'specregionend' 'empty_129' <Predicate = (icmp_ln23_15)> <Delay = 0.00>
ST_80 : Operation 1503 [1/1] (0.00ns)   --->   "br label %62" [pool/pooling.cpp:20]   --->   Operation 1503 'br' <Predicate = (icmp_ln23_15)> <Delay = 0.00>

State 81 <SV = 20> <Delay = 11.7>
ST_81 : Operation 1504 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1504 'specloopname' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1505 [1/2] (3.25ns)   --->   "%conv_1_out_load_15 = load float* %conv_1_out_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1505 'load' 'conv_1_out_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_81 : Operation 1506 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %conv_1_out_load_15 to i32" [pool/pooling.cpp:28]   --->   Operation 1506 'bitcast' 'bitcast_ln28_30' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_172 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1507 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1508 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 1508 'trunc' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1509 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %max_1_15 to i32" [pool/pooling.cpp:28]   --->   Operation 1509 'bitcast' 'bitcast_ln28_31' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_173 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1510 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 1511 'trunc' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1512 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_172, -1" [pool/pooling.cpp:28]   --->   Operation 1512 'icmp' 'icmp_ln28_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1513 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 1513 'icmp' 'icmp_ln28_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_31)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 1514 'or' 'or_ln28_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1515 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_173, -1" [pool/pooling.cpp:28]   --->   Operation 1515 'icmp' 'icmp_ln28_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1516 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 1516 'icmp' 'icmp_ln28_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_31)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 1517 'or' 'or_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_31)   --->   "%and_ln28_30 = and i1 %or_ln28_30, %or_ln28_31" [pool/pooling.cpp:28]   --->   Operation 1518 'and' 'and_ln28_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1519 [1/1] (6.78ns)   --->   "%tmp_174 = fcmp ogt float %conv_1_out_load_15, %max_1_15" [pool/pooling.cpp:28]   --->   Operation 1519 'fcmp' 'tmp_174' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1520 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_31 = and i1 %and_ln28_30, %tmp_174" [pool/pooling.cpp:28]   --->   Operation 1520 'and' 'and_ln28_31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1521 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_31, float %conv_1_out_load_15, float %max_1_15" [pool/pooling.cpp:28]   --->   Operation 1521 'select' 'select_ln28_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1522 [1/1] (0.00ns)   --->   "br label %63" [pool/pooling.cpp:23]   --->   Operation 1522 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 17> <Delay = 1.91>
ST_82 : Operation 1523 [1/1] (0.00ns)   --->   "%r_0_16 = phi i4 [ 0, %Filter_Loop15 ], [ %add_ln13_16, %Row_Loop_end16 ]" [pool/pooling.cpp:13]   --->   Operation 1523 'phi' 'r_0_16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1524 [1/1] (0.00ns)   --->   "%phi_mul31 = phi i8 [ 0, %Filter_Loop15 ], [ %add_ln13_48, %Row_Loop_end16 ]" [pool/pooling.cpp:13]   --->   Operation 1524 'phi' 'phi_mul31' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1525 [1/1] (1.91ns)   --->   "%add_ln13_48 = add i8 %phi_mul31, 13" [pool/pooling.cpp:13]   --->   Operation 1525 'add' 'add_ln13_48' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1526 [1/1] (1.30ns)   --->   "%icmp_ln13_16 = icmp eq i4 %r_0_16, -3" [pool/pooling.cpp:13]   --->   Operation 1526 'icmp' 'icmp_ln13_16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1527 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1527 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1528 [1/1] (1.73ns)   --->   "%add_ln13_16 = add i4 %r_0_16, 1" [pool/pooling.cpp:13]   --->   Operation 1528 'add' 'add_ln13_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1529 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_16, label %Filter_Loop16, label %Row_Loop_begin16" [pool/pooling.cpp:13]   --->   Operation 1529 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1530 'specloopname' <Predicate = (!icmp_ln13_16)> <Delay = 0.00>
ST_82 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1531 'specregionbegin' 'tmp_93' <Predicate = (!icmp_ln13_16)> <Delay = 0.00>
ST_82 : Operation 1532 [1/1] (0.00ns)   --->   "%shl_ln25_15 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_16, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1532 'bitconcatenate' 'shl_ln25_15' <Predicate = (!icmp_ln13_16)> <Delay = 0.00>
ST_82 : Operation 1533 [1/1] (1.76ns)   --->   "br label %65" [pool/pooling.cpp:16]   --->   Operation 1533 'br' <Predicate = (!icmp_ln13_16)> <Delay = 1.76>
ST_82 : Operation 1534 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_88) nounwind" [pool/pooling.cpp:38]   --->   Operation 1534 'specregionend' 'empty_131' <Predicate = (icmp_ln13_16)> <Delay = 0.00>
ST_82 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1535 'specregionbegin' 'tmp_92' <Predicate = (icmp_ln13_16)> <Delay = 0.00>
ST_82 : Operation 1536 [1/1] (1.76ns)   --->   "br label %68" [pool/pooling.cpp:13]   --->   Operation 1536 'br' <Predicate = (icmp_ln13_16)> <Delay = 1.76>

State 83 <SV = 18> <Delay = 1.76>
ST_83 : Operation 1537 [1/1] (0.00ns)   --->   "%c_0_16 = phi i4 [ 0, %Row_Loop_begin16 ], [ %add_ln16_16, %Col_Loop_end16 ]" [pool/pooling.cpp:16]   --->   Operation 1537 'phi' 'c_0_16' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1538 [1/1] (1.30ns)   --->   "%icmp_ln16_16 = icmp eq i4 %c_0_16, -3" [pool/pooling.cpp:16]   --->   Operation 1538 'icmp' 'icmp_ln16_16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1539 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1539 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1540 [1/1] (1.73ns)   --->   "%add_ln16_16 = add i4 %c_0_16, 1" [pool/pooling.cpp:16]   --->   Operation 1540 'add' 'add_ln16_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1541 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_16, label %Row_Loop_end16, label %Col_Loop_begin16" [pool/pooling.cpp:16]   --->   Operation 1541 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1542 'specloopname' <Predicate = (!icmp_ln16_16)> <Delay = 0.00>
ST_83 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1543 'specregionbegin' 'tmp_98' <Predicate = (!icmp_ln16_16)> <Delay = 0.00>
ST_83 : Operation 1544 [1/1] (0.00ns)   --->   "%shl_ln26_15 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_16, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1544 'bitconcatenate' 'shl_ln26_15' <Predicate = (!icmp_ln16_16)> <Delay = 0.00>
ST_83 : Operation 1545 [1/1] (1.76ns)   --->   "br label %66" [pool/pooling.cpp:20]   --->   Operation 1545 'br' <Predicate = (!icmp_ln16_16)> <Delay = 1.76>
ST_83 : Operation 1546 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_93) nounwind" [pool/pooling.cpp:37]   --->   Operation 1546 'specregionend' 'empty_133' <Predicate = (icmp_ln16_16)> <Delay = 0.00>
ST_83 : Operation 1547 [1/1] (0.00ns)   --->   "br label %64" [pool/pooling.cpp:13]   --->   Operation 1547 'br' <Predicate = (icmp_ln16_16)> <Delay = 0.00>

State 84 <SV = 19> <Delay = 5.56>
ST_84 : Operation 1548 [1/1] (0.00ns)   --->   "%max_0_16 = phi float [ 0x3810000000000000, %Col_Loop_begin16 ], [ %max_1_16, %Pool_Row_Loop_end16 ]" [pool/pooling.cpp:28]   --->   Operation 1548 'phi' 'max_0_16' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1549 [1/1] (0.00ns)   --->   "%mpr_0_16 = phi i2 [ 0, %Col_Loop_begin16 ], [ %add_ln20_16, %Pool_Row_Loop_end16 ]" [pool/pooling.cpp:20]   --->   Operation 1549 'phi' 'mpr_0_16' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln20_16 = zext i2 %mpr_0_16 to i5" [pool/pooling.cpp:20]   --->   Operation 1550 'zext' 'zext_ln20_16' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1551 [1/1] (0.95ns)   --->   "%icmp_ln20_16 = icmp eq i2 %mpr_0_16, -2" [pool/pooling.cpp:20]   --->   Operation 1551 'icmp' 'icmp_ln20_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1552 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1552 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1553 [1/1] (1.56ns)   --->   "%add_ln20_16 = add i2 %mpr_0_16, 1" [pool/pooling.cpp:20]   --->   Operation 1553 'add' 'add_ln20_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_16, label %Col_Loop_end16, label %Pool_Row_Loop_begin16" [pool/pooling.cpp:20]   --->   Operation 1554 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1555 'specloopname' <Predicate = (!icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1556 'specregionbegin' 'tmp_103' <Predicate = (!icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1557 [1/1] (1.78ns)   --->   "%add_ln25_16 = add i5 %zext_ln20_16, %shl_ln25_15" [pool/pooling.cpp:25]   --->   Operation 1557 'add' 'add_ln25_16' <Predicate = (!icmp_ln20_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i5 %add_ln25_16 to i10" [pool/pooling.cpp:28]   --->   Operation 1558 'zext' 'zext_ln28_46' <Predicate = (!icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1559 [1/1] (3.78ns)   --->   "%mul_ln28_16 = mul i10 %zext_ln28_46, 26" [pool/pooling.cpp:28]   --->   Operation 1559 'mul' 'mul_ln28_16' <Predicate = (!icmp_ln20_16)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1560 [1/1] (1.76ns)   --->   "br label %67" [pool/pooling.cpp:23]   --->   Operation 1560 'br' <Predicate = (!icmp_ln20_16)> <Delay = 1.76>
ST_84 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i4 %c_0_16 to i8" [pool/pooling.cpp:35]   --->   Operation 1561 'zext' 'zext_ln35_32' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1562 [1/1] (1.91ns)   --->   "%add_ln35_16 = add i8 %phi_mul31, %zext_ln35_32" [pool/pooling.cpp:35]   --->   Operation 1562 'add' 'add_ln35_16' <Predicate = (icmp_ln20_16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_254 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_16, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1563 'bitconcatenate' 'tmp_254' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1564 [1/1] (0.00ns)   --->   "%or_ln35_45 = or i13 %tmp_254, 16" [pool/pooling.cpp:35]   --->   Operation 1564 'or' 'or_ln35_45' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1565 [1/1] (0.00ns)   --->   "%or_ln35_14 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_45)" [pool/pooling.cpp:35]   --->   Operation 1565 'bitconcatenate' 'or_ln35_14' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i14 %or_ln35_14 to i64" [pool/pooling.cpp:35]   --->   Operation 1566 'zext' 'zext_ln35_33' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1567 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_16 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_33" [pool/pooling.cpp:35]   --->   Operation 1567 'getelementptr' 'max_pool_1_out_addr_16' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1568 [1/1] (3.25ns)   --->   "store float %max_0_16, float* %max_pool_1_out_addr_16, align 4" [pool/pooling.cpp:35]   --->   Operation 1568 'store' <Predicate = (icmp_ln20_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_84 : Operation 1569 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_98) nounwind" [pool/pooling.cpp:36]   --->   Operation 1569 'specregionend' 'empty_135' <Predicate = (icmp_ln20_16)> <Delay = 0.00>
ST_84 : Operation 1570 [1/1] (0.00ns)   --->   "br label %65" [pool/pooling.cpp:16]   --->   Operation 1570 'br' <Predicate = (icmp_ln20_16)> <Delay = 0.00>

State 85 <SV = 20> <Delay = 6.76>
ST_85 : Operation 1571 [1/1] (0.00ns)   --->   "%max_1_16 = phi float [ %max_0_16, %Pool_Row_Loop_begin16 ], [ %select_ln28_16, %._crit_edge.16 ]" [pool/pooling.cpp:28]   --->   Operation 1571 'phi' 'max_1_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1572 [1/1] (0.00ns)   --->   "%mpc_0_16 = phi i2 [ 0, %Pool_Row_Loop_begin16 ], [ %add_ln23_16, %._crit_edge.16 ]" [pool/pooling.cpp:23]   --->   Operation 1572 'phi' 'mpc_0_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i2 %mpc_0_16 to i5" [pool/pooling.cpp:23]   --->   Operation 1573 'zext' 'zext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1574 [1/1] (0.95ns)   --->   "%icmp_ln23_16 = icmp eq i2 %mpc_0_16, -2" [pool/pooling.cpp:23]   --->   Operation 1574 'icmp' 'icmp_ln23_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1575 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1575 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1576 [1/1] (1.56ns)   --->   "%add_ln23_16 = add i2 %mpc_0_16, 1" [pool/pooling.cpp:23]   --->   Operation 1576 'add' 'add_ln23_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1577 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_16, label %Pool_Row_Loop_end16, label %._crit_edge.16" [pool/pooling.cpp:23]   --->   Operation 1577 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1578 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %shl_ln26_15, %zext_ln23_16" [pool/pooling.cpp:26]   --->   Operation 1578 'add' 'add_ln26_16' <Predicate = (!icmp_ln23_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i5 %add_ln26_16 to i10" [pool/pooling.cpp:28]   --->   Operation 1579 'zext' 'zext_ln28_50' <Predicate = (!icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1580 [1/1] (1.73ns)   --->   "%add_ln28_16 = add i10 %zext_ln28_50, %mul_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1580 'add' 'add_ln28_16' <Predicate = (!icmp_ln23_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_257 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_16, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1581 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1582 [1/1] (0.00ns)   --->   "%or_ln28_110 = or i15 %tmp_257, 16" [pool/pooling.cpp:28]   --->   Operation 1582 'or' 'or_ln28_110' <Predicate = (!icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1583 [1/1] (0.00ns)   --->   "%or_ln28_78 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_110)" [pool/pooling.cpp:28]   --->   Operation 1583 'bitconcatenate' 'or_ln28_78' <Predicate = (!icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln28_51 = zext i16 %or_ln28_78 to i64" [pool/pooling.cpp:28]   --->   Operation 1584 'zext' 'zext_ln28_51' <Predicate = (!icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1585 [1/1] (0.00ns)   --->   "%conv_1_out_addr_16 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_51" [pool/pooling.cpp:28]   --->   Operation 1585 'getelementptr' 'conv_1_out_addr_16' <Predicate = (!icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1586 [2/2] (3.25ns)   --->   "%conv_1_out_load_16 = load float* %conv_1_out_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1586 'load' 'conv_1_out_load_16' <Predicate = (!icmp_ln23_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_85 : Operation 1587 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_103) nounwind" [pool/pooling.cpp:33]   --->   Operation 1587 'specregionend' 'empty_137' <Predicate = (icmp_ln23_16)> <Delay = 0.00>
ST_85 : Operation 1588 [1/1] (0.00ns)   --->   "br label %66" [pool/pooling.cpp:20]   --->   Operation 1588 'br' <Predicate = (icmp_ln23_16)> <Delay = 0.00>

State 86 <SV = 21> <Delay = 11.7>
ST_86 : Operation 1589 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1589 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1590 [1/2] (3.25ns)   --->   "%conv_1_out_load_16 = load float* %conv_1_out_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1590 'load' 'conv_1_out_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_86 : Operation 1591 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %conv_1_out_load_16 to i32" [pool/pooling.cpp:28]   --->   Operation 1591 'bitcast' 'bitcast_ln28_32' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1592 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 1593 'trunc' 'trunc_ln28_32' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1594 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %max_1_16 to i32" [pool/pooling.cpp:28]   --->   Operation 1594 'bitcast' 'bitcast_ln28_33' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_176 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1595 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 1596 'trunc' 'trunc_ln28_33' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1597 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_175, -1" [pool/pooling.cpp:28]   --->   Operation 1597 'icmp' 'icmp_ln28_64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1598 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 1598 'icmp' 'icmp_ln28_65' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_33)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 1599 'or' 'or_ln28_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1600 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_176, -1" [pool/pooling.cpp:28]   --->   Operation 1600 'icmp' 'icmp_ln28_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1601 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 1601 'icmp' 'icmp_ln28_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_33)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 1602 'or' 'or_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_33)   --->   "%and_ln28_32 = and i1 %or_ln28_32, %or_ln28_33" [pool/pooling.cpp:28]   --->   Operation 1603 'and' 'and_ln28_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1604 [1/1] (6.78ns)   --->   "%tmp_177 = fcmp ogt float %conv_1_out_load_16, %max_1_16" [pool/pooling.cpp:28]   --->   Operation 1604 'fcmp' 'tmp_177' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1605 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_33 = and i1 %and_ln28_32, %tmp_177" [pool/pooling.cpp:28]   --->   Operation 1605 'and' 'and_ln28_33' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1606 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_33, float %conv_1_out_load_16, float %max_1_16" [pool/pooling.cpp:28]   --->   Operation 1606 'select' 'select_ln28_16' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 1607 [1/1] (0.00ns)   --->   "br label %67" [pool/pooling.cpp:23]   --->   Operation 1607 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 18> <Delay = 1.91>
ST_87 : Operation 1608 [1/1] (0.00ns)   --->   "%r_0_17 = phi i4 [ 0, %Filter_Loop16 ], [ %add_ln13_17, %Row_Loop_end17 ]" [pool/pooling.cpp:13]   --->   Operation 1608 'phi' 'r_0_17' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1609 [1/1] (0.00ns)   --->   "%phi_mul33 = phi i8 [ 0, %Filter_Loop16 ], [ %add_ln13_49, %Row_Loop_end17 ]" [pool/pooling.cpp:13]   --->   Operation 1609 'phi' 'phi_mul33' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1610 [1/1] (1.91ns)   --->   "%add_ln13_49 = add i8 %phi_mul33, 13" [pool/pooling.cpp:13]   --->   Operation 1610 'add' 'add_ln13_49' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1611 [1/1] (1.30ns)   --->   "%icmp_ln13_17 = icmp eq i4 %r_0_17, -3" [pool/pooling.cpp:13]   --->   Operation 1611 'icmp' 'icmp_ln13_17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1612 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1612 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1613 [1/1] (1.73ns)   --->   "%add_ln13_17 = add i4 %r_0_17, 1" [pool/pooling.cpp:13]   --->   Operation 1613 'add' 'add_ln13_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1614 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_17, label %Filter_Loop17, label %Row_Loop_begin17" [pool/pooling.cpp:13]   --->   Operation 1614 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1615 'specloopname' <Predicate = (!icmp_ln13_17)> <Delay = 0.00>
ST_87 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1616 'specregionbegin' 'tmp_97' <Predicate = (!icmp_ln13_17)> <Delay = 0.00>
ST_87 : Operation 1617 [1/1] (0.00ns)   --->   "%shl_ln25_16 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_17, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1617 'bitconcatenate' 'shl_ln25_16' <Predicate = (!icmp_ln13_17)> <Delay = 0.00>
ST_87 : Operation 1618 [1/1] (1.76ns)   --->   "br label %69" [pool/pooling.cpp:16]   --->   Operation 1618 'br' <Predicate = (!icmp_ln13_17)> <Delay = 1.76>
ST_87 : Operation 1619 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_92) nounwind" [pool/pooling.cpp:38]   --->   Operation 1619 'specregionend' 'empty_139' <Predicate = (icmp_ln13_17)> <Delay = 0.00>
ST_87 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1620 'specregionbegin' 'tmp_96' <Predicate = (icmp_ln13_17)> <Delay = 0.00>
ST_87 : Operation 1621 [1/1] (1.76ns)   --->   "br label %72" [pool/pooling.cpp:13]   --->   Operation 1621 'br' <Predicate = (icmp_ln13_17)> <Delay = 1.76>

State 88 <SV = 19> <Delay = 1.76>
ST_88 : Operation 1622 [1/1] (0.00ns)   --->   "%c_0_17 = phi i4 [ 0, %Row_Loop_begin17 ], [ %add_ln16_17, %Col_Loop_end17 ]" [pool/pooling.cpp:16]   --->   Operation 1622 'phi' 'c_0_17' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1623 [1/1] (1.30ns)   --->   "%icmp_ln16_17 = icmp eq i4 %c_0_17, -3" [pool/pooling.cpp:16]   --->   Operation 1623 'icmp' 'icmp_ln16_17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1624 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1624 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1625 [1/1] (1.73ns)   --->   "%add_ln16_17 = add i4 %c_0_17, 1" [pool/pooling.cpp:16]   --->   Operation 1625 'add' 'add_ln16_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1626 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_17, label %Row_Loop_end17, label %Col_Loop_begin17" [pool/pooling.cpp:16]   --->   Operation 1626 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1627 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1627 'specloopname' <Predicate = (!icmp_ln16_17)> <Delay = 0.00>
ST_88 : Operation 1628 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1628 'specregionbegin' 'tmp_102' <Predicate = (!icmp_ln16_17)> <Delay = 0.00>
ST_88 : Operation 1629 [1/1] (0.00ns)   --->   "%shl_ln26_16 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_17, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1629 'bitconcatenate' 'shl_ln26_16' <Predicate = (!icmp_ln16_17)> <Delay = 0.00>
ST_88 : Operation 1630 [1/1] (1.76ns)   --->   "br label %70" [pool/pooling.cpp:20]   --->   Operation 1630 'br' <Predicate = (!icmp_ln16_17)> <Delay = 1.76>
ST_88 : Operation 1631 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_97) nounwind" [pool/pooling.cpp:37]   --->   Operation 1631 'specregionend' 'empty_141' <Predicate = (icmp_ln16_17)> <Delay = 0.00>
ST_88 : Operation 1632 [1/1] (0.00ns)   --->   "br label %68" [pool/pooling.cpp:13]   --->   Operation 1632 'br' <Predicate = (icmp_ln16_17)> <Delay = 0.00>

State 89 <SV = 20> <Delay = 5.56>
ST_89 : Operation 1633 [1/1] (0.00ns)   --->   "%max_0_17 = phi float [ 0x3810000000000000, %Col_Loop_begin17 ], [ %max_1_17, %Pool_Row_Loop_end17 ]" [pool/pooling.cpp:28]   --->   Operation 1633 'phi' 'max_0_17' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1634 [1/1] (0.00ns)   --->   "%mpr_0_17 = phi i2 [ 0, %Col_Loop_begin17 ], [ %add_ln20_17, %Pool_Row_Loop_end17 ]" [pool/pooling.cpp:20]   --->   Operation 1634 'phi' 'mpr_0_17' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln20_17 = zext i2 %mpr_0_17 to i5" [pool/pooling.cpp:20]   --->   Operation 1635 'zext' 'zext_ln20_17' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1636 [1/1] (0.95ns)   --->   "%icmp_ln20_17 = icmp eq i2 %mpr_0_17, -2" [pool/pooling.cpp:20]   --->   Operation 1636 'icmp' 'icmp_ln20_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1637 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1637 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1638 [1/1] (1.56ns)   --->   "%add_ln20_17 = add i2 %mpr_0_17, 1" [pool/pooling.cpp:20]   --->   Operation 1638 'add' 'add_ln20_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1639 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_17, label %Col_Loop_end17, label %Pool_Row_Loop_begin17" [pool/pooling.cpp:20]   --->   Operation 1639 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1640 'specloopname' <Predicate = (!icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1641 'specregionbegin' 'tmp_107' <Predicate = (!icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1642 [1/1] (1.78ns)   --->   "%add_ln25_17 = add i5 %zext_ln20_17, %shl_ln25_16" [pool/pooling.cpp:25]   --->   Operation 1642 'add' 'add_ln25_17' <Predicate = (!icmp_ln20_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i5 %add_ln25_17 to i10" [pool/pooling.cpp:28]   --->   Operation 1643 'zext' 'zext_ln28_49' <Predicate = (!icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1644 [1/1] (3.78ns)   --->   "%mul_ln28_17 = mul i10 %zext_ln28_49, 26" [pool/pooling.cpp:28]   --->   Operation 1644 'mul' 'mul_ln28_17' <Predicate = (!icmp_ln20_17)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1645 [1/1] (1.76ns)   --->   "br label %71" [pool/pooling.cpp:23]   --->   Operation 1645 'br' <Predicate = (!icmp_ln20_17)> <Delay = 1.76>
ST_89 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i4 %c_0_17 to i8" [pool/pooling.cpp:35]   --->   Operation 1646 'zext' 'zext_ln35_34' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1647 [1/1] (1.91ns)   --->   "%add_ln35_17 = add i8 %phi_mul33, %zext_ln35_34" [pool/pooling.cpp:35]   --->   Operation 1647 'add' 'add_ln35_17' <Predicate = (icmp_ln20_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_256 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_17, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1648 'bitconcatenate' 'tmp_256' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1649 [1/1] (0.00ns)   --->   "%or_ln35_46 = or i13 %tmp_256, 17" [pool/pooling.cpp:35]   --->   Operation 1649 'or' 'or_ln35_46' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1650 [1/1] (0.00ns)   --->   "%or_ln35_15 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_46)" [pool/pooling.cpp:35]   --->   Operation 1650 'bitconcatenate' 'or_ln35_15' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i14 %or_ln35_15 to i64" [pool/pooling.cpp:35]   --->   Operation 1651 'zext' 'zext_ln35_35' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1652 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_17 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_35" [pool/pooling.cpp:35]   --->   Operation 1652 'getelementptr' 'max_pool_1_out_addr_17' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1653 [1/1] (3.25ns)   --->   "store float %max_0_17, float* %max_pool_1_out_addr_17, align 4" [pool/pooling.cpp:35]   --->   Operation 1653 'store' <Predicate = (icmp_ln20_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_89 : Operation 1654 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_102) nounwind" [pool/pooling.cpp:36]   --->   Operation 1654 'specregionend' 'empty_143' <Predicate = (icmp_ln20_17)> <Delay = 0.00>
ST_89 : Operation 1655 [1/1] (0.00ns)   --->   "br label %69" [pool/pooling.cpp:16]   --->   Operation 1655 'br' <Predicate = (icmp_ln20_17)> <Delay = 0.00>

State 90 <SV = 21> <Delay = 6.76>
ST_90 : Operation 1656 [1/1] (0.00ns)   --->   "%max_1_17 = phi float [ %max_0_17, %Pool_Row_Loop_begin17 ], [ %select_ln28_17, %._crit_edge.17 ]" [pool/pooling.cpp:28]   --->   Operation 1656 'phi' 'max_1_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1657 [1/1] (0.00ns)   --->   "%mpc_0_17 = phi i2 [ 0, %Pool_Row_Loop_begin17 ], [ %add_ln23_17, %._crit_edge.17 ]" [pool/pooling.cpp:23]   --->   Operation 1657 'phi' 'mpc_0_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i2 %mpc_0_17 to i5" [pool/pooling.cpp:23]   --->   Operation 1658 'zext' 'zext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1659 [1/1] (0.95ns)   --->   "%icmp_ln23_17 = icmp eq i2 %mpc_0_17, -2" [pool/pooling.cpp:23]   --->   Operation 1659 'icmp' 'icmp_ln23_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1660 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1660 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1661 [1/1] (1.56ns)   --->   "%add_ln23_17 = add i2 %mpc_0_17, 1" [pool/pooling.cpp:23]   --->   Operation 1661 'add' 'add_ln23_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1662 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_17, label %Pool_Row_Loop_end17, label %._crit_edge.17" [pool/pooling.cpp:23]   --->   Operation 1662 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1663 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %shl_ln26_16, %zext_ln23_17" [pool/pooling.cpp:26]   --->   Operation 1663 'add' 'add_ln26_17' <Predicate = (!icmp_ln23_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i5 %add_ln26_17 to i10" [pool/pooling.cpp:28]   --->   Operation 1664 'zext' 'zext_ln28_53' <Predicate = (!icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1665 [1/1] (1.73ns)   --->   "%add_ln28_17 = add i10 %zext_ln28_53, %mul_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1665 'add' 'add_ln28_17' <Predicate = (!icmp_ln23_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_259 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_17, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1666 'bitconcatenate' 'tmp_259' <Predicate = (!icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1667 [1/1] (0.00ns)   --->   "%or_ln28_111 = or i15 %tmp_259, 17" [pool/pooling.cpp:28]   --->   Operation 1667 'or' 'or_ln28_111' <Predicate = (!icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1668 [1/1] (0.00ns)   --->   "%or_ln28_79 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_111)" [pool/pooling.cpp:28]   --->   Operation 1668 'bitconcatenate' 'or_ln28_79' <Predicate = (!icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i16 %or_ln28_79 to i64" [pool/pooling.cpp:28]   --->   Operation 1669 'zext' 'zext_ln28_54' <Predicate = (!icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1670 [1/1] (0.00ns)   --->   "%conv_1_out_addr_17 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_54" [pool/pooling.cpp:28]   --->   Operation 1670 'getelementptr' 'conv_1_out_addr_17' <Predicate = (!icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1671 [2/2] (3.25ns)   --->   "%conv_1_out_load_17 = load float* %conv_1_out_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1671 'load' 'conv_1_out_load_17' <Predicate = (!icmp_ln23_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_90 : Operation 1672 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_107) nounwind" [pool/pooling.cpp:33]   --->   Operation 1672 'specregionend' 'empty_145' <Predicate = (icmp_ln23_17)> <Delay = 0.00>
ST_90 : Operation 1673 [1/1] (0.00ns)   --->   "br label %70" [pool/pooling.cpp:20]   --->   Operation 1673 'br' <Predicate = (icmp_ln23_17)> <Delay = 0.00>

State 91 <SV = 22> <Delay = 11.7>
ST_91 : Operation 1674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1674 'specloopname' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1675 [1/2] (3.25ns)   --->   "%conv_1_out_load_17 = load float* %conv_1_out_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1675 'load' 'conv_1_out_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_91 : Operation 1676 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %conv_1_out_load_17 to i32" [pool/pooling.cpp:28]   --->   Operation 1676 'bitcast' 'bitcast_ln28_34' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_178 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1677 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 1678 'trunc' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1679 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %max_1_17 to i32" [pool/pooling.cpp:28]   --->   Operation 1679 'bitcast' 'bitcast_ln28_35' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1680 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1681 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 1681 'trunc' 'trunc_ln28_35' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1682 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_178, -1" [pool/pooling.cpp:28]   --->   Operation 1682 'icmp' 'icmp_ln28_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1683 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 1683 'icmp' 'icmp_ln28_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_35)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 1684 'or' 'or_ln28_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1685 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_179, -1" [pool/pooling.cpp:28]   --->   Operation 1685 'icmp' 'icmp_ln28_70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1686 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 1686 'icmp' 'icmp_ln28_71' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_35)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 1687 'or' 'or_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_35)   --->   "%and_ln28_34 = and i1 %or_ln28_34, %or_ln28_35" [pool/pooling.cpp:28]   --->   Operation 1688 'and' 'and_ln28_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1689 [1/1] (6.78ns)   --->   "%tmp_180 = fcmp ogt float %conv_1_out_load_17, %max_1_17" [pool/pooling.cpp:28]   --->   Operation 1689 'fcmp' 'tmp_180' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1690 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_35 = and i1 %and_ln28_34, %tmp_180" [pool/pooling.cpp:28]   --->   Operation 1690 'and' 'and_ln28_35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1691 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_35, float %conv_1_out_load_17, float %max_1_17" [pool/pooling.cpp:28]   --->   Operation 1691 'select' 'select_ln28_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1692 [1/1] (0.00ns)   --->   "br label %71" [pool/pooling.cpp:23]   --->   Operation 1692 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 19> <Delay = 1.91>
ST_92 : Operation 1693 [1/1] (0.00ns)   --->   "%r_0_18 = phi i4 [ 0, %Filter_Loop17 ], [ %add_ln13_18, %Row_Loop_end18 ]" [pool/pooling.cpp:13]   --->   Operation 1693 'phi' 'r_0_18' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1694 [1/1] (0.00ns)   --->   "%phi_mul35 = phi i8 [ 0, %Filter_Loop17 ], [ %add_ln13_50, %Row_Loop_end18 ]" [pool/pooling.cpp:13]   --->   Operation 1694 'phi' 'phi_mul35' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1695 [1/1] (1.91ns)   --->   "%add_ln13_50 = add i8 %phi_mul35, 13" [pool/pooling.cpp:13]   --->   Operation 1695 'add' 'add_ln13_50' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1696 [1/1] (1.30ns)   --->   "%icmp_ln13_18 = icmp eq i4 %r_0_18, -3" [pool/pooling.cpp:13]   --->   Operation 1696 'icmp' 'icmp_ln13_18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1697 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1697 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1698 [1/1] (1.73ns)   --->   "%add_ln13_18 = add i4 %r_0_18, 1" [pool/pooling.cpp:13]   --->   Operation 1698 'add' 'add_ln13_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1699 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_18, label %Filter_Loop18, label %Row_Loop_begin18" [pool/pooling.cpp:13]   --->   Operation 1699 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1700 'specloopname' <Predicate = (!icmp_ln13_18)> <Delay = 0.00>
ST_92 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1701 'specregionbegin' 'tmp_101' <Predicate = (!icmp_ln13_18)> <Delay = 0.00>
ST_92 : Operation 1702 [1/1] (0.00ns)   --->   "%shl_ln25_17 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_18, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1702 'bitconcatenate' 'shl_ln25_17' <Predicate = (!icmp_ln13_18)> <Delay = 0.00>
ST_92 : Operation 1703 [1/1] (1.76ns)   --->   "br label %73" [pool/pooling.cpp:16]   --->   Operation 1703 'br' <Predicate = (!icmp_ln13_18)> <Delay = 1.76>
ST_92 : Operation 1704 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_96) nounwind" [pool/pooling.cpp:38]   --->   Operation 1704 'specregionend' 'empty_147' <Predicate = (icmp_ln13_18)> <Delay = 0.00>
ST_92 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1705 'specregionbegin' 'tmp_100' <Predicate = (icmp_ln13_18)> <Delay = 0.00>
ST_92 : Operation 1706 [1/1] (1.76ns)   --->   "br label %76" [pool/pooling.cpp:13]   --->   Operation 1706 'br' <Predicate = (icmp_ln13_18)> <Delay = 1.76>

State 93 <SV = 20> <Delay = 1.76>
ST_93 : Operation 1707 [1/1] (0.00ns)   --->   "%c_0_18 = phi i4 [ 0, %Row_Loop_begin18 ], [ %add_ln16_18, %Col_Loop_end18 ]" [pool/pooling.cpp:16]   --->   Operation 1707 'phi' 'c_0_18' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1708 [1/1] (1.30ns)   --->   "%icmp_ln16_18 = icmp eq i4 %c_0_18, -3" [pool/pooling.cpp:16]   --->   Operation 1708 'icmp' 'icmp_ln16_18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1709 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1709 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1710 [1/1] (1.73ns)   --->   "%add_ln16_18 = add i4 %c_0_18, 1" [pool/pooling.cpp:16]   --->   Operation 1710 'add' 'add_ln16_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1711 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_18, label %Row_Loop_end18, label %Col_Loop_begin18" [pool/pooling.cpp:16]   --->   Operation 1711 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1712 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1712 'specloopname' <Predicate = (!icmp_ln16_18)> <Delay = 0.00>
ST_93 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1713 'specregionbegin' 'tmp_106' <Predicate = (!icmp_ln16_18)> <Delay = 0.00>
ST_93 : Operation 1714 [1/1] (0.00ns)   --->   "%shl_ln26_17 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_18, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1714 'bitconcatenate' 'shl_ln26_17' <Predicate = (!icmp_ln16_18)> <Delay = 0.00>
ST_93 : Operation 1715 [1/1] (1.76ns)   --->   "br label %74" [pool/pooling.cpp:20]   --->   Operation 1715 'br' <Predicate = (!icmp_ln16_18)> <Delay = 1.76>
ST_93 : Operation 1716 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_101) nounwind" [pool/pooling.cpp:37]   --->   Operation 1716 'specregionend' 'empty_149' <Predicate = (icmp_ln16_18)> <Delay = 0.00>
ST_93 : Operation 1717 [1/1] (0.00ns)   --->   "br label %72" [pool/pooling.cpp:13]   --->   Operation 1717 'br' <Predicate = (icmp_ln16_18)> <Delay = 0.00>

State 94 <SV = 21> <Delay = 5.56>
ST_94 : Operation 1718 [1/1] (0.00ns)   --->   "%max_0_18 = phi float [ 0x3810000000000000, %Col_Loop_begin18 ], [ %max_1_18, %Pool_Row_Loop_end18 ]" [pool/pooling.cpp:28]   --->   Operation 1718 'phi' 'max_0_18' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1719 [1/1] (0.00ns)   --->   "%mpr_0_18 = phi i2 [ 0, %Col_Loop_begin18 ], [ %add_ln20_18, %Pool_Row_Loop_end18 ]" [pool/pooling.cpp:20]   --->   Operation 1719 'phi' 'mpr_0_18' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln20_18 = zext i2 %mpr_0_18 to i5" [pool/pooling.cpp:20]   --->   Operation 1720 'zext' 'zext_ln20_18' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1721 [1/1] (0.95ns)   --->   "%icmp_ln20_18 = icmp eq i2 %mpr_0_18, -2" [pool/pooling.cpp:20]   --->   Operation 1721 'icmp' 'icmp_ln20_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1722 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1722 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1723 [1/1] (1.56ns)   --->   "%add_ln20_18 = add i2 %mpr_0_18, 1" [pool/pooling.cpp:20]   --->   Operation 1723 'add' 'add_ln20_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1724 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_18, label %Col_Loop_end18, label %Pool_Row_Loop_begin18" [pool/pooling.cpp:20]   --->   Operation 1724 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1725 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1725 'specloopname' <Predicate = (!icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1726 'specregionbegin' 'tmp_111' <Predicate = (!icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1727 [1/1] (1.78ns)   --->   "%add_ln25_18 = add i5 %zext_ln20_18, %shl_ln25_17" [pool/pooling.cpp:25]   --->   Operation 1727 'add' 'add_ln25_18' <Predicate = (!icmp_ln20_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i5 %add_ln25_18 to i10" [pool/pooling.cpp:28]   --->   Operation 1728 'zext' 'zext_ln28_52' <Predicate = (!icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1729 [1/1] (3.78ns)   --->   "%mul_ln28_18 = mul i10 %zext_ln28_52, 26" [pool/pooling.cpp:28]   --->   Operation 1729 'mul' 'mul_ln28_18' <Predicate = (!icmp_ln20_18)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1730 [1/1] (1.76ns)   --->   "br label %75" [pool/pooling.cpp:23]   --->   Operation 1730 'br' <Predicate = (!icmp_ln20_18)> <Delay = 1.76>
ST_94 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i4 %c_0_18 to i8" [pool/pooling.cpp:35]   --->   Operation 1731 'zext' 'zext_ln35_36' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1732 [1/1] (1.91ns)   --->   "%add_ln35_18 = add i8 %phi_mul35, %zext_ln35_36" [pool/pooling.cpp:35]   --->   Operation 1732 'add' 'add_ln35_18' <Predicate = (icmp_ln20_18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_258 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_18, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1733 'bitconcatenate' 'tmp_258' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1734 [1/1] (0.00ns)   --->   "%or_ln35_47 = or i13 %tmp_258, 18" [pool/pooling.cpp:35]   --->   Operation 1734 'or' 'or_ln35_47' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1735 [1/1] (0.00ns)   --->   "%or_ln35_16 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_47)" [pool/pooling.cpp:35]   --->   Operation 1735 'bitconcatenate' 'or_ln35_16' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i14 %or_ln35_16 to i64" [pool/pooling.cpp:35]   --->   Operation 1736 'zext' 'zext_ln35_37' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1737 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_18 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_37" [pool/pooling.cpp:35]   --->   Operation 1737 'getelementptr' 'max_pool_1_out_addr_18' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1738 [1/1] (3.25ns)   --->   "store float %max_0_18, float* %max_pool_1_out_addr_18, align 4" [pool/pooling.cpp:35]   --->   Operation 1738 'store' <Predicate = (icmp_ln20_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_94 : Operation 1739 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_106) nounwind" [pool/pooling.cpp:36]   --->   Operation 1739 'specregionend' 'empty_151' <Predicate = (icmp_ln20_18)> <Delay = 0.00>
ST_94 : Operation 1740 [1/1] (0.00ns)   --->   "br label %73" [pool/pooling.cpp:16]   --->   Operation 1740 'br' <Predicate = (icmp_ln20_18)> <Delay = 0.00>

State 95 <SV = 22> <Delay = 6.76>
ST_95 : Operation 1741 [1/1] (0.00ns)   --->   "%max_1_18 = phi float [ %max_0_18, %Pool_Row_Loop_begin18 ], [ %select_ln28_18, %._crit_edge.18 ]" [pool/pooling.cpp:28]   --->   Operation 1741 'phi' 'max_1_18' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1742 [1/1] (0.00ns)   --->   "%mpc_0_18 = phi i2 [ 0, %Pool_Row_Loop_begin18 ], [ %add_ln23_18, %._crit_edge.18 ]" [pool/pooling.cpp:23]   --->   Operation 1742 'phi' 'mpc_0_18' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i2 %mpc_0_18 to i5" [pool/pooling.cpp:23]   --->   Operation 1743 'zext' 'zext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1744 [1/1] (0.95ns)   --->   "%icmp_ln23_18 = icmp eq i2 %mpc_0_18, -2" [pool/pooling.cpp:23]   --->   Operation 1744 'icmp' 'icmp_ln23_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1745 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1745 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1746 [1/1] (1.56ns)   --->   "%add_ln23_18 = add i2 %mpc_0_18, 1" [pool/pooling.cpp:23]   --->   Operation 1746 'add' 'add_ln23_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1747 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_18, label %Pool_Row_Loop_end18, label %._crit_edge.18" [pool/pooling.cpp:23]   --->   Operation 1747 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1748 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %shl_ln26_17, %zext_ln23_18" [pool/pooling.cpp:26]   --->   Operation 1748 'add' 'add_ln26_18' <Predicate = (!icmp_ln23_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i5 %add_ln26_18 to i10" [pool/pooling.cpp:28]   --->   Operation 1749 'zext' 'zext_ln28_56' <Predicate = (!icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1750 [1/1] (1.73ns)   --->   "%add_ln28_18 = add i10 %zext_ln28_56, %mul_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1750 'add' 'add_ln28_18' <Predicate = (!icmp_ln23_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_261 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_18, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1751 'bitconcatenate' 'tmp_261' <Predicate = (!icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1752 [1/1] (0.00ns)   --->   "%or_ln28_112 = or i15 %tmp_261, 18" [pool/pooling.cpp:28]   --->   Operation 1752 'or' 'or_ln28_112' <Predicate = (!icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1753 [1/1] (0.00ns)   --->   "%or_ln28_80 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_112)" [pool/pooling.cpp:28]   --->   Operation 1753 'bitconcatenate' 'or_ln28_80' <Predicate = (!icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln28_57 = zext i16 %or_ln28_80 to i64" [pool/pooling.cpp:28]   --->   Operation 1754 'zext' 'zext_ln28_57' <Predicate = (!icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1755 [1/1] (0.00ns)   --->   "%conv_1_out_addr_18 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_57" [pool/pooling.cpp:28]   --->   Operation 1755 'getelementptr' 'conv_1_out_addr_18' <Predicate = (!icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1756 [2/2] (3.25ns)   --->   "%conv_1_out_load_18 = load float* %conv_1_out_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1756 'load' 'conv_1_out_load_18' <Predicate = (!icmp_ln23_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_95 : Operation 1757 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_111) nounwind" [pool/pooling.cpp:33]   --->   Operation 1757 'specregionend' 'empty_153' <Predicate = (icmp_ln23_18)> <Delay = 0.00>
ST_95 : Operation 1758 [1/1] (0.00ns)   --->   "br label %74" [pool/pooling.cpp:20]   --->   Operation 1758 'br' <Predicate = (icmp_ln23_18)> <Delay = 0.00>

State 96 <SV = 23> <Delay = 11.7>
ST_96 : Operation 1759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1759 'specloopname' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1760 [1/2] (3.25ns)   --->   "%conv_1_out_load_18 = load float* %conv_1_out_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1760 'load' 'conv_1_out_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_96 : Operation 1761 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %conv_1_out_load_18 to i32" [pool/pooling.cpp:28]   --->   Operation 1761 'bitcast' 'bitcast_ln28_36' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_181 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1762 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 1763 'trunc' 'trunc_ln28_36' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1764 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %max_1_18 to i32" [pool/pooling.cpp:28]   --->   Operation 1764 'bitcast' 'bitcast_ln28_37' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_182 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1765 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1766 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 1766 'trunc' 'trunc_ln28_37' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1767 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_181, -1" [pool/pooling.cpp:28]   --->   Operation 1767 'icmp' 'icmp_ln28_72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1768 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 1768 'icmp' 'icmp_ln28_73' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 1769 'or' 'or_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1770 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_182, -1" [pool/pooling.cpp:28]   --->   Operation 1770 'icmp' 'icmp_ln28_74' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1771 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 1771 'icmp' 'icmp_ln28_75' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 1772 'or' 'or_ln28_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 1773 'and' 'and_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1774 [1/1] (6.78ns)   --->   "%tmp_183 = fcmp ogt float %conv_1_out_load_18, %max_1_18" [pool/pooling.cpp:28]   --->   Operation 1774 'fcmp' 'tmp_183' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1775 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_183" [pool/pooling.cpp:28]   --->   Operation 1775 'and' 'and_ln28_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1776 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_37, float %conv_1_out_load_18, float %max_1_18" [pool/pooling.cpp:28]   --->   Operation 1776 'select' 'select_ln28_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1777 [1/1] (0.00ns)   --->   "br label %75" [pool/pooling.cpp:23]   --->   Operation 1777 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 20> <Delay = 1.91>
ST_97 : Operation 1778 [1/1] (0.00ns)   --->   "%r_0_19 = phi i4 [ 0, %Filter_Loop18 ], [ %add_ln13_19, %Row_Loop_end19 ]" [pool/pooling.cpp:13]   --->   Operation 1778 'phi' 'r_0_19' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1779 [1/1] (0.00ns)   --->   "%phi_mul37 = phi i8 [ 0, %Filter_Loop18 ], [ %add_ln13_51, %Row_Loop_end19 ]" [pool/pooling.cpp:13]   --->   Operation 1779 'phi' 'phi_mul37' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1780 [1/1] (1.91ns)   --->   "%add_ln13_51 = add i8 %phi_mul37, 13" [pool/pooling.cpp:13]   --->   Operation 1780 'add' 'add_ln13_51' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1781 [1/1] (1.30ns)   --->   "%icmp_ln13_19 = icmp eq i4 %r_0_19, -3" [pool/pooling.cpp:13]   --->   Operation 1781 'icmp' 'icmp_ln13_19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1782 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1782 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1783 [1/1] (1.73ns)   --->   "%add_ln13_19 = add i4 %r_0_19, 1" [pool/pooling.cpp:13]   --->   Operation 1783 'add' 'add_ln13_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1784 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_19, label %Filter_Loop19, label %Row_Loop_begin19" [pool/pooling.cpp:13]   --->   Operation 1784 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1785 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1785 'specloopname' <Predicate = (!icmp_ln13_19)> <Delay = 0.00>
ST_97 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1786 'specregionbegin' 'tmp_105' <Predicate = (!icmp_ln13_19)> <Delay = 0.00>
ST_97 : Operation 1787 [1/1] (0.00ns)   --->   "%shl_ln25_18 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_19, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1787 'bitconcatenate' 'shl_ln25_18' <Predicate = (!icmp_ln13_19)> <Delay = 0.00>
ST_97 : Operation 1788 [1/1] (1.76ns)   --->   "br label %77" [pool/pooling.cpp:16]   --->   Operation 1788 'br' <Predicate = (!icmp_ln13_19)> <Delay = 1.76>
ST_97 : Operation 1789 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_100) nounwind" [pool/pooling.cpp:38]   --->   Operation 1789 'specregionend' 'empty_155' <Predicate = (icmp_ln13_19)> <Delay = 0.00>
ST_97 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1790 'specregionbegin' 'tmp_104' <Predicate = (icmp_ln13_19)> <Delay = 0.00>
ST_97 : Operation 1791 [1/1] (1.76ns)   --->   "br label %80" [pool/pooling.cpp:13]   --->   Operation 1791 'br' <Predicate = (icmp_ln13_19)> <Delay = 1.76>

State 98 <SV = 21> <Delay = 1.76>
ST_98 : Operation 1792 [1/1] (0.00ns)   --->   "%c_0_19 = phi i4 [ 0, %Row_Loop_begin19 ], [ %add_ln16_19, %Col_Loop_end19 ]" [pool/pooling.cpp:16]   --->   Operation 1792 'phi' 'c_0_19' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1793 [1/1] (1.30ns)   --->   "%icmp_ln16_19 = icmp eq i4 %c_0_19, -3" [pool/pooling.cpp:16]   --->   Operation 1793 'icmp' 'icmp_ln16_19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1794 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1794 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1795 [1/1] (1.73ns)   --->   "%add_ln16_19 = add i4 %c_0_19, 1" [pool/pooling.cpp:16]   --->   Operation 1795 'add' 'add_ln16_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1796 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_19, label %Row_Loop_end19, label %Col_Loop_begin19" [pool/pooling.cpp:16]   --->   Operation 1796 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1797 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1797 'specloopname' <Predicate = (!icmp_ln16_19)> <Delay = 0.00>
ST_98 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1798 'specregionbegin' 'tmp_110' <Predicate = (!icmp_ln16_19)> <Delay = 0.00>
ST_98 : Operation 1799 [1/1] (0.00ns)   --->   "%shl_ln26_18 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_19, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1799 'bitconcatenate' 'shl_ln26_18' <Predicate = (!icmp_ln16_19)> <Delay = 0.00>
ST_98 : Operation 1800 [1/1] (1.76ns)   --->   "br label %78" [pool/pooling.cpp:20]   --->   Operation 1800 'br' <Predicate = (!icmp_ln16_19)> <Delay = 1.76>
ST_98 : Operation 1801 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_105) nounwind" [pool/pooling.cpp:37]   --->   Operation 1801 'specregionend' 'empty_157' <Predicate = (icmp_ln16_19)> <Delay = 0.00>
ST_98 : Operation 1802 [1/1] (0.00ns)   --->   "br label %76" [pool/pooling.cpp:13]   --->   Operation 1802 'br' <Predicate = (icmp_ln16_19)> <Delay = 0.00>

State 99 <SV = 22> <Delay = 5.56>
ST_99 : Operation 1803 [1/1] (0.00ns)   --->   "%max_0_19 = phi float [ 0x3810000000000000, %Col_Loop_begin19 ], [ %max_1_19, %Pool_Row_Loop_end19 ]" [pool/pooling.cpp:28]   --->   Operation 1803 'phi' 'max_0_19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1804 [1/1] (0.00ns)   --->   "%mpr_0_19 = phi i2 [ 0, %Col_Loop_begin19 ], [ %add_ln20_19, %Pool_Row_Loop_end19 ]" [pool/pooling.cpp:20]   --->   Operation 1804 'phi' 'mpr_0_19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln20_19 = zext i2 %mpr_0_19 to i5" [pool/pooling.cpp:20]   --->   Operation 1805 'zext' 'zext_ln20_19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1806 [1/1] (0.95ns)   --->   "%icmp_ln20_19 = icmp eq i2 %mpr_0_19, -2" [pool/pooling.cpp:20]   --->   Operation 1806 'icmp' 'icmp_ln20_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1807 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1807 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1808 [1/1] (1.56ns)   --->   "%add_ln20_19 = add i2 %mpr_0_19, 1" [pool/pooling.cpp:20]   --->   Operation 1808 'add' 'add_ln20_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1809 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_19, label %Col_Loop_end19, label %Pool_Row_Loop_begin19" [pool/pooling.cpp:20]   --->   Operation 1809 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1810 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1810 'specloopname' <Predicate = (!icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1811 'specregionbegin' 'tmp_115' <Predicate = (!icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1812 [1/1] (1.78ns)   --->   "%add_ln25_19 = add i5 %zext_ln20_19, %shl_ln25_18" [pool/pooling.cpp:25]   --->   Operation 1812 'add' 'add_ln25_19' <Predicate = (!icmp_ln20_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln28_55 = zext i5 %add_ln25_19 to i10" [pool/pooling.cpp:28]   --->   Operation 1813 'zext' 'zext_ln28_55' <Predicate = (!icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1814 [1/1] (3.78ns)   --->   "%mul_ln28_19 = mul i10 %zext_ln28_55, 26" [pool/pooling.cpp:28]   --->   Operation 1814 'mul' 'mul_ln28_19' <Predicate = (!icmp_ln20_19)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1815 [1/1] (1.76ns)   --->   "br label %79" [pool/pooling.cpp:23]   --->   Operation 1815 'br' <Predicate = (!icmp_ln20_19)> <Delay = 1.76>
ST_99 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i4 %c_0_19 to i8" [pool/pooling.cpp:35]   --->   Operation 1816 'zext' 'zext_ln35_38' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1817 [1/1] (1.91ns)   --->   "%add_ln35_19 = add i8 %phi_mul37, %zext_ln35_38" [pool/pooling.cpp:35]   --->   Operation 1817 'add' 'add_ln35_19' <Predicate = (icmp_ln20_19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_260 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_19, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1818 'bitconcatenate' 'tmp_260' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1819 [1/1] (0.00ns)   --->   "%or_ln35_48 = or i13 %tmp_260, 19" [pool/pooling.cpp:35]   --->   Operation 1819 'or' 'or_ln35_48' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1820 [1/1] (0.00ns)   --->   "%or_ln35_17 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_48)" [pool/pooling.cpp:35]   --->   Operation 1820 'bitconcatenate' 'or_ln35_17' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i14 %or_ln35_17 to i64" [pool/pooling.cpp:35]   --->   Operation 1821 'zext' 'zext_ln35_39' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1822 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_19 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_39" [pool/pooling.cpp:35]   --->   Operation 1822 'getelementptr' 'max_pool_1_out_addr_19' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1823 [1/1] (3.25ns)   --->   "store float %max_0_19, float* %max_pool_1_out_addr_19, align 4" [pool/pooling.cpp:35]   --->   Operation 1823 'store' <Predicate = (icmp_ln20_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_99 : Operation 1824 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_110) nounwind" [pool/pooling.cpp:36]   --->   Operation 1824 'specregionend' 'empty_159' <Predicate = (icmp_ln20_19)> <Delay = 0.00>
ST_99 : Operation 1825 [1/1] (0.00ns)   --->   "br label %77" [pool/pooling.cpp:16]   --->   Operation 1825 'br' <Predicate = (icmp_ln20_19)> <Delay = 0.00>

State 100 <SV = 23> <Delay = 6.76>
ST_100 : Operation 1826 [1/1] (0.00ns)   --->   "%max_1_19 = phi float [ %max_0_19, %Pool_Row_Loop_begin19 ], [ %select_ln28_19, %._crit_edge.19 ]" [pool/pooling.cpp:28]   --->   Operation 1826 'phi' 'max_1_19' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1827 [1/1] (0.00ns)   --->   "%mpc_0_19 = phi i2 [ 0, %Pool_Row_Loop_begin19 ], [ %add_ln23_19, %._crit_edge.19 ]" [pool/pooling.cpp:23]   --->   Operation 1827 'phi' 'mpc_0_19' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i2 %mpc_0_19 to i5" [pool/pooling.cpp:23]   --->   Operation 1828 'zext' 'zext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1829 [1/1] (0.95ns)   --->   "%icmp_ln23_19 = icmp eq i2 %mpc_0_19, -2" [pool/pooling.cpp:23]   --->   Operation 1829 'icmp' 'icmp_ln23_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1830 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1830 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1831 [1/1] (1.56ns)   --->   "%add_ln23_19 = add i2 %mpc_0_19, 1" [pool/pooling.cpp:23]   --->   Operation 1831 'add' 'add_ln23_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1832 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_19, label %Pool_Row_Loop_end19, label %._crit_edge.19" [pool/pooling.cpp:23]   --->   Operation 1832 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1833 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %shl_ln26_18, %zext_ln23_19" [pool/pooling.cpp:26]   --->   Operation 1833 'add' 'add_ln26_19' <Predicate = (!icmp_ln23_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i5 %add_ln26_19 to i10" [pool/pooling.cpp:28]   --->   Operation 1834 'zext' 'zext_ln28_59' <Predicate = (!icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1835 [1/1] (1.73ns)   --->   "%add_ln28_19 = add i10 %zext_ln28_59, %mul_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1835 'add' 'add_ln28_19' <Predicate = (!icmp_ln23_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_263 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_19, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1836 'bitconcatenate' 'tmp_263' <Predicate = (!icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1837 [1/1] (0.00ns)   --->   "%or_ln28_113 = or i15 %tmp_263, 19" [pool/pooling.cpp:28]   --->   Operation 1837 'or' 'or_ln28_113' <Predicate = (!icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1838 [1/1] (0.00ns)   --->   "%or_ln28_81 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_113)" [pool/pooling.cpp:28]   --->   Operation 1838 'bitconcatenate' 'or_ln28_81' <Predicate = (!icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1839 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i16 %or_ln28_81 to i64" [pool/pooling.cpp:28]   --->   Operation 1839 'zext' 'zext_ln28_60' <Predicate = (!icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1840 [1/1] (0.00ns)   --->   "%conv_1_out_addr_19 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_60" [pool/pooling.cpp:28]   --->   Operation 1840 'getelementptr' 'conv_1_out_addr_19' <Predicate = (!icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1841 [2/2] (3.25ns)   --->   "%conv_1_out_load_19 = load float* %conv_1_out_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1841 'load' 'conv_1_out_load_19' <Predicate = (!icmp_ln23_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_100 : Operation 1842 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_115) nounwind" [pool/pooling.cpp:33]   --->   Operation 1842 'specregionend' 'empty_161' <Predicate = (icmp_ln23_19)> <Delay = 0.00>
ST_100 : Operation 1843 [1/1] (0.00ns)   --->   "br label %78" [pool/pooling.cpp:20]   --->   Operation 1843 'br' <Predicate = (icmp_ln23_19)> <Delay = 0.00>

State 101 <SV = 24> <Delay = 11.7>
ST_101 : Operation 1844 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1844 'specloopname' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1845 [1/2] (3.25ns)   --->   "%conv_1_out_load_19 = load float* %conv_1_out_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1845 'load' 'conv_1_out_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_101 : Operation 1846 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %conv_1_out_load_19 to i32" [pool/pooling.cpp:28]   --->   Operation 1846 'bitcast' 'bitcast_ln28_38' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_184 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1847 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 1848 'trunc' 'trunc_ln28_38' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1849 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %max_1_19 to i32" [pool/pooling.cpp:28]   --->   Operation 1849 'bitcast' 'bitcast_ln28_39' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1850 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 1851 'trunc' 'trunc_ln28_39' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1852 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_184, -1" [pool/pooling.cpp:28]   --->   Operation 1852 'icmp' 'icmp_ln28_76' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1853 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 1853 'icmp' 'icmp_ln28_77' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 1854 'or' 'or_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1855 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_185, -1" [pool/pooling.cpp:28]   --->   Operation 1855 'icmp' 'icmp_ln28_78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1856 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 1856 'icmp' 'icmp_ln28_79' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 1857 'or' 'or_ln28_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 1858 'and' 'and_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1859 [1/1] (6.78ns)   --->   "%tmp_186 = fcmp ogt float %conv_1_out_load_19, %max_1_19" [pool/pooling.cpp:28]   --->   Operation 1859 'fcmp' 'tmp_186' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1860 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_186" [pool/pooling.cpp:28]   --->   Operation 1860 'and' 'and_ln28_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1861 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_39, float %conv_1_out_load_19, float %max_1_19" [pool/pooling.cpp:28]   --->   Operation 1861 'select' 'select_ln28_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1862 [1/1] (0.00ns)   --->   "br label %79" [pool/pooling.cpp:23]   --->   Operation 1862 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 21> <Delay = 1.91>
ST_102 : Operation 1863 [1/1] (0.00ns)   --->   "%r_0_20 = phi i4 [ 0, %Filter_Loop19 ], [ %add_ln13_20, %Row_Loop_end20 ]" [pool/pooling.cpp:13]   --->   Operation 1863 'phi' 'r_0_20' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1864 [1/1] (0.00ns)   --->   "%phi_mul39 = phi i8 [ 0, %Filter_Loop19 ], [ %add_ln13_52, %Row_Loop_end20 ]" [pool/pooling.cpp:13]   --->   Operation 1864 'phi' 'phi_mul39' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1865 [1/1] (1.91ns)   --->   "%add_ln13_52 = add i8 %phi_mul39, 13" [pool/pooling.cpp:13]   --->   Operation 1865 'add' 'add_ln13_52' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1866 [1/1] (1.30ns)   --->   "%icmp_ln13_20 = icmp eq i4 %r_0_20, -3" [pool/pooling.cpp:13]   --->   Operation 1866 'icmp' 'icmp_ln13_20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1867 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1867 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1868 [1/1] (1.73ns)   --->   "%add_ln13_20 = add i4 %r_0_20, 1" [pool/pooling.cpp:13]   --->   Operation 1868 'add' 'add_ln13_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1869 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_20, label %Filter_Loop20, label %Row_Loop_begin20" [pool/pooling.cpp:13]   --->   Operation 1869 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1870 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1870 'specloopname' <Predicate = (!icmp_ln13_20)> <Delay = 0.00>
ST_102 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1871 'specregionbegin' 'tmp_109' <Predicate = (!icmp_ln13_20)> <Delay = 0.00>
ST_102 : Operation 1872 [1/1] (0.00ns)   --->   "%shl_ln25_19 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_20, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1872 'bitconcatenate' 'shl_ln25_19' <Predicate = (!icmp_ln13_20)> <Delay = 0.00>
ST_102 : Operation 1873 [1/1] (1.76ns)   --->   "br label %81" [pool/pooling.cpp:16]   --->   Operation 1873 'br' <Predicate = (!icmp_ln13_20)> <Delay = 1.76>
ST_102 : Operation 1874 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_104) nounwind" [pool/pooling.cpp:38]   --->   Operation 1874 'specregionend' 'empty_163' <Predicate = (icmp_ln13_20)> <Delay = 0.00>
ST_102 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1875 'specregionbegin' 'tmp_108' <Predicate = (icmp_ln13_20)> <Delay = 0.00>
ST_102 : Operation 1876 [1/1] (1.76ns)   --->   "br label %84" [pool/pooling.cpp:13]   --->   Operation 1876 'br' <Predicate = (icmp_ln13_20)> <Delay = 1.76>

State 103 <SV = 22> <Delay = 1.76>
ST_103 : Operation 1877 [1/1] (0.00ns)   --->   "%c_0_20 = phi i4 [ 0, %Row_Loop_begin20 ], [ %add_ln16_20, %Col_Loop_end20 ]" [pool/pooling.cpp:16]   --->   Operation 1877 'phi' 'c_0_20' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1878 [1/1] (1.30ns)   --->   "%icmp_ln16_20 = icmp eq i4 %c_0_20, -3" [pool/pooling.cpp:16]   --->   Operation 1878 'icmp' 'icmp_ln16_20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1879 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1879 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1880 [1/1] (1.73ns)   --->   "%add_ln16_20 = add i4 %c_0_20, 1" [pool/pooling.cpp:16]   --->   Operation 1880 'add' 'add_ln16_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1881 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_20, label %Row_Loop_end20, label %Col_Loop_begin20" [pool/pooling.cpp:16]   --->   Operation 1881 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1882 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1882 'specloopname' <Predicate = (!icmp_ln16_20)> <Delay = 0.00>
ST_103 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1883 'specregionbegin' 'tmp_114' <Predicate = (!icmp_ln16_20)> <Delay = 0.00>
ST_103 : Operation 1884 [1/1] (0.00ns)   --->   "%shl_ln26_19 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_20, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1884 'bitconcatenate' 'shl_ln26_19' <Predicate = (!icmp_ln16_20)> <Delay = 0.00>
ST_103 : Operation 1885 [1/1] (1.76ns)   --->   "br label %82" [pool/pooling.cpp:20]   --->   Operation 1885 'br' <Predicate = (!icmp_ln16_20)> <Delay = 1.76>
ST_103 : Operation 1886 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_109) nounwind" [pool/pooling.cpp:37]   --->   Operation 1886 'specregionend' 'empty_165' <Predicate = (icmp_ln16_20)> <Delay = 0.00>
ST_103 : Operation 1887 [1/1] (0.00ns)   --->   "br label %80" [pool/pooling.cpp:13]   --->   Operation 1887 'br' <Predicate = (icmp_ln16_20)> <Delay = 0.00>

State 104 <SV = 23> <Delay = 5.56>
ST_104 : Operation 1888 [1/1] (0.00ns)   --->   "%max_0_20 = phi float [ 0x3810000000000000, %Col_Loop_begin20 ], [ %max_1_20, %Pool_Row_Loop_end20 ]" [pool/pooling.cpp:28]   --->   Operation 1888 'phi' 'max_0_20' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1889 [1/1] (0.00ns)   --->   "%mpr_0_20 = phi i2 [ 0, %Col_Loop_begin20 ], [ %add_ln20_20, %Pool_Row_Loop_end20 ]" [pool/pooling.cpp:20]   --->   Operation 1889 'phi' 'mpr_0_20' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln20_20 = zext i2 %mpr_0_20 to i5" [pool/pooling.cpp:20]   --->   Operation 1890 'zext' 'zext_ln20_20' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1891 [1/1] (0.95ns)   --->   "%icmp_ln20_20 = icmp eq i2 %mpr_0_20, -2" [pool/pooling.cpp:20]   --->   Operation 1891 'icmp' 'icmp_ln20_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1892 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1892 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1893 [1/1] (1.56ns)   --->   "%add_ln20_20 = add i2 %mpr_0_20, 1" [pool/pooling.cpp:20]   --->   Operation 1893 'add' 'add_ln20_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1894 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_20, label %Col_Loop_end20, label %Pool_Row_Loop_begin20" [pool/pooling.cpp:20]   --->   Operation 1894 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1895 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1895 'specloopname' <Predicate = (!icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1896 'specregionbegin' 'tmp_119' <Predicate = (!icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1897 [1/1] (1.78ns)   --->   "%add_ln25_20 = add i5 %zext_ln20_20, %shl_ln25_19" [pool/pooling.cpp:25]   --->   Operation 1897 'add' 'add_ln25_20' <Predicate = (!icmp_ln20_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i5 %add_ln25_20 to i10" [pool/pooling.cpp:28]   --->   Operation 1898 'zext' 'zext_ln28_58' <Predicate = (!icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1899 [1/1] (3.78ns)   --->   "%mul_ln28_20 = mul i10 %zext_ln28_58, 26" [pool/pooling.cpp:28]   --->   Operation 1899 'mul' 'mul_ln28_20' <Predicate = (!icmp_ln20_20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1900 [1/1] (1.76ns)   --->   "br label %83" [pool/pooling.cpp:23]   --->   Operation 1900 'br' <Predicate = (!icmp_ln20_20)> <Delay = 1.76>
ST_104 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i4 %c_0_20 to i8" [pool/pooling.cpp:35]   --->   Operation 1901 'zext' 'zext_ln35_40' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1902 [1/1] (1.91ns)   --->   "%add_ln35_20 = add i8 %phi_mul39, %zext_ln35_40" [pool/pooling.cpp:35]   --->   Operation 1902 'add' 'add_ln35_20' <Predicate = (icmp_ln20_20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_262 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_20, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1903 'bitconcatenate' 'tmp_262' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1904 [1/1] (0.00ns)   --->   "%or_ln35_49 = or i13 %tmp_262, 20" [pool/pooling.cpp:35]   --->   Operation 1904 'or' 'or_ln35_49' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1905 [1/1] (0.00ns)   --->   "%or_ln35_18 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_49)" [pool/pooling.cpp:35]   --->   Operation 1905 'bitconcatenate' 'or_ln35_18' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i14 %or_ln35_18 to i64" [pool/pooling.cpp:35]   --->   Operation 1906 'zext' 'zext_ln35_41' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1907 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_20 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_41" [pool/pooling.cpp:35]   --->   Operation 1907 'getelementptr' 'max_pool_1_out_addr_20' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1908 [1/1] (3.25ns)   --->   "store float %max_0_20, float* %max_pool_1_out_addr_20, align 4" [pool/pooling.cpp:35]   --->   Operation 1908 'store' <Predicate = (icmp_ln20_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_104 : Operation 1909 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_114) nounwind" [pool/pooling.cpp:36]   --->   Operation 1909 'specregionend' 'empty_167' <Predicate = (icmp_ln20_20)> <Delay = 0.00>
ST_104 : Operation 1910 [1/1] (0.00ns)   --->   "br label %81" [pool/pooling.cpp:16]   --->   Operation 1910 'br' <Predicate = (icmp_ln20_20)> <Delay = 0.00>

State 105 <SV = 24> <Delay = 6.76>
ST_105 : Operation 1911 [1/1] (0.00ns)   --->   "%max_1_20 = phi float [ %max_0_20, %Pool_Row_Loop_begin20 ], [ %select_ln28_20, %._crit_edge.20 ]" [pool/pooling.cpp:28]   --->   Operation 1911 'phi' 'max_1_20' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1912 [1/1] (0.00ns)   --->   "%mpc_0_20 = phi i2 [ 0, %Pool_Row_Loop_begin20 ], [ %add_ln23_20, %._crit_edge.20 ]" [pool/pooling.cpp:23]   --->   Operation 1912 'phi' 'mpc_0_20' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i2 %mpc_0_20 to i5" [pool/pooling.cpp:23]   --->   Operation 1913 'zext' 'zext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1914 [1/1] (0.95ns)   --->   "%icmp_ln23_20 = icmp eq i2 %mpc_0_20, -2" [pool/pooling.cpp:23]   --->   Operation 1914 'icmp' 'icmp_ln23_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1915 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1915 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1916 [1/1] (1.56ns)   --->   "%add_ln23_20 = add i2 %mpc_0_20, 1" [pool/pooling.cpp:23]   --->   Operation 1916 'add' 'add_ln23_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1917 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_20, label %Pool_Row_Loop_end20, label %._crit_edge.20" [pool/pooling.cpp:23]   --->   Operation 1917 'br' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1918 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %shl_ln26_19, %zext_ln23_20" [pool/pooling.cpp:26]   --->   Operation 1918 'add' 'add_ln26_20' <Predicate = (!icmp_ln23_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln28_62 = zext i5 %add_ln26_20 to i10" [pool/pooling.cpp:28]   --->   Operation 1919 'zext' 'zext_ln28_62' <Predicate = (!icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1920 [1/1] (1.73ns)   --->   "%add_ln28_20 = add i10 %zext_ln28_62, %mul_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1920 'add' 'add_ln28_20' <Predicate = (!icmp_ln23_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_265 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_20, i5 0)" [pool/pooling.cpp:28]   --->   Operation 1921 'bitconcatenate' 'tmp_265' <Predicate = (!icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1922 [1/1] (0.00ns)   --->   "%or_ln28_114 = or i15 %tmp_265, 20" [pool/pooling.cpp:28]   --->   Operation 1922 'or' 'or_ln28_114' <Predicate = (!icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1923 [1/1] (0.00ns)   --->   "%or_ln28_82 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_114)" [pool/pooling.cpp:28]   --->   Operation 1923 'bitconcatenate' 'or_ln28_82' <Predicate = (!icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln28_63 = zext i16 %or_ln28_82 to i64" [pool/pooling.cpp:28]   --->   Operation 1924 'zext' 'zext_ln28_63' <Predicate = (!icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1925 [1/1] (0.00ns)   --->   "%conv_1_out_addr_20 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_63" [pool/pooling.cpp:28]   --->   Operation 1925 'getelementptr' 'conv_1_out_addr_20' <Predicate = (!icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1926 [2/2] (3.25ns)   --->   "%conv_1_out_load_20 = load float* %conv_1_out_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1926 'load' 'conv_1_out_load_20' <Predicate = (!icmp_ln23_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_105 : Operation 1927 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_119) nounwind" [pool/pooling.cpp:33]   --->   Operation 1927 'specregionend' 'empty_169' <Predicate = (icmp_ln23_20)> <Delay = 0.00>
ST_105 : Operation 1928 [1/1] (0.00ns)   --->   "br label %82" [pool/pooling.cpp:20]   --->   Operation 1928 'br' <Predicate = (icmp_ln23_20)> <Delay = 0.00>

State 106 <SV = 25> <Delay = 11.7>
ST_106 : Operation 1929 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 1929 'specloopname' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1930 [1/2] (3.25ns)   --->   "%conv_1_out_load_20 = load float* %conv_1_out_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 1930 'load' 'conv_1_out_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_106 : Operation 1931 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %conv_1_out_load_20 to i32" [pool/pooling.cpp:28]   --->   Operation 1931 'bitcast' 'bitcast_ln28_40' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_187 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1932 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 1933 'trunc' 'trunc_ln28_40' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1934 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %max_1_20 to i32" [pool/pooling.cpp:28]   --->   Operation 1934 'bitcast' 'bitcast_ln28_41' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_188 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1935 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 1936 'trunc' 'trunc_ln28_41' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1937 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_187, -1" [pool/pooling.cpp:28]   --->   Operation 1937 'icmp' 'icmp_ln28_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1938 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 1938 'icmp' 'icmp_ln28_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 1939 'or' 'or_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1940 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_188, -1" [pool/pooling.cpp:28]   --->   Operation 1940 'icmp' 'icmp_ln28_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1941 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 1941 'icmp' 'icmp_ln28_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 1942 'or' 'or_ln28_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1943 'and' 'and_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1944 [1/1] (6.78ns)   --->   "%tmp_189 = fcmp ogt float %conv_1_out_load_20, %max_1_20" [pool/pooling.cpp:28]   --->   Operation 1944 'fcmp' 'tmp_189' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1945 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_189" [pool/pooling.cpp:28]   --->   Operation 1945 'and' 'and_ln28_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1946 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_41, float %conv_1_out_load_20, float %max_1_20" [pool/pooling.cpp:28]   --->   Operation 1946 'select' 'select_ln28_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 1947 [1/1] (0.00ns)   --->   "br label %83" [pool/pooling.cpp:23]   --->   Operation 1947 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 22> <Delay = 1.91>
ST_107 : Operation 1948 [1/1] (0.00ns)   --->   "%r_0_21 = phi i4 [ 0, %Filter_Loop20 ], [ %add_ln13_21, %Row_Loop_end21 ]" [pool/pooling.cpp:13]   --->   Operation 1948 'phi' 'r_0_21' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1949 [1/1] (0.00ns)   --->   "%phi_mul41 = phi i8 [ 0, %Filter_Loop20 ], [ %add_ln13_53, %Row_Loop_end21 ]" [pool/pooling.cpp:13]   --->   Operation 1949 'phi' 'phi_mul41' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1950 [1/1] (1.91ns)   --->   "%add_ln13_53 = add i8 %phi_mul41, 13" [pool/pooling.cpp:13]   --->   Operation 1950 'add' 'add_ln13_53' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1951 [1/1] (1.30ns)   --->   "%icmp_ln13_21 = icmp eq i4 %r_0_21, -3" [pool/pooling.cpp:13]   --->   Operation 1951 'icmp' 'icmp_ln13_21' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1952 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1952 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1953 [1/1] (1.73ns)   --->   "%add_ln13_21 = add i4 %r_0_21, 1" [pool/pooling.cpp:13]   --->   Operation 1953 'add' 'add_ln13_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1954 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_21, label %Filter_Loop21, label %Row_Loop_begin21" [pool/pooling.cpp:13]   --->   Operation 1954 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1955 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1955 'specloopname' <Predicate = (!icmp_ln13_21)> <Delay = 0.00>
ST_107 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1956 'specregionbegin' 'tmp_113' <Predicate = (!icmp_ln13_21)> <Delay = 0.00>
ST_107 : Operation 1957 [1/1] (0.00ns)   --->   "%shl_ln25_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_21, i1 false)" [pool/pooling.cpp:25]   --->   Operation 1957 'bitconcatenate' 'shl_ln25_20' <Predicate = (!icmp_ln13_21)> <Delay = 0.00>
ST_107 : Operation 1958 [1/1] (1.76ns)   --->   "br label %85" [pool/pooling.cpp:16]   --->   Operation 1958 'br' <Predicate = (!icmp_ln13_21)> <Delay = 1.76>
ST_107 : Operation 1959 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_108) nounwind" [pool/pooling.cpp:38]   --->   Operation 1959 'specregionend' 'empty_171' <Predicate = (icmp_ln13_21)> <Delay = 0.00>
ST_107 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 1960 'specregionbegin' 'tmp_112' <Predicate = (icmp_ln13_21)> <Delay = 0.00>
ST_107 : Operation 1961 [1/1] (1.76ns)   --->   "br label %88" [pool/pooling.cpp:13]   --->   Operation 1961 'br' <Predicate = (icmp_ln13_21)> <Delay = 1.76>

State 108 <SV = 23> <Delay = 1.76>
ST_108 : Operation 1962 [1/1] (0.00ns)   --->   "%c_0_21 = phi i4 [ 0, %Row_Loop_begin21 ], [ %add_ln16_21, %Col_Loop_end21 ]" [pool/pooling.cpp:16]   --->   Operation 1962 'phi' 'c_0_21' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1963 [1/1] (1.30ns)   --->   "%icmp_ln16_21 = icmp eq i4 %c_0_21, -3" [pool/pooling.cpp:16]   --->   Operation 1963 'icmp' 'icmp_ln16_21' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1964 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1964 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1965 [1/1] (1.73ns)   --->   "%add_ln16_21 = add i4 %c_0_21, 1" [pool/pooling.cpp:16]   --->   Operation 1965 'add' 'add_ln16_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1966 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_21, label %Row_Loop_end21, label %Col_Loop_begin21" [pool/pooling.cpp:16]   --->   Operation 1966 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1967 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1967 'specloopname' <Predicate = (!icmp_ln16_21)> <Delay = 0.00>
ST_108 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 1968 'specregionbegin' 'tmp_118' <Predicate = (!icmp_ln16_21)> <Delay = 0.00>
ST_108 : Operation 1969 [1/1] (0.00ns)   --->   "%shl_ln26_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_21, i1 false)" [pool/pooling.cpp:26]   --->   Operation 1969 'bitconcatenate' 'shl_ln26_20' <Predicate = (!icmp_ln16_21)> <Delay = 0.00>
ST_108 : Operation 1970 [1/1] (1.76ns)   --->   "br label %86" [pool/pooling.cpp:20]   --->   Operation 1970 'br' <Predicate = (!icmp_ln16_21)> <Delay = 1.76>
ST_108 : Operation 1971 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_113) nounwind" [pool/pooling.cpp:37]   --->   Operation 1971 'specregionend' 'empty_173' <Predicate = (icmp_ln16_21)> <Delay = 0.00>
ST_108 : Operation 1972 [1/1] (0.00ns)   --->   "br label %84" [pool/pooling.cpp:13]   --->   Operation 1972 'br' <Predicate = (icmp_ln16_21)> <Delay = 0.00>

State 109 <SV = 24> <Delay = 5.56>
ST_109 : Operation 1973 [1/1] (0.00ns)   --->   "%max_0_21 = phi float [ 0x3810000000000000, %Col_Loop_begin21 ], [ %max_1_21, %Pool_Row_Loop_end21 ]" [pool/pooling.cpp:28]   --->   Operation 1973 'phi' 'max_0_21' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1974 [1/1] (0.00ns)   --->   "%mpr_0_21 = phi i2 [ 0, %Col_Loop_begin21 ], [ %add_ln20_21, %Pool_Row_Loop_end21 ]" [pool/pooling.cpp:20]   --->   Operation 1974 'phi' 'mpr_0_21' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln20_21 = zext i2 %mpr_0_21 to i5" [pool/pooling.cpp:20]   --->   Operation 1975 'zext' 'zext_ln20_21' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1976 [1/1] (0.95ns)   --->   "%icmp_ln20_21 = icmp eq i2 %mpr_0_21, -2" [pool/pooling.cpp:20]   --->   Operation 1976 'icmp' 'icmp_ln20_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1977 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1977 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1978 [1/1] (1.56ns)   --->   "%add_ln20_21 = add i2 %mpr_0_21, 1" [pool/pooling.cpp:20]   --->   Operation 1978 'add' 'add_ln20_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1979 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_21, label %Col_Loop_end21, label %Pool_Row_Loop_begin21" [pool/pooling.cpp:20]   --->   Operation 1979 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1980 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1980 'specloopname' <Predicate = (!icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 1981 'specregionbegin' 'tmp_123' <Predicate = (!icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1982 [1/1] (1.78ns)   --->   "%add_ln25_21 = add i5 %zext_ln20_21, %shl_ln25_20" [pool/pooling.cpp:25]   --->   Operation 1982 'add' 'add_ln25_21' <Predicate = (!icmp_ln20_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i5 %add_ln25_21 to i10" [pool/pooling.cpp:28]   --->   Operation 1983 'zext' 'zext_ln28_61' <Predicate = (!icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1984 [1/1] (3.78ns)   --->   "%mul_ln28_21 = mul i10 %zext_ln28_61, 26" [pool/pooling.cpp:28]   --->   Operation 1984 'mul' 'mul_ln28_21' <Predicate = (!icmp_ln20_21)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1985 [1/1] (1.76ns)   --->   "br label %87" [pool/pooling.cpp:23]   --->   Operation 1985 'br' <Predicate = (!icmp_ln20_21)> <Delay = 1.76>
ST_109 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i4 %c_0_21 to i8" [pool/pooling.cpp:35]   --->   Operation 1986 'zext' 'zext_ln35_42' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1987 [1/1] (1.91ns)   --->   "%add_ln35_21 = add i8 %phi_mul41, %zext_ln35_42" [pool/pooling.cpp:35]   --->   Operation 1987 'add' 'add_ln35_21' <Predicate = (icmp_ln20_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp_264 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_21, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1988 'bitconcatenate' 'tmp_264' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1989 [1/1] (0.00ns)   --->   "%or_ln35_50 = or i13 %tmp_264, 21" [pool/pooling.cpp:35]   --->   Operation 1989 'or' 'or_ln35_50' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1990 [1/1] (0.00ns)   --->   "%or_ln35_19 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_50)" [pool/pooling.cpp:35]   --->   Operation 1990 'bitconcatenate' 'or_ln35_19' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i14 %or_ln35_19 to i64" [pool/pooling.cpp:35]   --->   Operation 1991 'zext' 'zext_ln35_43' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1992 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_21 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_43" [pool/pooling.cpp:35]   --->   Operation 1992 'getelementptr' 'max_pool_1_out_addr_21' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1993 [1/1] (3.25ns)   --->   "store float %max_0_21, float* %max_pool_1_out_addr_21, align 4" [pool/pooling.cpp:35]   --->   Operation 1993 'store' <Predicate = (icmp_ln20_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_109 : Operation 1994 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_118) nounwind" [pool/pooling.cpp:36]   --->   Operation 1994 'specregionend' 'empty_175' <Predicate = (icmp_ln20_21)> <Delay = 0.00>
ST_109 : Operation 1995 [1/1] (0.00ns)   --->   "br label %85" [pool/pooling.cpp:16]   --->   Operation 1995 'br' <Predicate = (icmp_ln20_21)> <Delay = 0.00>

State 110 <SV = 25> <Delay = 6.76>
ST_110 : Operation 1996 [1/1] (0.00ns)   --->   "%max_1_21 = phi float [ %max_0_21, %Pool_Row_Loop_begin21 ], [ %select_ln28_21, %._crit_edge.21 ]" [pool/pooling.cpp:28]   --->   Operation 1996 'phi' 'max_1_21' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1997 [1/1] (0.00ns)   --->   "%mpc_0_21 = phi i2 [ 0, %Pool_Row_Loop_begin21 ], [ %add_ln23_21, %._crit_edge.21 ]" [pool/pooling.cpp:23]   --->   Operation 1997 'phi' 'mpc_0_21' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i2 %mpc_0_21 to i5" [pool/pooling.cpp:23]   --->   Operation 1998 'zext' 'zext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1999 [1/1] (0.95ns)   --->   "%icmp_ln23_21 = icmp eq i2 %mpc_0_21, -2" [pool/pooling.cpp:23]   --->   Operation 1999 'icmp' 'icmp_ln23_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2000 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2000 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2001 [1/1] (1.56ns)   --->   "%add_ln23_21 = add i2 %mpc_0_21, 1" [pool/pooling.cpp:23]   --->   Operation 2001 'add' 'add_ln23_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2002 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_21, label %Pool_Row_Loop_end21, label %._crit_edge.21" [pool/pooling.cpp:23]   --->   Operation 2002 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2003 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %shl_ln26_20, %zext_ln23_21" [pool/pooling.cpp:26]   --->   Operation 2003 'add' 'add_ln26_21' <Predicate = (!icmp_ln23_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln28_65 = zext i5 %add_ln26_21 to i10" [pool/pooling.cpp:28]   --->   Operation 2004 'zext' 'zext_ln28_65' <Predicate = (!icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2005 [1/1] (1.73ns)   --->   "%add_ln28_21 = add i10 %zext_ln28_65, %mul_ln28_21" [pool/pooling.cpp:28]   --->   Operation 2005 'add' 'add_ln28_21' <Predicate = (!icmp_ln23_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_267 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_21, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2006 'bitconcatenate' 'tmp_267' <Predicate = (!icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2007 [1/1] (0.00ns)   --->   "%or_ln28_115 = or i15 %tmp_267, 21" [pool/pooling.cpp:28]   --->   Operation 2007 'or' 'or_ln28_115' <Predicate = (!icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2008 [1/1] (0.00ns)   --->   "%or_ln28_83 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_115)" [pool/pooling.cpp:28]   --->   Operation 2008 'bitconcatenate' 'or_ln28_83' <Predicate = (!icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln28_66 = zext i16 %or_ln28_83 to i64" [pool/pooling.cpp:28]   --->   Operation 2009 'zext' 'zext_ln28_66' <Predicate = (!icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2010 [1/1] (0.00ns)   --->   "%conv_1_out_addr_21 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_66" [pool/pooling.cpp:28]   --->   Operation 2010 'getelementptr' 'conv_1_out_addr_21' <Predicate = (!icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2011 [2/2] (3.25ns)   --->   "%conv_1_out_load_21 = load float* %conv_1_out_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 2011 'load' 'conv_1_out_load_21' <Predicate = (!icmp_ln23_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_110 : Operation 2012 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_123) nounwind" [pool/pooling.cpp:33]   --->   Operation 2012 'specregionend' 'empty_177' <Predicate = (icmp_ln23_21)> <Delay = 0.00>
ST_110 : Operation 2013 [1/1] (0.00ns)   --->   "br label %86" [pool/pooling.cpp:20]   --->   Operation 2013 'br' <Predicate = (icmp_ln23_21)> <Delay = 0.00>

State 111 <SV = 26> <Delay = 11.7>
ST_111 : Operation 2014 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2014 'specloopname' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2015 [1/2] (3.25ns)   --->   "%conv_1_out_load_21 = load float* %conv_1_out_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 2015 'load' 'conv_1_out_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_111 : Operation 2016 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %conv_1_out_load_21 to i32" [pool/pooling.cpp:28]   --->   Operation 2016 'bitcast' 'bitcast_ln28_42' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2017 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2017 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 2018 'trunc' 'trunc_ln28_42' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2019 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %max_1_21 to i32" [pool/pooling.cpp:28]   --->   Operation 2019 'bitcast' 'bitcast_ln28_43' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_191 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2020 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 2021 'trunc' 'trunc_ln28_43' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2022 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_190, -1" [pool/pooling.cpp:28]   --->   Operation 2022 'icmp' 'icmp_ln28_84' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2023 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 2023 'icmp' 'icmp_ln28_85' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_43)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 2024 'or' 'or_ln28_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2025 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_191, -1" [pool/pooling.cpp:28]   --->   Operation 2025 'icmp' 'icmp_ln28_86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2026 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 2026 'icmp' 'icmp_ln28_87' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_43)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 2027 'or' 'or_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_43)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %or_ln28_43" [pool/pooling.cpp:28]   --->   Operation 2028 'and' 'and_ln28_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2029 [1/1] (6.78ns)   --->   "%tmp_192 = fcmp ogt float %conv_1_out_load_21, %max_1_21" [pool/pooling.cpp:28]   --->   Operation 2029 'fcmp' 'tmp_192' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2030 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_43 = and i1 %and_ln28_42, %tmp_192" [pool/pooling.cpp:28]   --->   Operation 2030 'and' 'and_ln28_43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2031 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_43, float %conv_1_out_load_21, float %max_1_21" [pool/pooling.cpp:28]   --->   Operation 2031 'select' 'select_ln28_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 2032 [1/1] (0.00ns)   --->   "br label %87" [pool/pooling.cpp:23]   --->   Operation 2032 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 23> <Delay = 1.91>
ST_112 : Operation 2033 [1/1] (0.00ns)   --->   "%r_0_22 = phi i4 [ 0, %Filter_Loop21 ], [ %add_ln13_22, %Row_Loop_end22 ]" [pool/pooling.cpp:13]   --->   Operation 2033 'phi' 'r_0_22' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2034 [1/1] (0.00ns)   --->   "%phi_mul43 = phi i8 [ 0, %Filter_Loop21 ], [ %add_ln13_54, %Row_Loop_end22 ]" [pool/pooling.cpp:13]   --->   Operation 2034 'phi' 'phi_mul43' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2035 [1/1] (1.91ns)   --->   "%add_ln13_54 = add i8 %phi_mul43, 13" [pool/pooling.cpp:13]   --->   Operation 2035 'add' 'add_ln13_54' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2036 [1/1] (1.30ns)   --->   "%icmp_ln13_22 = icmp eq i4 %r_0_22, -3" [pool/pooling.cpp:13]   --->   Operation 2036 'icmp' 'icmp_ln13_22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2037 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2037 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2038 [1/1] (1.73ns)   --->   "%add_ln13_22 = add i4 %r_0_22, 1" [pool/pooling.cpp:13]   --->   Operation 2038 'add' 'add_ln13_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2039 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_22, label %Filter_Loop22, label %Row_Loop_begin22" [pool/pooling.cpp:13]   --->   Operation 2039 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2040 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2040 'specloopname' <Predicate = (!icmp_ln13_22)> <Delay = 0.00>
ST_112 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2041 'specregionbegin' 'tmp_117' <Predicate = (!icmp_ln13_22)> <Delay = 0.00>
ST_112 : Operation 2042 [1/1] (0.00ns)   --->   "%shl_ln25_21 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_22, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2042 'bitconcatenate' 'shl_ln25_21' <Predicate = (!icmp_ln13_22)> <Delay = 0.00>
ST_112 : Operation 2043 [1/1] (1.76ns)   --->   "br label %89" [pool/pooling.cpp:16]   --->   Operation 2043 'br' <Predicate = (!icmp_ln13_22)> <Delay = 1.76>
ST_112 : Operation 2044 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_112) nounwind" [pool/pooling.cpp:38]   --->   Operation 2044 'specregionend' 'empty_179' <Predicate = (icmp_ln13_22)> <Delay = 0.00>
ST_112 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2045 'specregionbegin' 'tmp_116' <Predicate = (icmp_ln13_22)> <Delay = 0.00>
ST_112 : Operation 2046 [1/1] (1.76ns)   --->   "br label %92" [pool/pooling.cpp:13]   --->   Operation 2046 'br' <Predicate = (icmp_ln13_22)> <Delay = 1.76>

State 113 <SV = 24> <Delay = 1.76>
ST_113 : Operation 2047 [1/1] (0.00ns)   --->   "%c_0_22 = phi i4 [ 0, %Row_Loop_begin22 ], [ %add_ln16_22, %Col_Loop_end22 ]" [pool/pooling.cpp:16]   --->   Operation 2047 'phi' 'c_0_22' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2048 [1/1] (1.30ns)   --->   "%icmp_ln16_22 = icmp eq i4 %c_0_22, -3" [pool/pooling.cpp:16]   --->   Operation 2048 'icmp' 'icmp_ln16_22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2049 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2049 'speclooptripcount' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2050 [1/1] (1.73ns)   --->   "%add_ln16_22 = add i4 %c_0_22, 1" [pool/pooling.cpp:16]   --->   Operation 2050 'add' 'add_ln16_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2051 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_22, label %Row_Loop_end22, label %Col_Loop_begin22" [pool/pooling.cpp:16]   --->   Operation 2051 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2052 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2052 'specloopname' <Predicate = (!icmp_ln16_22)> <Delay = 0.00>
ST_113 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2053 'specregionbegin' 'tmp_122' <Predicate = (!icmp_ln16_22)> <Delay = 0.00>
ST_113 : Operation 2054 [1/1] (0.00ns)   --->   "%shl_ln26_21 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_22, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2054 'bitconcatenate' 'shl_ln26_21' <Predicate = (!icmp_ln16_22)> <Delay = 0.00>
ST_113 : Operation 2055 [1/1] (1.76ns)   --->   "br label %90" [pool/pooling.cpp:20]   --->   Operation 2055 'br' <Predicate = (!icmp_ln16_22)> <Delay = 1.76>
ST_113 : Operation 2056 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_117) nounwind" [pool/pooling.cpp:37]   --->   Operation 2056 'specregionend' 'empty_181' <Predicate = (icmp_ln16_22)> <Delay = 0.00>
ST_113 : Operation 2057 [1/1] (0.00ns)   --->   "br label %88" [pool/pooling.cpp:13]   --->   Operation 2057 'br' <Predicate = (icmp_ln16_22)> <Delay = 0.00>

State 114 <SV = 25> <Delay = 5.56>
ST_114 : Operation 2058 [1/1] (0.00ns)   --->   "%max_0_22 = phi float [ 0x3810000000000000, %Col_Loop_begin22 ], [ %max_1_22, %Pool_Row_Loop_end22 ]" [pool/pooling.cpp:28]   --->   Operation 2058 'phi' 'max_0_22' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2059 [1/1] (0.00ns)   --->   "%mpr_0_22 = phi i2 [ 0, %Col_Loop_begin22 ], [ %add_ln20_22, %Pool_Row_Loop_end22 ]" [pool/pooling.cpp:20]   --->   Operation 2059 'phi' 'mpr_0_22' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln20_22 = zext i2 %mpr_0_22 to i5" [pool/pooling.cpp:20]   --->   Operation 2060 'zext' 'zext_ln20_22' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2061 [1/1] (0.95ns)   --->   "%icmp_ln20_22 = icmp eq i2 %mpr_0_22, -2" [pool/pooling.cpp:20]   --->   Operation 2061 'icmp' 'icmp_ln20_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2062 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2062 'speclooptripcount' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2063 [1/1] (1.56ns)   --->   "%add_ln20_22 = add i2 %mpr_0_22, 1" [pool/pooling.cpp:20]   --->   Operation 2063 'add' 'add_ln20_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2064 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_22, label %Col_Loop_end22, label %Pool_Row_Loop_begin22" [pool/pooling.cpp:20]   --->   Operation 2064 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2065 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2065 'specloopname' <Predicate = (!icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2066 'specregionbegin' 'tmp_127' <Predicate = (!icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2067 [1/1] (1.78ns)   --->   "%add_ln25_22 = add i5 %zext_ln20_22, %shl_ln25_21" [pool/pooling.cpp:25]   --->   Operation 2067 'add' 'add_ln25_22' <Predicate = (!icmp_ln20_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln28_64 = zext i5 %add_ln25_22 to i10" [pool/pooling.cpp:28]   --->   Operation 2068 'zext' 'zext_ln28_64' <Predicate = (!icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2069 [1/1] (3.78ns)   --->   "%mul_ln28_22 = mul i10 %zext_ln28_64, 26" [pool/pooling.cpp:28]   --->   Operation 2069 'mul' 'mul_ln28_22' <Predicate = (!icmp_ln20_22)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2070 [1/1] (1.76ns)   --->   "br label %91" [pool/pooling.cpp:23]   --->   Operation 2070 'br' <Predicate = (!icmp_ln20_22)> <Delay = 1.76>
ST_114 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i4 %c_0_22 to i8" [pool/pooling.cpp:35]   --->   Operation 2071 'zext' 'zext_ln35_44' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2072 [1/1] (1.91ns)   --->   "%add_ln35_22 = add i8 %phi_mul43, %zext_ln35_44" [pool/pooling.cpp:35]   --->   Operation 2072 'add' 'add_ln35_22' <Predicate = (icmp_ln20_22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_266 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_22, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2073 'bitconcatenate' 'tmp_266' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2074 [1/1] (0.00ns)   --->   "%or_ln35_51 = or i13 %tmp_266, 22" [pool/pooling.cpp:35]   --->   Operation 2074 'or' 'or_ln35_51' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2075 [1/1] (0.00ns)   --->   "%or_ln35_20 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_51)" [pool/pooling.cpp:35]   --->   Operation 2075 'bitconcatenate' 'or_ln35_20' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i14 %or_ln35_20 to i64" [pool/pooling.cpp:35]   --->   Operation 2076 'zext' 'zext_ln35_45' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2077 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_22 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_45" [pool/pooling.cpp:35]   --->   Operation 2077 'getelementptr' 'max_pool_1_out_addr_22' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2078 [1/1] (3.25ns)   --->   "store float %max_0_22, float* %max_pool_1_out_addr_22, align 4" [pool/pooling.cpp:35]   --->   Operation 2078 'store' <Predicate = (icmp_ln20_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_114 : Operation 2079 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_122) nounwind" [pool/pooling.cpp:36]   --->   Operation 2079 'specregionend' 'empty_183' <Predicate = (icmp_ln20_22)> <Delay = 0.00>
ST_114 : Operation 2080 [1/1] (0.00ns)   --->   "br label %89" [pool/pooling.cpp:16]   --->   Operation 2080 'br' <Predicate = (icmp_ln20_22)> <Delay = 0.00>

State 115 <SV = 26> <Delay = 6.76>
ST_115 : Operation 2081 [1/1] (0.00ns)   --->   "%max_1_22 = phi float [ %max_0_22, %Pool_Row_Loop_begin22 ], [ %select_ln28_22, %._crit_edge.22 ]" [pool/pooling.cpp:28]   --->   Operation 2081 'phi' 'max_1_22' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2082 [1/1] (0.00ns)   --->   "%mpc_0_22 = phi i2 [ 0, %Pool_Row_Loop_begin22 ], [ %add_ln23_22, %._crit_edge.22 ]" [pool/pooling.cpp:23]   --->   Operation 2082 'phi' 'mpc_0_22' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i2 %mpc_0_22 to i5" [pool/pooling.cpp:23]   --->   Operation 2083 'zext' 'zext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2084 [1/1] (0.95ns)   --->   "%icmp_ln23_22 = icmp eq i2 %mpc_0_22, -2" [pool/pooling.cpp:23]   --->   Operation 2084 'icmp' 'icmp_ln23_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2085 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2085 'speclooptripcount' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2086 [1/1] (1.56ns)   --->   "%add_ln23_22 = add i2 %mpc_0_22, 1" [pool/pooling.cpp:23]   --->   Operation 2086 'add' 'add_ln23_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2087 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_22, label %Pool_Row_Loop_end22, label %._crit_edge.22" [pool/pooling.cpp:23]   --->   Operation 2087 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2088 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %shl_ln26_21, %zext_ln23_22" [pool/pooling.cpp:26]   --->   Operation 2088 'add' 'add_ln26_22' <Predicate = (!icmp_ln23_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2089 [1/1] (0.00ns)   --->   "%zext_ln28_68 = zext i5 %add_ln26_22 to i10" [pool/pooling.cpp:28]   --->   Operation 2089 'zext' 'zext_ln28_68' <Predicate = (!icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2090 [1/1] (1.73ns)   --->   "%add_ln28_22 = add i10 %zext_ln28_68, %mul_ln28_22" [pool/pooling.cpp:28]   --->   Operation 2090 'add' 'add_ln28_22' <Predicate = (!icmp_ln23_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_269 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_22, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2091 'bitconcatenate' 'tmp_269' <Predicate = (!icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2092 [1/1] (0.00ns)   --->   "%or_ln28_116 = or i15 %tmp_269, 22" [pool/pooling.cpp:28]   --->   Operation 2092 'or' 'or_ln28_116' <Predicate = (!icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2093 [1/1] (0.00ns)   --->   "%or_ln28_84 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_116)" [pool/pooling.cpp:28]   --->   Operation 2093 'bitconcatenate' 'or_ln28_84' <Predicate = (!icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln28_69 = zext i16 %or_ln28_84 to i64" [pool/pooling.cpp:28]   --->   Operation 2094 'zext' 'zext_ln28_69' <Predicate = (!icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2095 [1/1] (0.00ns)   --->   "%conv_1_out_addr_22 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_69" [pool/pooling.cpp:28]   --->   Operation 2095 'getelementptr' 'conv_1_out_addr_22' <Predicate = (!icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2096 [2/2] (3.25ns)   --->   "%conv_1_out_load_22 = load float* %conv_1_out_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 2096 'load' 'conv_1_out_load_22' <Predicate = (!icmp_ln23_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_115 : Operation 2097 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_127) nounwind" [pool/pooling.cpp:33]   --->   Operation 2097 'specregionend' 'empty_185' <Predicate = (icmp_ln23_22)> <Delay = 0.00>
ST_115 : Operation 2098 [1/1] (0.00ns)   --->   "br label %90" [pool/pooling.cpp:20]   --->   Operation 2098 'br' <Predicate = (icmp_ln23_22)> <Delay = 0.00>

State 116 <SV = 27> <Delay = 11.7>
ST_116 : Operation 2099 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2099 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2100 [1/2] (3.25ns)   --->   "%conv_1_out_load_22 = load float* %conv_1_out_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 2100 'load' 'conv_1_out_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_116 : Operation 2101 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %conv_1_out_load_22 to i32" [pool/pooling.cpp:28]   --->   Operation 2101 'bitcast' 'bitcast_ln28_44' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2102 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 2103 'trunc' 'trunc_ln28_44' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2104 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %max_1_22 to i32" [pool/pooling.cpp:28]   --->   Operation 2104 'bitcast' 'bitcast_ln28_45' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_194 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2105 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 2106 'trunc' 'trunc_ln28_45' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2107 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_193, -1" [pool/pooling.cpp:28]   --->   Operation 2107 'icmp' 'icmp_ln28_88' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2108 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 2108 'icmp' 'icmp_ln28_89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_45)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 2109 'or' 'or_ln28_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2110 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_194, -1" [pool/pooling.cpp:28]   --->   Operation 2110 'icmp' 'icmp_ln28_90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2111 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 2111 'icmp' 'icmp_ln28_91' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_45)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 2112 'or' 'or_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_45)   --->   "%and_ln28_44 = and i1 %or_ln28_44, %or_ln28_45" [pool/pooling.cpp:28]   --->   Operation 2113 'and' 'and_ln28_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2114 [1/1] (6.78ns)   --->   "%tmp_195 = fcmp ogt float %conv_1_out_load_22, %max_1_22" [pool/pooling.cpp:28]   --->   Operation 2114 'fcmp' 'tmp_195' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_45 = and i1 %and_ln28_44, %tmp_195" [pool/pooling.cpp:28]   --->   Operation 2115 'and' 'and_ln28_45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2116 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_45, float %conv_1_out_load_22, float %max_1_22" [pool/pooling.cpp:28]   --->   Operation 2116 'select' 'select_ln28_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 2117 [1/1] (0.00ns)   --->   "br label %91" [pool/pooling.cpp:23]   --->   Operation 2117 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 24> <Delay = 1.91>
ST_117 : Operation 2118 [1/1] (0.00ns)   --->   "%r_0_23 = phi i4 [ 0, %Filter_Loop22 ], [ %add_ln13_23, %Row_Loop_end23 ]" [pool/pooling.cpp:13]   --->   Operation 2118 'phi' 'r_0_23' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2119 [1/1] (0.00ns)   --->   "%phi_mul45 = phi i8 [ 0, %Filter_Loop22 ], [ %add_ln13_55, %Row_Loop_end23 ]" [pool/pooling.cpp:13]   --->   Operation 2119 'phi' 'phi_mul45' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2120 [1/1] (1.91ns)   --->   "%add_ln13_55 = add i8 %phi_mul45, 13" [pool/pooling.cpp:13]   --->   Operation 2120 'add' 'add_ln13_55' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2121 [1/1] (1.30ns)   --->   "%icmp_ln13_23 = icmp eq i4 %r_0_23, -3" [pool/pooling.cpp:13]   --->   Operation 2121 'icmp' 'icmp_ln13_23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2122 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2122 'speclooptripcount' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2123 [1/1] (1.73ns)   --->   "%add_ln13_23 = add i4 %r_0_23, 1" [pool/pooling.cpp:13]   --->   Operation 2123 'add' 'add_ln13_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_23, label %Filter_Loop23, label %Row_Loop_begin23" [pool/pooling.cpp:13]   --->   Operation 2124 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2125 'specloopname' <Predicate = (!icmp_ln13_23)> <Delay = 0.00>
ST_117 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2126 'specregionbegin' 'tmp_121' <Predicate = (!icmp_ln13_23)> <Delay = 0.00>
ST_117 : Operation 2127 [1/1] (0.00ns)   --->   "%shl_ln25_22 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_23, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2127 'bitconcatenate' 'shl_ln25_22' <Predicate = (!icmp_ln13_23)> <Delay = 0.00>
ST_117 : Operation 2128 [1/1] (1.76ns)   --->   "br label %93" [pool/pooling.cpp:16]   --->   Operation 2128 'br' <Predicate = (!icmp_ln13_23)> <Delay = 1.76>
ST_117 : Operation 2129 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_116) nounwind" [pool/pooling.cpp:38]   --->   Operation 2129 'specregionend' 'empty_187' <Predicate = (icmp_ln13_23)> <Delay = 0.00>
ST_117 : Operation 2130 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2130 'specregionbegin' 'tmp_120' <Predicate = (icmp_ln13_23)> <Delay = 0.00>
ST_117 : Operation 2131 [1/1] (1.76ns)   --->   "br label %96" [pool/pooling.cpp:13]   --->   Operation 2131 'br' <Predicate = (icmp_ln13_23)> <Delay = 1.76>

State 118 <SV = 25> <Delay = 1.76>
ST_118 : Operation 2132 [1/1] (0.00ns)   --->   "%c_0_23 = phi i4 [ 0, %Row_Loop_begin23 ], [ %add_ln16_23, %Col_Loop_end23 ]" [pool/pooling.cpp:16]   --->   Operation 2132 'phi' 'c_0_23' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2133 [1/1] (1.30ns)   --->   "%icmp_ln16_23 = icmp eq i4 %c_0_23, -3" [pool/pooling.cpp:16]   --->   Operation 2133 'icmp' 'icmp_ln16_23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2134 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2134 'speclooptripcount' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2135 [1/1] (1.73ns)   --->   "%add_ln16_23 = add i4 %c_0_23, 1" [pool/pooling.cpp:16]   --->   Operation 2135 'add' 'add_ln16_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_23, label %Row_Loop_end23, label %Col_Loop_begin23" [pool/pooling.cpp:16]   --->   Operation 2136 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2137 'specloopname' <Predicate = (!icmp_ln16_23)> <Delay = 0.00>
ST_118 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2138 'specregionbegin' 'tmp_126' <Predicate = (!icmp_ln16_23)> <Delay = 0.00>
ST_118 : Operation 2139 [1/1] (0.00ns)   --->   "%shl_ln26_22 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_23, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2139 'bitconcatenate' 'shl_ln26_22' <Predicate = (!icmp_ln16_23)> <Delay = 0.00>
ST_118 : Operation 2140 [1/1] (1.76ns)   --->   "br label %94" [pool/pooling.cpp:20]   --->   Operation 2140 'br' <Predicate = (!icmp_ln16_23)> <Delay = 1.76>
ST_118 : Operation 2141 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_121) nounwind" [pool/pooling.cpp:37]   --->   Operation 2141 'specregionend' 'empty_189' <Predicate = (icmp_ln16_23)> <Delay = 0.00>
ST_118 : Operation 2142 [1/1] (0.00ns)   --->   "br label %92" [pool/pooling.cpp:13]   --->   Operation 2142 'br' <Predicate = (icmp_ln16_23)> <Delay = 0.00>

State 119 <SV = 26> <Delay = 5.56>
ST_119 : Operation 2143 [1/1] (0.00ns)   --->   "%max_0_23 = phi float [ 0x3810000000000000, %Col_Loop_begin23 ], [ %max_1_23, %Pool_Row_Loop_end23 ]" [pool/pooling.cpp:28]   --->   Operation 2143 'phi' 'max_0_23' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2144 [1/1] (0.00ns)   --->   "%mpr_0_23 = phi i2 [ 0, %Col_Loop_begin23 ], [ %add_ln20_23, %Pool_Row_Loop_end23 ]" [pool/pooling.cpp:20]   --->   Operation 2144 'phi' 'mpr_0_23' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln20_23 = zext i2 %mpr_0_23 to i5" [pool/pooling.cpp:20]   --->   Operation 2145 'zext' 'zext_ln20_23' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2146 [1/1] (0.95ns)   --->   "%icmp_ln20_23 = icmp eq i2 %mpr_0_23, -2" [pool/pooling.cpp:20]   --->   Operation 2146 'icmp' 'icmp_ln20_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2147 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2147 'speclooptripcount' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2148 [1/1] (1.56ns)   --->   "%add_ln20_23 = add i2 %mpr_0_23, 1" [pool/pooling.cpp:20]   --->   Operation 2148 'add' 'add_ln20_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_23, label %Col_Loop_end23, label %Pool_Row_Loop_begin23" [pool/pooling.cpp:20]   --->   Operation 2149 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2150 'specloopname' <Predicate = (!icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2151 'specregionbegin' 'tmp_131' <Predicate = (!icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2152 [1/1] (1.78ns)   --->   "%add_ln25_23 = add i5 %zext_ln20_23, %shl_ln25_22" [pool/pooling.cpp:25]   --->   Operation 2152 'add' 'add_ln25_23' <Predicate = (!icmp_ln20_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln28_67 = zext i5 %add_ln25_23 to i10" [pool/pooling.cpp:28]   --->   Operation 2153 'zext' 'zext_ln28_67' <Predicate = (!icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2154 [1/1] (3.78ns)   --->   "%mul_ln28_23 = mul i10 %zext_ln28_67, 26" [pool/pooling.cpp:28]   --->   Operation 2154 'mul' 'mul_ln28_23' <Predicate = (!icmp_ln20_23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2155 [1/1] (1.76ns)   --->   "br label %95" [pool/pooling.cpp:23]   --->   Operation 2155 'br' <Predicate = (!icmp_ln20_23)> <Delay = 1.76>
ST_119 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i4 %c_0_23 to i8" [pool/pooling.cpp:35]   --->   Operation 2156 'zext' 'zext_ln35_46' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2157 [1/1] (1.91ns)   --->   "%add_ln35_23 = add i8 %phi_mul45, %zext_ln35_46" [pool/pooling.cpp:35]   --->   Operation 2157 'add' 'add_ln35_23' <Predicate = (icmp_ln20_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2158 [1/1] (0.00ns)   --->   "%tmp_268 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_23, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2158 'bitconcatenate' 'tmp_268' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2159 [1/1] (0.00ns)   --->   "%or_ln35_52 = or i13 %tmp_268, 23" [pool/pooling.cpp:35]   --->   Operation 2159 'or' 'or_ln35_52' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2160 [1/1] (0.00ns)   --->   "%or_ln35_21 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_52)" [pool/pooling.cpp:35]   --->   Operation 2160 'bitconcatenate' 'or_ln35_21' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i14 %or_ln35_21 to i64" [pool/pooling.cpp:35]   --->   Operation 2161 'zext' 'zext_ln35_47' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2162 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_23 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_47" [pool/pooling.cpp:35]   --->   Operation 2162 'getelementptr' 'max_pool_1_out_addr_23' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2163 [1/1] (3.25ns)   --->   "store float %max_0_23, float* %max_pool_1_out_addr_23, align 4" [pool/pooling.cpp:35]   --->   Operation 2163 'store' <Predicate = (icmp_ln20_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 2164 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_126) nounwind" [pool/pooling.cpp:36]   --->   Operation 2164 'specregionend' 'empty_191' <Predicate = (icmp_ln20_23)> <Delay = 0.00>
ST_119 : Operation 2165 [1/1] (0.00ns)   --->   "br label %93" [pool/pooling.cpp:16]   --->   Operation 2165 'br' <Predicate = (icmp_ln20_23)> <Delay = 0.00>

State 120 <SV = 27> <Delay = 6.76>
ST_120 : Operation 2166 [1/1] (0.00ns)   --->   "%max_1_23 = phi float [ %max_0_23, %Pool_Row_Loop_begin23 ], [ %select_ln28_23, %._crit_edge.23 ]" [pool/pooling.cpp:28]   --->   Operation 2166 'phi' 'max_1_23' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2167 [1/1] (0.00ns)   --->   "%mpc_0_23 = phi i2 [ 0, %Pool_Row_Loop_begin23 ], [ %add_ln23_23, %._crit_edge.23 ]" [pool/pooling.cpp:23]   --->   Operation 2167 'phi' 'mpc_0_23' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i2 %mpc_0_23 to i5" [pool/pooling.cpp:23]   --->   Operation 2168 'zext' 'zext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2169 [1/1] (0.95ns)   --->   "%icmp_ln23_23 = icmp eq i2 %mpc_0_23, -2" [pool/pooling.cpp:23]   --->   Operation 2169 'icmp' 'icmp_ln23_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2170 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2170 'speclooptripcount' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2171 [1/1] (1.56ns)   --->   "%add_ln23_23 = add i2 %mpc_0_23, 1" [pool/pooling.cpp:23]   --->   Operation 2171 'add' 'add_ln23_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_23, label %Pool_Row_Loop_end23, label %._crit_edge.23" [pool/pooling.cpp:23]   --->   Operation 2172 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2173 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %shl_ln26_22, %zext_ln23_23" [pool/pooling.cpp:26]   --->   Operation 2173 'add' 'add_ln26_23' <Predicate = (!icmp_ln23_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln28_71 = zext i5 %add_ln26_23 to i10" [pool/pooling.cpp:28]   --->   Operation 2174 'zext' 'zext_ln28_71' <Predicate = (!icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2175 [1/1] (1.73ns)   --->   "%add_ln28_23 = add i10 %zext_ln28_71, %mul_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2175 'add' 'add_ln28_23' <Predicate = (!icmp_ln23_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_271 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_23, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2176 'bitconcatenate' 'tmp_271' <Predicate = (!icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2177 [1/1] (0.00ns)   --->   "%or_ln28_117 = or i15 %tmp_271, 23" [pool/pooling.cpp:28]   --->   Operation 2177 'or' 'or_ln28_117' <Predicate = (!icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2178 [1/1] (0.00ns)   --->   "%or_ln28_85 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_117)" [pool/pooling.cpp:28]   --->   Operation 2178 'bitconcatenate' 'or_ln28_85' <Predicate = (!icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2179 [1/1] (0.00ns)   --->   "%zext_ln28_72 = zext i16 %or_ln28_85 to i64" [pool/pooling.cpp:28]   --->   Operation 2179 'zext' 'zext_ln28_72' <Predicate = (!icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2180 [1/1] (0.00ns)   --->   "%conv_1_out_addr_23 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_72" [pool/pooling.cpp:28]   --->   Operation 2180 'getelementptr' 'conv_1_out_addr_23' <Predicate = (!icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2181 [2/2] (3.25ns)   --->   "%conv_1_out_load_23 = load float* %conv_1_out_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 2181 'load' 'conv_1_out_load_23' <Predicate = (!icmp_ln23_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_120 : Operation 2182 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_131) nounwind" [pool/pooling.cpp:33]   --->   Operation 2182 'specregionend' 'empty_193' <Predicate = (icmp_ln23_23)> <Delay = 0.00>
ST_120 : Operation 2183 [1/1] (0.00ns)   --->   "br label %94" [pool/pooling.cpp:20]   --->   Operation 2183 'br' <Predicate = (icmp_ln23_23)> <Delay = 0.00>

State 121 <SV = 28> <Delay = 11.7>
ST_121 : Operation 2184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2184 'specloopname' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2185 [1/2] (3.25ns)   --->   "%conv_1_out_load_23 = load float* %conv_1_out_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 2185 'load' 'conv_1_out_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_121 : Operation 2186 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %conv_1_out_load_23 to i32" [pool/pooling.cpp:28]   --->   Operation 2186 'bitcast' 'bitcast_ln28_46' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_196 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2187 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 2188 'trunc' 'trunc_ln28_46' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2189 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %max_1_23 to i32" [pool/pooling.cpp:28]   --->   Operation 2189 'bitcast' 'bitcast_ln28_47' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2190 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 2191 'trunc' 'trunc_ln28_47' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2192 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_196, -1" [pool/pooling.cpp:28]   --->   Operation 2192 'icmp' 'icmp_ln28_92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2193 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 2193 'icmp' 'icmp_ln28_93' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_47)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 2194 'or' 'or_ln28_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2195 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_197, -1" [pool/pooling.cpp:28]   --->   Operation 2195 'icmp' 'icmp_ln28_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2196 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 2196 'icmp' 'icmp_ln28_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_47)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 2197 'or' 'or_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_47)   --->   "%and_ln28_46 = and i1 %or_ln28_46, %or_ln28_47" [pool/pooling.cpp:28]   --->   Operation 2198 'and' 'and_ln28_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2199 [1/1] (6.78ns)   --->   "%tmp_198 = fcmp ogt float %conv_1_out_load_23, %max_1_23" [pool/pooling.cpp:28]   --->   Operation 2199 'fcmp' 'tmp_198' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_47 = and i1 %and_ln28_46, %tmp_198" [pool/pooling.cpp:28]   --->   Operation 2200 'and' 'and_ln28_47' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2201 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_47, float %conv_1_out_load_23, float %max_1_23" [pool/pooling.cpp:28]   --->   Operation 2201 'select' 'select_ln28_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 2202 [1/1] (0.00ns)   --->   "br label %95" [pool/pooling.cpp:23]   --->   Operation 2202 'br' <Predicate = true> <Delay = 0.00>

State 122 <SV = 25> <Delay = 1.91>
ST_122 : Operation 2203 [1/1] (0.00ns)   --->   "%r_0_24 = phi i4 [ 0, %Filter_Loop23 ], [ %add_ln13_24, %Row_Loop_end24 ]" [pool/pooling.cpp:13]   --->   Operation 2203 'phi' 'r_0_24' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2204 [1/1] (0.00ns)   --->   "%phi_mul47 = phi i8 [ 0, %Filter_Loop23 ], [ %add_ln13_56, %Row_Loop_end24 ]" [pool/pooling.cpp:13]   --->   Operation 2204 'phi' 'phi_mul47' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2205 [1/1] (1.91ns)   --->   "%add_ln13_56 = add i8 %phi_mul47, 13" [pool/pooling.cpp:13]   --->   Operation 2205 'add' 'add_ln13_56' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2206 [1/1] (1.30ns)   --->   "%icmp_ln13_24 = icmp eq i4 %r_0_24, -3" [pool/pooling.cpp:13]   --->   Operation 2206 'icmp' 'icmp_ln13_24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2207 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2207 'speclooptripcount' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2208 [1/1] (1.73ns)   --->   "%add_ln13_24 = add i4 %r_0_24, 1" [pool/pooling.cpp:13]   --->   Operation 2208 'add' 'add_ln13_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_24, label %Filter_Loop24, label %Row_Loop_begin24" [pool/pooling.cpp:13]   --->   Operation 2209 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2210 'specloopname' <Predicate = (!icmp_ln13_24)> <Delay = 0.00>
ST_122 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2211 'specregionbegin' 'tmp_125' <Predicate = (!icmp_ln13_24)> <Delay = 0.00>
ST_122 : Operation 2212 [1/1] (0.00ns)   --->   "%shl_ln25_23 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_24, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2212 'bitconcatenate' 'shl_ln25_23' <Predicate = (!icmp_ln13_24)> <Delay = 0.00>
ST_122 : Operation 2213 [1/1] (1.76ns)   --->   "br label %97" [pool/pooling.cpp:16]   --->   Operation 2213 'br' <Predicate = (!icmp_ln13_24)> <Delay = 1.76>
ST_122 : Operation 2214 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_120) nounwind" [pool/pooling.cpp:38]   --->   Operation 2214 'specregionend' 'empty_195' <Predicate = (icmp_ln13_24)> <Delay = 0.00>
ST_122 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2215 'specregionbegin' 'tmp_124' <Predicate = (icmp_ln13_24)> <Delay = 0.00>
ST_122 : Operation 2216 [1/1] (1.76ns)   --->   "br label %100" [pool/pooling.cpp:13]   --->   Operation 2216 'br' <Predicate = (icmp_ln13_24)> <Delay = 1.76>

State 123 <SV = 26> <Delay = 1.76>
ST_123 : Operation 2217 [1/1] (0.00ns)   --->   "%c_0_24 = phi i4 [ 0, %Row_Loop_begin24 ], [ %add_ln16_24, %Col_Loop_end24 ]" [pool/pooling.cpp:16]   --->   Operation 2217 'phi' 'c_0_24' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2218 [1/1] (1.30ns)   --->   "%icmp_ln16_24 = icmp eq i4 %c_0_24, -3" [pool/pooling.cpp:16]   --->   Operation 2218 'icmp' 'icmp_ln16_24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2219 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2219 'speclooptripcount' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2220 [1/1] (1.73ns)   --->   "%add_ln16_24 = add i4 %c_0_24, 1" [pool/pooling.cpp:16]   --->   Operation 2220 'add' 'add_ln16_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2221 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_24, label %Row_Loop_end24, label %Col_Loop_begin24" [pool/pooling.cpp:16]   --->   Operation 2221 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2222 'specloopname' <Predicate = (!icmp_ln16_24)> <Delay = 0.00>
ST_123 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2223 'specregionbegin' 'tmp_130' <Predicate = (!icmp_ln16_24)> <Delay = 0.00>
ST_123 : Operation 2224 [1/1] (0.00ns)   --->   "%shl_ln26_23 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_24, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2224 'bitconcatenate' 'shl_ln26_23' <Predicate = (!icmp_ln16_24)> <Delay = 0.00>
ST_123 : Operation 2225 [1/1] (1.76ns)   --->   "br label %98" [pool/pooling.cpp:20]   --->   Operation 2225 'br' <Predicate = (!icmp_ln16_24)> <Delay = 1.76>
ST_123 : Operation 2226 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_125) nounwind" [pool/pooling.cpp:37]   --->   Operation 2226 'specregionend' 'empty_197' <Predicate = (icmp_ln16_24)> <Delay = 0.00>
ST_123 : Operation 2227 [1/1] (0.00ns)   --->   "br label %96" [pool/pooling.cpp:13]   --->   Operation 2227 'br' <Predicate = (icmp_ln16_24)> <Delay = 0.00>

State 124 <SV = 27> <Delay = 5.56>
ST_124 : Operation 2228 [1/1] (0.00ns)   --->   "%max_0_24 = phi float [ 0x3810000000000000, %Col_Loop_begin24 ], [ %max_1_24, %Pool_Row_Loop_end24 ]" [pool/pooling.cpp:28]   --->   Operation 2228 'phi' 'max_0_24' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2229 [1/1] (0.00ns)   --->   "%mpr_0_24 = phi i2 [ 0, %Col_Loop_begin24 ], [ %add_ln20_24, %Pool_Row_Loop_end24 ]" [pool/pooling.cpp:20]   --->   Operation 2229 'phi' 'mpr_0_24' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln20_24 = zext i2 %mpr_0_24 to i5" [pool/pooling.cpp:20]   --->   Operation 2230 'zext' 'zext_ln20_24' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2231 [1/1] (0.95ns)   --->   "%icmp_ln20_24 = icmp eq i2 %mpr_0_24, -2" [pool/pooling.cpp:20]   --->   Operation 2231 'icmp' 'icmp_ln20_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2232 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2232 'speclooptripcount' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2233 [1/1] (1.56ns)   --->   "%add_ln20_24 = add i2 %mpr_0_24, 1" [pool/pooling.cpp:20]   --->   Operation 2233 'add' 'add_ln20_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_24, label %Col_Loop_end24, label %Pool_Row_Loop_begin24" [pool/pooling.cpp:20]   --->   Operation 2234 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2235 'specloopname' <Predicate = (!icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2236 'specregionbegin' 'tmp_135' <Predicate = (!icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2237 [1/1] (1.78ns)   --->   "%add_ln25_24 = add i5 %zext_ln20_24, %shl_ln25_23" [pool/pooling.cpp:25]   --->   Operation 2237 'add' 'add_ln25_24' <Predicate = (!icmp_ln20_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2238 [1/1] (0.00ns)   --->   "%zext_ln28_70 = zext i5 %add_ln25_24 to i10" [pool/pooling.cpp:28]   --->   Operation 2238 'zext' 'zext_ln28_70' <Predicate = (!icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2239 [1/1] (3.78ns)   --->   "%mul_ln28_24 = mul i10 %zext_ln28_70, 26" [pool/pooling.cpp:28]   --->   Operation 2239 'mul' 'mul_ln28_24' <Predicate = (!icmp_ln20_24)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2240 [1/1] (1.76ns)   --->   "br label %99" [pool/pooling.cpp:23]   --->   Operation 2240 'br' <Predicate = (!icmp_ln20_24)> <Delay = 1.76>
ST_124 : Operation 2241 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i4 %c_0_24 to i8" [pool/pooling.cpp:35]   --->   Operation 2241 'zext' 'zext_ln35_48' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2242 [1/1] (1.91ns)   --->   "%add_ln35_24 = add i8 %phi_mul47, %zext_ln35_48" [pool/pooling.cpp:35]   --->   Operation 2242 'add' 'add_ln35_24' <Predicate = (icmp_ln20_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_270 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_24, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2243 'bitconcatenate' 'tmp_270' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2244 [1/1] (0.00ns)   --->   "%or_ln35_53 = or i13 %tmp_270, 24" [pool/pooling.cpp:35]   --->   Operation 2244 'or' 'or_ln35_53' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2245 [1/1] (0.00ns)   --->   "%or_ln35_22 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_53)" [pool/pooling.cpp:35]   --->   Operation 2245 'bitconcatenate' 'or_ln35_22' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i14 %or_ln35_22 to i64" [pool/pooling.cpp:35]   --->   Operation 2246 'zext' 'zext_ln35_49' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2247 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_24 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_49" [pool/pooling.cpp:35]   --->   Operation 2247 'getelementptr' 'max_pool_1_out_addr_24' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2248 [1/1] (3.25ns)   --->   "store float %max_0_24, float* %max_pool_1_out_addr_24, align 4" [pool/pooling.cpp:35]   --->   Operation 2248 'store' <Predicate = (icmp_ln20_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_124 : Operation 2249 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_130) nounwind" [pool/pooling.cpp:36]   --->   Operation 2249 'specregionend' 'empty_199' <Predicate = (icmp_ln20_24)> <Delay = 0.00>
ST_124 : Operation 2250 [1/1] (0.00ns)   --->   "br label %97" [pool/pooling.cpp:16]   --->   Operation 2250 'br' <Predicate = (icmp_ln20_24)> <Delay = 0.00>

State 125 <SV = 28> <Delay = 6.76>
ST_125 : Operation 2251 [1/1] (0.00ns)   --->   "%max_1_24 = phi float [ %max_0_24, %Pool_Row_Loop_begin24 ], [ %select_ln28_24, %._crit_edge.24 ]" [pool/pooling.cpp:28]   --->   Operation 2251 'phi' 'max_1_24' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2252 [1/1] (0.00ns)   --->   "%mpc_0_24 = phi i2 [ 0, %Pool_Row_Loop_begin24 ], [ %add_ln23_24, %._crit_edge.24 ]" [pool/pooling.cpp:23]   --->   Operation 2252 'phi' 'mpc_0_24' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i2 %mpc_0_24 to i5" [pool/pooling.cpp:23]   --->   Operation 2253 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2254 [1/1] (0.95ns)   --->   "%icmp_ln23_24 = icmp eq i2 %mpc_0_24, -2" [pool/pooling.cpp:23]   --->   Operation 2254 'icmp' 'icmp_ln23_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2255 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2255 'speclooptripcount' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2256 [1/1] (1.56ns)   --->   "%add_ln23_24 = add i2 %mpc_0_24, 1" [pool/pooling.cpp:23]   --->   Operation 2256 'add' 'add_ln23_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_24, label %Pool_Row_Loop_end24, label %._crit_edge.24" [pool/pooling.cpp:23]   --->   Operation 2257 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2258 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %shl_ln26_23, %zext_ln23_24" [pool/pooling.cpp:26]   --->   Operation 2258 'add' 'add_ln26_24' <Predicate = (!icmp_ln23_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2259 [1/1] (0.00ns)   --->   "%zext_ln28_74 = zext i5 %add_ln26_24 to i10" [pool/pooling.cpp:28]   --->   Operation 2259 'zext' 'zext_ln28_74' <Predicate = (!icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2260 [1/1] (1.73ns)   --->   "%add_ln28_24 = add i10 %zext_ln28_74, %mul_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2260 'add' 'add_ln28_24' <Predicate = (!icmp_ln23_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_273 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_24, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2261 'bitconcatenate' 'tmp_273' <Predicate = (!icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2262 [1/1] (0.00ns)   --->   "%or_ln28_118 = or i15 %tmp_273, 24" [pool/pooling.cpp:28]   --->   Operation 2262 'or' 'or_ln28_118' <Predicate = (!icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2263 [1/1] (0.00ns)   --->   "%or_ln28_86 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_118)" [pool/pooling.cpp:28]   --->   Operation 2263 'bitconcatenate' 'or_ln28_86' <Predicate = (!icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2264 [1/1] (0.00ns)   --->   "%zext_ln28_75 = zext i16 %or_ln28_86 to i64" [pool/pooling.cpp:28]   --->   Operation 2264 'zext' 'zext_ln28_75' <Predicate = (!icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2265 [1/1] (0.00ns)   --->   "%conv_1_out_addr_24 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_75" [pool/pooling.cpp:28]   --->   Operation 2265 'getelementptr' 'conv_1_out_addr_24' <Predicate = (!icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2266 [2/2] (3.25ns)   --->   "%conv_1_out_load_24 = load float* %conv_1_out_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 2266 'load' 'conv_1_out_load_24' <Predicate = (!icmp_ln23_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_125 : Operation 2267 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_135) nounwind" [pool/pooling.cpp:33]   --->   Operation 2267 'specregionend' 'empty_201' <Predicate = (icmp_ln23_24)> <Delay = 0.00>
ST_125 : Operation 2268 [1/1] (0.00ns)   --->   "br label %98" [pool/pooling.cpp:20]   --->   Operation 2268 'br' <Predicate = (icmp_ln23_24)> <Delay = 0.00>

State 126 <SV = 29> <Delay = 11.7>
ST_126 : Operation 2269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2269 'specloopname' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2270 [1/2] (3.25ns)   --->   "%conv_1_out_load_24 = load float* %conv_1_out_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 2270 'load' 'conv_1_out_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_126 : Operation 2271 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %conv_1_out_load_24 to i32" [pool/pooling.cpp:28]   --->   Operation 2271 'bitcast' 'bitcast_ln28_48' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_199 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2272 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2273 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 2273 'trunc' 'trunc_ln28_48' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2274 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %max_1_24 to i32" [pool/pooling.cpp:28]   --->   Operation 2274 'bitcast' 'bitcast_ln28_49' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_200 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2275 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2276 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 2276 'trunc' 'trunc_ln28_49' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2277 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_199, -1" [pool/pooling.cpp:28]   --->   Operation 2277 'icmp' 'icmp_ln28_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2278 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 2278 'icmp' 'icmp_ln28_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_49)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 2279 'or' 'or_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2280 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_200, -1" [pool/pooling.cpp:28]   --->   Operation 2280 'icmp' 'icmp_ln28_98' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2281 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 2281 'icmp' 'icmp_ln28_99' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_49)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 2282 'or' 'or_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_49)   --->   "%and_ln28_48 = and i1 %or_ln28_48, %or_ln28_49" [pool/pooling.cpp:28]   --->   Operation 2283 'and' 'and_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2284 [1/1] (6.78ns)   --->   "%tmp_201 = fcmp ogt float %conv_1_out_load_24, %max_1_24" [pool/pooling.cpp:28]   --->   Operation 2284 'fcmp' 'tmp_201' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2285 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_49 = and i1 %and_ln28_48, %tmp_201" [pool/pooling.cpp:28]   --->   Operation 2285 'and' 'and_ln28_49' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2286 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_49, float %conv_1_out_load_24, float %max_1_24" [pool/pooling.cpp:28]   --->   Operation 2286 'select' 'select_ln28_24' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 2287 [1/1] (0.00ns)   --->   "br label %99" [pool/pooling.cpp:23]   --->   Operation 2287 'br' <Predicate = true> <Delay = 0.00>

State 127 <SV = 26> <Delay = 1.91>
ST_127 : Operation 2288 [1/1] (0.00ns)   --->   "%r_0_25 = phi i4 [ 0, %Filter_Loop24 ], [ %add_ln13_25, %Row_Loop_end25 ]" [pool/pooling.cpp:13]   --->   Operation 2288 'phi' 'r_0_25' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2289 [1/1] (0.00ns)   --->   "%phi_mul49 = phi i8 [ 0, %Filter_Loop24 ], [ %add_ln13_57, %Row_Loop_end25 ]" [pool/pooling.cpp:13]   --->   Operation 2289 'phi' 'phi_mul49' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2290 [1/1] (1.91ns)   --->   "%add_ln13_57 = add i8 %phi_mul49, 13" [pool/pooling.cpp:13]   --->   Operation 2290 'add' 'add_ln13_57' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2291 [1/1] (1.30ns)   --->   "%icmp_ln13_25 = icmp eq i4 %r_0_25, -3" [pool/pooling.cpp:13]   --->   Operation 2291 'icmp' 'icmp_ln13_25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2292 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2292 'speclooptripcount' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2293 [1/1] (1.73ns)   --->   "%add_ln13_25 = add i4 %r_0_25, 1" [pool/pooling.cpp:13]   --->   Operation 2293 'add' 'add_ln13_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_25, label %Filter_Loop25, label %Row_Loop_begin25" [pool/pooling.cpp:13]   --->   Operation 2294 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2295 'specloopname' <Predicate = (!icmp_ln13_25)> <Delay = 0.00>
ST_127 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2296 'specregionbegin' 'tmp_129' <Predicate = (!icmp_ln13_25)> <Delay = 0.00>
ST_127 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln25_24 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_25, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2297 'bitconcatenate' 'shl_ln25_24' <Predicate = (!icmp_ln13_25)> <Delay = 0.00>
ST_127 : Operation 2298 [1/1] (1.76ns)   --->   "br label %101" [pool/pooling.cpp:16]   --->   Operation 2298 'br' <Predicate = (!icmp_ln13_25)> <Delay = 1.76>
ST_127 : Operation 2299 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_124) nounwind" [pool/pooling.cpp:38]   --->   Operation 2299 'specregionend' 'empty_203' <Predicate = (icmp_ln13_25)> <Delay = 0.00>
ST_127 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2300 'specregionbegin' 'tmp_128' <Predicate = (icmp_ln13_25)> <Delay = 0.00>
ST_127 : Operation 2301 [1/1] (1.76ns)   --->   "br label %104" [pool/pooling.cpp:13]   --->   Operation 2301 'br' <Predicate = (icmp_ln13_25)> <Delay = 1.76>

State 128 <SV = 27> <Delay = 1.76>
ST_128 : Operation 2302 [1/1] (0.00ns)   --->   "%c_0_25 = phi i4 [ 0, %Row_Loop_begin25 ], [ %add_ln16_25, %Col_Loop_end25 ]" [pool/pooling.cpp:16]   --->   Operation 2302 'phi' 'c_0_25' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2303 [1/1] (1.30ns)   --->   "%icmp_ln16_25 = icmp eq i4 %c_0_25, -3" [pool/pooling.cpp:16]   --->   Operation 2303 'icmp' 'icmp_ln16_25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2304 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2304 'speclooptripcount' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2305 [1/1] (1.73ns)   --->   "%add_ln16_25 = add i4 %c_0_25, 1" [pool/pooling.cpp:16]   --->   Operation 2305 'add' 'add_ln16_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_25, label %Row_Loop_end25, label %Col_Loop_begin25" [pool/pooling.cpp:16]   --->   Operation 2306 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2307 'specloopname' <Predicate = (!icmp_ln16_25)> <Delay = 0.00>
ST_128 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2308 'specregionbegin' 'tmp_134' <Predicate = (!icmp_ln16_25)> <Delay = 0.00>
ST_128 : Operation 2309 [1/1] (0.00ns)   --->   "%shl_ln26_24 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_25, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2309 'bitconcatenate' 'shl_ln26_24' <Predicate = (!icmp_ln16_25)> <Delay = 0.00>
ST_128 : Operation 2310 [1/1] (1.76ns)   --->   "br label %102" [pool/pooling.cpp:20]   --->   Operation 2310 'br' <Predicate = (!icmp_ln16_25)> <Delay = 1.76>
ST_128 : Operation 2311 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_129) nounwind" [pool/pooling.cpp:37]   --->   Operation 2311 'specregionend' 'empty_205' <Predicate = (icmp_ln16_25)> <Delay = 0.00>
ST_128 : Operation 2312 [1/1] (0.00ns)   --->   "br label %100" [pool/pooling.cpp:13]   --->   Operation 2312 'br' <Predicate = (icmp_ln16_25)> <Delay = 0.00>

State 129 <SV = 28> <Delay = 5.56>
ST_129 : Operation 2313 [1/1] (0.00ns)   --->   "%max_0_25 = phi float [ 0x3810000000000000, %Col_Loop_begin25 ], [ %max_1_25, %Pool_Row_Loop_end25 ]" [pool/pooling.cpp:28]   --->   Operation 2313 'phi' 'max_0_25' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2314 [1/1] (0.00ns)   --->   "%mpr_0_25 = phi i2 [ 0, %Col_Loop_begin25 ], [ %add_ln20_25, %Pool_Row_Loop_end25 ]" [pool/pooling.cpp:20]   --->   Operation 2314 'phi' 'mpr_0_25' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln20_25 = zext i2 %mpr_0_25 to i5" [pool/pooling.cpp:20]   --->   Operation 2315 'zext' 'zext_ln20_25' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2316 [1/1] (0.95ns)   --->   "%icmp_ln20_25 = icmp eq i2 %mpr_0_25, -2" [pool/pooling.cpp:20]   --->   Operation 2316 'icmp' 'icmp_ln20_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2317 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2317 'speclooptripcount' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2318 [1/1] (1.56ns)   --->   "%add_ln20_25 = add i2 %mpr_0_25, 1" [pool/pooling.cpp:20]   --->   Operation 2318 'add' 'add_ln20_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2319 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_25, label %Col_Loop_end25, label %Pool_Row_Loop_begin25" [pool/pooling.cpp:20]   --->   Operation 2319 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2320 'specloopname' <Predicate = (!icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2321 'specregionbegin' 'tmp_139' <Predicate = (!icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2322 [1/1] (1.78ns)   --->   "%add_ln25_25 = add i5 %zext_ln20_25, %shl_ln25_24" [pool/pooling.cpp:25]   --->   Operation 2322 'add' 'add_ln25_25' <Predicate = (!icmp_ln20_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln28_73 = zext i5 %add_ln25_25 to i10" [pool/pooling.cpp:28]   --->   Operation 2323 'zext' 'zext_ln28_73' <Predicate = (!icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2324 [1/1] (3.78ns)   --->   "%mul_ln28_25 = mul i10 %zext_ln28_73, 26" [pool/pooling.cpp:28]   --->   Operation 2324 'mul' 'mul_ln28_25' <Predicate = (!icmp_ln20_25)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2325 [1/1] (1.76ns)   --->   "br label %103" [pool/pooling.cpp:23]   --->   Operation 2325 'br' <Predicate = (!icmp_ln20_25)> <Delay = 1.76>
ST_129 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i4 %c_0_25 to i8" [pool/pooling.cpp:35]   --->   Operation 2326 'zext' 'zext_ln35_50' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2327 [1/1] (1.91ns)   --->   "%add_ln35_25 = add i8 %phi_mul49, %zext_ln35_50" [pool/pooling.cpp:35]   --->   Operation 2327 'add' 'add_ln35_25' <Predicate = (icmp_ln20_25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_272 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_25, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2328 'bitconcatenate' 'tmp_272' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2329 [1/1] (0.00ns)   --->   "%or_ln35_54 = or i13 %tmp_272, 25" [pool/pooling.cpp:35]   --->   Operation 2329 'or' 'or_ln35_54' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2330 [1/1] (0.00ns)   --->   "%or_ln35_23 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_54)" [pool/pooling.cpp:35]   --->   Operation 2330 'bitconcatenate' 'or_ln35_23' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i14 %or_ln35_23 to i64" [pool/pooling.cpp:35]   --->   Operation 2331 'zext' 'zext_ln35_51' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2332 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_25 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_51" [pool/pooling.cpp:35]   --->   Operation 2332 'getelementptr' 'max_pool_1_out_addr_25' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2333 [1/1] (3.25ns)   --->   "store float %max_0_25, float* %max_pool_1_out_addr_25, align 4" [pool/pooling.cpp:35]   --->   Operation 2333 'store' <Predicate = (icmp_ln20_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_129 : Operation 2334 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_134) nounwind" [pool/pooling.cpp:36]   --->   Operation 2334 'specregionend' 'empty_207' <Predicate = (icmp_ln20_25)> <Delay = 0.00>
ST_129 : Operation 2335 [1/1] (0.00ns)   --->   "br label %101" [pool/pooling.cpp:16]   --->   Operation 2335 'br' <Predicate = (icmp_ln20_25)> <Delay = 0.00>

State 130 <SV = 29> <Delay = 6.76>
ST_130 : Operation 2336 [1/1] (0.00ns)   --->   "%max_1_25 = phi float [ %max_0_25, %Pool_Row_Loop_begin25 ], [ %select_ln28_25, %._crit_edge.25 ]" [pool/pooling.cpp:28]   --->   Operation 2336 'phi' 'max_1_25' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2337 [1/1] (0.00ns)   --->   "%mpc_0_25 = phi i2 [ 0, %Pool_Row_Loop_begin25 ], [ %add_ln23_25, %._crit_edge.25 ]" [pool/pooling.cpp:23]   --->   Operation 2337 'phi' 'mpc_0_25' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i2 %mpc_0_25 to i5" [pool/pooling.cpp:23]   --->   Operation 2338 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2339 [1/1] (0.95ns)   --->   "%icmp_ln23_25 = icmp eq i2 %mpc_0_25, -2" [pool/pooling.cpp:23]   --->   Operation 2339 'icmp' 'icmp_ln23_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2340 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2340 'speclooptripcount' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2341 [1/1] (1.56ns)   --->   "%add_ln23_25 = add i2 %mpc_0_25, 1" [pool/pooling.cpp:23]   --->   Operation 2341 'add' 'add_ln23_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_25, label %Pool_Row_Loop_end25, label %._crit_edge.25" [pool/pooling.cpp:23]   --->   Operation 2342 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2343 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %shl_ln26_24, %zext_ln23_25" [pool/pooling.cpp:26]   --->   Operation 2343 'add' 'add_ln26_25' <Predicate = (!icmp_ln23_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln28_77 = zext i5 %add_ln26_25 to i10" [pool/pooling.cpp:28]   --->   Operation 2344 'zext' 'zext_ln28_77' <Predicate = (!icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2345 [1/1] (1.73ns)   --->   "%add_ln28_25 = add i10 %zext_ln28_77, %mul_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2345 'add' 'add_ln28_25' <Predicate = (!icmp_ln23_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_275 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_25, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2346 'bitconcatenate' 'tmp_275' <Predicate = (!icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2347 [1/1] (0.00ns)   --->   "%or_ln28_119 = or i15 %tmp_275, 25" [pool/pooling.cpp:28]   --->   Operation 2347 'or' 'or_ln28_119' <Predicate = (!icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2348 [1/1] (0.00ns)   --->   "%or_ln28_87 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_119)" [pool/pooling.cpp:28]   --->   Operation 2348 'bitconcatenate' 'or_ln28_87' <Predicate = (!icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln28_78 = zext i16 %or_ln28_87 to i64" [pool/pooling.cpp:28]   --->   Operation 2349 'zext' 'zext_ln28_78' <Predicate = (!icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2350 [1/1] (0.00ns)   --->   "%conv_1_out_addr_25 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_78" [pool/pooling.cpp:28]   --->   Operation 2350 'getelementptr' 'conv_1_out_addr_25' <Predicate = (!icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2351 [2/2] (3.25ns)   --->   "%conv_1_out_load_25 = load float* %conv_1_out_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 2351 'load' 'conv_1_out_load_25' <Predicate = (!icmp_ln23_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_130 : Operation 2352 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_139) nounwind" [pool/pooling.cpp:33]   --->   Operation 2352 'specregionend' 'empty_209' <Predicate = (icmp_ln23_25)> <Delay = 0.00>
ST_130 : Operation 2353 [1/1] (0.00ns)   --->   "br label %102" [pool/pooling.cpp:20]   --->   Operation 2353 'br' <Predicate = (icmp_ln23_25)> <Delay = 0.00>

State 131 <SV = 30> <Delay = 11.7>
ST_131 : Operation 2354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2354 'specloopname' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2355 [1/2] (3.25ns)   --->   "%conv_1_out_load_25 = load float* %conv_1_out_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 2355 'load' 'conv_1_out_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_131 : Operation 2356 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %conv_1_out_load_25 to i32" [pool/pooling.cpp:28]   --->   Operation 2356 'bitcast' 'bitcast_ln28_50' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_202 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2357 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 2358 'trunc' 'trunc_ln28_50' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2359 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %max_1_25 to i32" [pool/pooling.cpp:28]   --->   Operation 2359 'bitcast' 'bitcast_ln28_51' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_203 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2360 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 2361 'trunc' 'trunc_ln28_51' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2362 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_202, -1" [pool/pooling.cpp:28]   --->   Operation 2362 'icmp' 'icmp_ln28_100' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2363 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 2363 'icmp' 'icmp_ln28_101' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 2364 'or' 'or_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2365 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_203, -1" [pool/pooling.cpp:28]   --->   Operation 2365 'icmp' 'icmp_ln28_102' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2366 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 2366 'icmp' 'icmp_ln28_103' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 2367 'or' 'or_ln28_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 2368 'and' 'and_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2369 [1/1] (6.78ns)   --->   "%tmp_204 = fcmp ogt float %conv_1_out_load_25, %max_1_25" [pool/pooling.cpp:28]   --->   Operation 2369 'fcmp' 'tmp_204' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2370 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_204" [pool/pooling.cpp:28]   --->   Operation 2370 'and' 'and_ln28_51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2371 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_51, float %conv_1_out_load_25, float %max_1_25" [pool/pooling.cpp:28]   --->   Operation 2371 'select' 'select_ln28_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 2372 [1/1] (0.00ns)   --->   "br label %103" [pool/pooling.cpp:23]   --->   Operation 2372 'br' <Predicate = true> <Delay = 0.00>

State 132 <SV = 27> <Delay = 1.91>
ST_132 : Operation 2373 [1/1] (0.00ns)   --->   "%r_0_26 = phi i4 [ 0, %Filter_Loop25 ], [ %add_ln13_26, %Row_Loop_end26 ]" [pool/pooling.cpp:13]   --->   Operation 2373 'phi' 'r_0_26' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2374 [1/1] (0.00ns)   --->   "%phi_mul51 = phi i8 [ 0, %Filter_Loop25 ], [ %add_ln13_58, %Row_Loop_end26 ]" [pool/pooling.cpp:13]   --->   Operation 2374 'phi' 'phi_mul51' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2375 [1/1] (1.91ns)   --->   "%add_ln13_58 = add i8 %phi_mul51, 13" [pool/pooling.cpp:13]   --->   Operation 2375 'add' 'add_ln13_58' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2376 [1/1] (1.30ns)   --->   "%icmp_ln13_26 = icmp eq i4 %r_0_26, -3" [pool/pooling.cpp:13]   --->   Operation 2376 'icmp' 'icmp_ln13_26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2377 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2377 'speclooptripcount' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2378 [1/1] (1.73ns)   --->   "%add_ln13_26 = add i4 %r_0_26, 1" [pool/pooling.cpp:13]   --->   Operation 2378 'add' 'add_ln13_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_26, label %Filter_Loop26, label %Row_Loop_begin26" [pool/pooling.cpp:13]   --->   Operation 2379 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2380 'specloopname' <Predicate = (!icmp_ln13_26)> <Delay = 0.00>
ST_132 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2381 'specregionbegin' 'tmp_133' <Predicate = (!icmp_ln13_26)> <Delay = 0.00>
ST_132 : Operation 2382 [1/1] (0.00ns)   --->   "%shl_ln25_25 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_26, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2382 'bitconcatenate' 'shl_ln25_25' <Predicate = (!icmp_ln13_26)> <Delay = 0.00>
ST_132 : Operation 2383 [1/1] (1.76ns)   --->   "br label %105" [pool/pooling.cpp:16]   --->   Operation 2383 'br' <Predicate = (!icmp_ln13_26)> <Delay = 1.76>
ST_132 : Operation 2384 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_128) nounwind" [pool/pooling.cpp:38]   --->   Operation 2384 'specregionend' 'empty_211' <Predicate = (icmp_ln13_26)> <Delay = 0.00>
ST_132 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2385 'specregionbegin' 'tmp_132' <Predicate = (icmp_ln13_26)> <Delay = 0.00>
ST_132 : Operation 2386 [1/1] (1.76ns)   --->   "br label %108" [pool/pooling.cpp:13]   --->   Operation 2386 'br' <Predicate = (icmp_ln13_26)> <Delay = 1.76>

State 133 <SV = 28> <Delay = 1.76>
ST_133 : Operation 2387 [1/1] (0.00ns)   --->   "%c_0_26 = phi i4 [ 0, %Row_Loop_begin26 ], [ %add_ln16_26, %Col_Loop_end26 ]" [pool/pooling.cpp:16]   --->   Operation 2387 'phi' 'c_0_26' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2388 [1/1] (1.30ns)   --->   "%icmp_ln16_26 = icmp eq i4 %c_0_26, -3" [pool/pooling.cpp:16]   --->   Operation 2388 'icmp' 'icmp_ln16_26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2389 [1/1] (0.00ns)   --->   "%empty_214 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2389 'speclooptripcount' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2390 [1/1] (1.73ns)   --->   "%add_ln16_26 = add i4 %c_0_26, 1" [pool/pooling.cpp:16]   --->   Operation 2390 'add' 'add_ln16_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_26, label %Row_Loop_end26, label %Col_Loop_begin26" [pool/pooling.cpp:16]   --->   Operation 2391 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2392 'specloopname' <Predicate = (!icmp_ln16_26)> <Delay = 0.00>
ST_133 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2393 'specregionbegin' 'tmp_138' <Predicate = (!icmp_ln16_26)> <Delay = 0.00>
ST_133 : Operation 2394 [1/1] (0.00ns)   --->   "%shl_ln26_25 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_26, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2394 'bitconcatenate' 'shl_ln26_25' <Predicate = (!icmp_ln16_26)> <Delay = 0.00>
ST_133 : Operation 2395 [1/1] (1.76ns)   --->   "br label %106" [pool/pooling.cpp:20]   --->   Operation 2395 'br' <Predicate = (!icmp_ln16_26)> <Delay = 1.76>
ST_133 : Operation 2396 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_133) nounwind" [pool/pooling.cpp:37]   --->   Operation 2396 'specregionend' 'empty_213' <Predicate = (icmp_ln16_26)> <Delay = 0.00>
ST_133 : Operation 2397 [1/1] (0.00ns)   --->   "br label %104" [pool/pooling.cpp:13]   --->   Operation 2397 'br' <Predicate = (icmp_ln16_26)> <Delay = 0.00>

State 134 <SV = 29> <Delay = 5.56>
ST_134 : Operation 2398 [1/1] (0.00ns)   --->   "%max_0_26 = phi float [ 0x3810000000000000, %Col_Loop_begin26 ], [ %max_1_26, %Pool_Row_Loop_end26 ]" [pool/pooling.cpp:28]   --->   Operation 2398 'phi' 'max_0_26' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2399 [1/1] (0.00ns)   --->   "%mpr_0_26 = phi i2 [ 0, %Col_Loop_begin26 ], [ %add_ln20_26, %Pool_Row_Loop_end26 ]" [pool/pooling.cpp:20]   --->   Operation 2399 'phi' 'mpr_0_26' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln20_26 = zext i2 %mpr_0_26 to i5" [pool/pooling.cpp:20]   --->   Operation 2400 'zext' 'zext_ln20_26' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2401 [1/1] (0.95ns)   --->   "%icmp_ln20_26 = icmp eq i2 %mpr_0_26, -2" [pool/pooling.cpp:20]   --->   Operation 2401 'icmp' 'icmp_ln20_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2402 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2402 'speclooptripcount' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2403 [1/1] (1.56ns)   --->   "%add_ln20_26 = add i2 %mpr_0_26, 1" [pool/pooling.cpp:20]   --->   Operation 2403 'add' 'add_ln20_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2404 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_26, label %Col_Loop_end26, label %Pool_Row_Loop_begin26" [pool/pooling.cpp:20]   --->   Operation 2404 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2405 'specloopname' <Predicate = (!icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2406 'specregionbegin' 'tmp_143' <Predicate = (!icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2407 [1/1] (1.78ns)   --->   "%add_ln25_26 = add i5 %zext_ln20_26, %shl_ln25_25" [pool/pooling.cpp:25]   --->   Operation 2407 'add' 'add_ln25_26' <Predicate = (!icmp_ln20_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln28_76 = zext i5 %add_ln25_26 to i10" [pool/pooling.cpp:28]   --->   Operation 2408 'zext' 'zext_ln28_76' <Predicate = (!icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2409 [1/1] (3.78ns)   --->   "%mul_ln28_26 = mul i10 %zext_ln28_76, 26" [pool/pooling.cpp:28]   --->   Operation 2409 'mul' 'mul_ln28_26' <Predicate = (!icmp_ln20_26)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2410 [1/1] (1.76ns)   --->   "br label %107" [pool/pooling.cpp:23]   --->   Operation 2410 'br' <Predicate = (!icmp_ln20_26)> <Delay = 1.76>
ST_134 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i4 %c_0_26 to i8" [pool/pooling.cpp:35]   --->   Operation 2411 'zext' 'zext_ln35_52' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2412 [1/1] (1.91ns)   --->   "%add_ln35_26 = add i8 %phi_mul51, %zext_ln35_52" [pool/pooling.cpp:35]   --->   Operation 2412 'add' 'add_ln35_26' <Predicate = (icmp_ln20_26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_274 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_26, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2413 'bitconcatenate' 'tmp_274' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2414 [1/1] (0.00ns)   --->   "%or_ln35_55 = or i13 %tmp_274, 26" [pool/pooling.cpp:35]   --->   Operation 2414 'or' 'or_ln35_55' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2415 [1/1] (0.00ns)   --->   "%or_ln35_24 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_55)" [pool/pooling.cpp:35]   --->   Operation 2415 'bitconcatenate' 'or_ln35_24' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i14 %or_ln35_24 to i64" [pool/pooling.cpp:35]   --->   Operation 2416 'zext' 'zext_ln35_53' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2417 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_26 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_53" [pool/pooling.cpp:35]   --->   Operation 2417 'getelementptr' 'max_pool_1_out_addr_26' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2418 [1/1] (3.25ns)   --->   "store float %max_0_26, float* %max_pool_1_out_addr_26, align 4" [pool/pooling.cpp:35]   --->   Operation 2418 'store' <Predicate = (icmp_ln20_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_134 : Operation 2419 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_138) nounwind" [pool/pooling.cpp:36]   --->   Operation 2419 'specregionend' 'empty_215' <Predicate = (icmp_ln20_26)> <Delay = 0.00>
ST_134 : Operation 2420 [1/1] (0.00ns)   --->   "br label %105" [pool/pooling.cpp:16]   --->   Operation 2420 'br' <Predicate = (icmp_ln20_26)> <Delay = 0.00>

State 135 <SV = 30> <Delay = 6.76>
ST_135 : Operation 2421 [1/1] (0.00ns)   --->   "%max_1_26 = phi float [ %max_0_26, %Pool_Row_Loop_begin26 ], [ %select_ln28_26, %._crit_edge.26 ]" [pool/pooling.cpp:28]   --->   Operation 2421 'phi' 'max_1_26' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2422 [1/1] (0.00ns)   --->   "%mpc_0_26 = phi i2 [ 0, %Pool_Row_Loop_begin26 ], [ %add_ln23_26, %._crit_edge.26 ]" [pool/pooling.cpp:23]   --->   Operation 2422 'phi' 'mpc_0_26' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i2 %mpc_0_26 to i5" [pool/pooling.cpp:23]   --->   Operation 2423 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2424 [1/1] (0.95ns)   --->   "%icmp_ln23_26 = icmp eq i2 %mpc_0_26, -2" [pool/pooling.cpp:23]   --->   Operation 2424 'icmp' 'icmp_ln23_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2425 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2425 'speclooptripcount' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2426 [1/1] (1.56ns)   --->   "%add_ln23_26 = add i2 %mpc_0_26, 1" [pool/pooling.cpp:23]   --->   Operation 2426 'add' 'add_ln23_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2427 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_26, label %Pool_Row_Loop_end26, label %._crit_edge.26" [pool/pooling.cpp:23]   --->   Operation 2427 'br' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2428 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i5 %shl_ln26_25, %zext_ln23_26" [pool/pooling.cpp:26]   --->   Operation 2428 'add' 'add_ln26_26' <Predicate = (!icmp_ln23_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln28_80 = zext i5 %add_ln26_26 to i10" [pool/pooling.cpp:28]   --->   Operation 2429 'zext' 'zext_ln28_80' <Predicate = (!icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2430 [1/1] (1.73ns)   --->   "%add_ln28_26 = add i10 %zext_ln28_80, %mul_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2430 'add' 'add_ln28_26' <Predicate = (!icmp_ln23_26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_277 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_26, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2431 'bitconcatenate' 'tmp_277' <Predicate = (!icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2432 [1/1] (0.00ns)   --->   "%or_ln28_120 = or i15 %tmp_277, 26" [pool/pooling.cpp:28]   --->   Operation 2432 'or' 'or_ln28_120' <Predicate = (!icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2433 [1/1] (0.00ns)   --->   "%or_ln28_88 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_120)" [pool/pooling.cpp:28]   --->   Operation 2433 'bitconcatenate' 'or_ln28_88' <Predicate = (!icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln28_81 = zext i16 %or_ln28_88 to i64" [pool/pooling.cpp:28]   --->   Operation 2434 'zext' 'zext_ln28_81' <Predicate = (!icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2435 [1/1] (0.00ns)   --->   "%conv_1_out_addr_26 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_81" [pool/pooling.cpp:28]   --->   Operation 2435 'getelementptr' 'conv_1_out_addr_26' <Predicate = (!icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2436 [2/2] (3.25ns)   --->   "%conv_1_out_load_26 = load float* %conv_1_out_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 2436 'load' 'conv_1_out_load_26' <Predicate = (!icmp_ln23_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_135 : Operation 2437 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_143) nounwind" [pool/pooling.cpp:33]   --->   Operation 2437 'specregionend' 'empty_217' <Predicate = (icmp_ln23_26)> <Delay = 0.00>
ST_135 : Operation 2438 [1/1] (0.00ns)   --->   "br label %106" [pool/pooling.cpp:20]   --->   Operation 2438 'br' <Predicate = (icmp_ln23_26)> <Delay = 0.00>

State 136 <SV = 31> <Delay = 11.7>
ST_136 : Operation 2439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2439 'specloopname' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2440 [1/2] (3.25ns)   --->   "%conv_1_out_load_26 = load float* %conv_1_out_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 2440 'load' 'conv_1_out_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_136 : Operation 2441 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %conv_1_out_load_26 to i32" [pool/pooling.cpp:28]   --->   Operation 2441 'bitcast' 'bitcast_ln28_52' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_205 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2442 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 2443 'trunc' 'trunc_ln28_52' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2444 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %max_1_26 to i32" [pool/pooling.cpp:28]   --->   Operation 2444 'bitcast' 'bitcast_ln28_53' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_206 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2445 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 2446 'trunc' 'trunc_ln28_53' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2447 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_205, -1" [pool/pooling.cpp:28]   --->   Operation 2447 'icmp' 'icmp_ln28_104' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2448 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 2448 'icmp' 'icmp_ln28_105' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 2449 'or' 'or_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2450 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_206, -1" [pool/pooling.cpp:28]   --->   Operation 2450 'icmp' 'icmp_ln28_106' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2451 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 2451 'icmp' 'icmp_ln28_107' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 2452 'or' 'or_ln28_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 2453 'and' 'and_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2454 [1/1] (6.78ns)   --->   "%tmp_207 = fcmp ogt float %conv_1_out_load_26, %max_1_26" [pool/pooling.cpp:28]   --->   Operation 2454 'fcmp' 'tmp_207' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2455 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_207" [pool/pooling.cpp:28]   --->   Operation 2455 'and' 'and_ln28_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2456 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_53, float %conv_1_out_load_26, float %max_1_26" [pool/pooling.cpp:28]   --->   Operation 2456 'select' 'select_ln28_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 2457 [1/1] (0.00ns)   --->   "br label %107" [pool/pooling.cpp:23]   --->   Operation 2457 'br' <Predicate = true> <Delay = 0.00>

State 137 <SV = 28> <Delay = 1.91>
ST_137 : Operation 2458 [1/1] (0.00ns)   --->   "%r_0_27 = phi i4 [ 0, %Filter_Loop26 ], [ %add_ln13_27, %Row_Loop_end27 ]" [pool/pooling.cpp:13]   --->   Operation 2458 'phi' 'r_0_27' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2459 [1/1] (0.00ns)   --->   "%phi_mul53 = phi i8 [ 0, %Filter_Loop26 ], [ %add_ln13_59, %Row_Loop_end27 ]" [pool/pooling.cpp:13]   --->   Operation 2459 'phi' 'phi_mul53' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2460 [1/1] (1.91ns)   --->   "%add_ln13_59 = add i8 %phi_mul53, 13" [pool/pooling.cpp:13]   --->   Operation 2460 'add' 'add_ln13_59' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2461 [1/1] (1.30ns)   --->   "%icmp_ln13_27 = icmp eq i4 %r_0_27, -3" [pool/pooling.cpp:13]   --->   Operation 2461 'icmp' 'icmp_ln13_27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2462 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2462 'speclooptripcount' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2463 [1/1] (1.73ns)   --->   "%add_ln13_27 = add i4 %r_0_27, 1" [pool/pooling.cpp:13]   --->   Operation 2463 'add' 'add_ln13_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2464 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_27, label %Filter_Loop27, label %Row_Loop_begin27" [pool/pooling.cpp:13]   --->   Operation 2464 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2465 'specloopname' <Predicate = (!icmp_ln13_27)> <Delay = 0.00>
ST_137 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2466 'specregionbegin' 'tmp_137' <Predicate = (!icmp_ln13_27)> <Delay = 0.00>
ST_137 : Operation 2467 [1/1] (0.00ns)   --->   "%shl_ln25_26 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_27, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2467 'bitconcatenate' 'shl_ln25_26' <Predicate = (!icmp_ln13_27)> <Delay = 0.00>
ST_137 : Operation 2468 [1/1] (1.76ns)   --->   "br label %109" [pool/pooling.cpp:16]   --->   Operation 2468 'br' <Predicate = (!icmp_ln13_27)> <Delay = 1.76>
ST_137 : Operation 2469 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_132) nounwind" [pool/pooling.cpp:38]   --->   Operation 2469 'specregionend' 'empty_219' <Predicate = (icmp_ln13_27)> <Delay = 0.00>
ST_137 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2470 'specregionbegin' 'tmp_136' <Predicate = (icmp_ln13_27)> <Delay = 0.00>
ST_137 : Operation 2471 [1/1] (1.76ns)   --->   "br label %112" [pool/pooling.cpp:13]   --->   Operation 2471 'br' <Predicate = (icmp_ln13_27)> <Delay = 1.76>

State 138 <SV = 29> <Delay = 1.76>
ST_138 : Operation 2472 [1/1] (0.00ns)   --->   "%c_0_27 = phi i4 [ 0, %Row_Loop_begin27 ], [ %add_ln16_27, %Col_Loop_end27 ]" [pool/pooling.cpp:16]   --->   Operation 2472 'phi' 'c_0_27' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2473 [1/1] (1.30ns)   --->   "%icmp_ln16_27 = icmp eq i4 %c_0_27, -3" [pool/pooling.cpp:16]   --->   Operation 2473 'icmp' 'icmp_ln16_27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2474 [1/1] (0.00ns)   --->   "%empty_222 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2474 'speclooptripcount' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2475 [1/1] (1.73ns)   --->   "%add_ln16_27 = add i4 %c_0_27, 1" [pool/pooling.cpp:16]   --->   Operation 2475 'add' 'add_ln16_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2476 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_27, label %Row_Loop_end27, label %Col_Loop_begin27" [pool/pooling.cpp:16]   --->   Operation 2476 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2477 'specloopname' <Predicate = (!icmp_ln16_27)> <Delay = 0.00>
ST_138 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2478 'specregionbegin' 'tmp_142' <Predicate = (!icmp_ln16_27)> <Delay = 0.00>
ST_138 : Operation 2479 [1/1] (0.00ns)   --->   "%shl_ln26_26 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_27, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2479 'bitconcatenate' 'shl_ln26_26' <Predicate = (!icmp_ln16_27)> <Delay = 0.00>
ST_138 : Operation 2480 [1/1] (1.76ns)   --->   "br label %110" [pool/pooling.cpp:20]   --->   Operation 2480 'br' <Predicate = (!icmp_ln16_27)> <Delay = 1.76>
ST_138 : Operation 2481 [1/1] (0.00ns)   --->   "%empty_221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_137) nounwind" [pool/pooling.cpp:37]   --->   Operation 2481 'specregionend' 'empty_221' <Predicate = (icmp_ln16_27)> <Delay = 0.00>
ST_138 : Operation 2482 [1/1] (0.00ns)   --->   "br label %108" [pool/pooling.cpp:13]   --->   Operation 2482 'br' <Predicate = (icmp_ln16_27)> <Delay = 0.00>

State 139 <SV = 30> <Delay = 5.56>
ST_139 : Operation 2483 [1/1] (0.00ns)   --->   "%max_0_27 = phi float [ 0x3810000000000000, %Col_Loop_begin27 ], [ %max_1_27, %Pool_Row_Loop_end27 ]" [pool/pooling.cpp:28]   --->   Operation 2483 'phi' 'max_0_27' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2484 [1/1] (0.00ns)   --->   "%mpr_0_27 = phi i2 [ 0, %Col_Loop_begin27 ], [ %add_ln20_27, %Pool_Row_Loop_end27 ]" [pool/pooling.cpp:20]   --->   Operation 2484 'phi' 'mpr_0_27' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln20_27 = zext i2 %mpr_0_27 to i5" [pool/pooling.cpp:20]   --->   Operation 2485 'zext' 'zext_ln20_27' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2486 [1/1] (0.95ns)   --->   "%icmp_ln20_27 = icmp eq i2 %mpr_0_27, -2" [pool/pooling.cpp:20]   --->   Operation 2486 'icmp' 'icmp_ln20_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2487 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2487 'speclooptripcount' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2488 [1/1] (1.56ns)   --->   "%add_ln20_27 = add i2 %mpr_0_27, 1" [pool/pooling.cpp:20]   --->   Operation 2488 'add' 'add_ln20_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2489 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_27, label %Col_Loop_end27, label %Pool_Row_Loop_begin27" [pool/pooling.cpp:20]   --->   Operation 2489 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2490 'specloopname' <Predicate = (!icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2491 [1/1] (0.00ns)   --->   "%tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2491 'specregionbegin' 'tmp_147' <Predicate = (!icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2492 [1/1] (1.78ns)   --->   "%add_ln25_27 = add i5 %zext_ln20_27, %shl_ln25_26" [pool/pooling.cpp:25]   --->   Operation 2492 'add' 'add_ln25_27' <Predicate = (!icmp_ln20_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln28_79 = zext i5 %add_ln25_27 to i10" [pool/pooling.cpp:28]   --->   Operation 2493 'zext' 'zext_ln28_79' <Predicate = (!icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2494 [1/1] (3.78ns)   --->   "%mul_ln28_27 = mul i10 %zext_ln28_79, 26" [pool/pooling.cpp:28]   --->   Operation 2494 'mul' 'mul_ln28_27' <Predicate = (!icmp_ln20_27)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2495 [1/1] (1.76ns)   --->   "br label %111" [pool/pooling.cpp:23]   --->   Operation 2495 'br' <Predicate = (!icmp_ln20_27)> <Delay = 1.76>
ST_139 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i4 %c_0_27 to i8" [pool/pooling.cpp:35]   --->   Operation 2496 'zext' 'zext_ln35_54' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2497 [1/1] (1.91ns)   --->   "%add_ln35_27 = add i8 %phi_mul53, %zext_ln35_54" [pool/pooling.cpp:35]   --->   Operation 2497 'add' 'add_ln35_27' <Predicate = (icmp_ln20_27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_276 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_27, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2498 'bitconcatenate' 'tmp_276' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2499 [1/1] (0.00ns)   --->   "%or_ln35_56 = or i13 %tmp_276, 27" [pool/pooling.cpp:35]   --->   Operation 2499 'or' 'or_ln35_56' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2500 [1/1] (0.00ns)   --->   "%or_ln35_25 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_56)" [pool/pooling.cpp:35]   --->   Operation 2500 'bitconcatenate' 'or_ln35_25' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i14 %or_ln35_25 to i64" [pool/pooling.cpp:35]   --->   Operation 2501 'zext' 'zext_ln35_55' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2502 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_27 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_55" [pool/pooling.cpp:35]   --->   Operation 2502 'getelementptr' 'max_pool_1_out_addr_27' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2503 [1/1] (3.25ns)   --->   "store float %max_0_27, float* %max_pool_1_out_addr_27, align 4" [pool/pooling.cpp:35]   --->   Operation 2503 'store' <Predicate = (icmp_ln20_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_139 : Operation 2504 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_142) nounwind" [pool/pooling.cpp:36]   --->   Operation 2504 'specregionend' 'empty_223' <Predicate = (icmp_ln20_27)> <Delay = 0.00>
ST_139 : Operation 2505 [1/1] (0.00ns)   --->   "br label %109" [pool/pooling.cpp:16]   --->   Operation 2505 'br' <Predicate = (icmp_ln20_27)> <Delay = 0.00>

State 140 <SV = 31> <Delay = 6.76>
ST_140 : Operation 2506 [1/1] (0.00ns)   --->   "%max_1_27 = phi float [ %max_0_27, %Pool_Row_Loop_begin27 ], [ %select_ln28_27, %._crit_edge.27 ]" [pool/pooling.cpp:28]   --->   Operation 2506 'phi' 'max_1_27' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2507 [1/1] (0.00ns)   --->   "%mpc_0_27 = phi i2 [ 0, %Pool_Row_Loop_begin27 ], [ %add_ln23_27, %._crit_edge.27 ]" [pool/pooling.cpp:23]   --->   Operation 2507 'phi' 'mpc_0_27' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i2 %mpc_0_27 to i5" [pool/pooling.cpp:23]   --->   Operation 2508 'zext' 'zext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2509 [1/1] (0.95ns)   --->   "%icmp_ln23_27 = icmp eq i2 %mpc_0_27, -2" [pool/pooling.cpp:23]   --->   Operation 2509 'icmp' 'icmp_ln23_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2510 [1/1] (0.00ns)   --->   "%empty_226 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2510 'speclooptripcount' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2511 [1/1] (1.56ns)   --->   "%add_ln23_27 = add i2 %mpc_0_27, 1" [pool/pooling.cpp:23]   --->   Operation 2511 'add' 'add_ln23_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2512 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_27, label %Pool_Row_Loop_end27, label %._crit_edge.27" [pool/pooling.cpp:23]   --->   Operation 2512 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2513 [1/1] (1.78ns)   --->   "%add_ln26_27 = add i5 %shl_ln26_26, %zext_ln23_27" [pool/pooling.cpp:26]   --->   Operation 2513 'add' 'add_ln26_27' <Predicate = (!icmp_ln23_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln28_83 = zext i5 %add_ln26_27 to i10" [pool/pooling.cpp:28]   --->   Operation 2514 'zext' 'zext_ln28_83' <Predicate = (!icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2515 [1/1] (1.73ns)   --->   "%add_ln28_27 = add i10 %zext_ln28_83, %mul_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2515 'add' 'add_ln28_27' <Predicate = (!icmp_ln23_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_279 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_27, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2516 'bitconcatenate' 'tmp_279' <Predicate = (!icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2517 [1/1] (0.00ns)   --->   "%or_ln28_121 = or i15 %tmp_279, 27" [pool/pooling.cpp:28]   --->   Operation 2517 'or' 'or_ln28_121' <Predicate = (!icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2518 [1/1] (0.00ns)   --->   "%or_ln28_89 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_121)" [pool/pooling.cpp:28]   --->   Operation 2518 'bitconcatenate' 'or_ln28_89' <Predicate = (!icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln28_84 = zext i16 %or_ln28_89 to i64" [pool/pooling.cpp:28]   --->   Operation 2519 'zext' 'zext_ln28_84' <Predicate = (!icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2520 [1/1] (0.00ns)   --->   "%conv_1_out_addr_27 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_84" [pool/pooling.cpp:28]   --->   Operation 2520 'getelementptr' 'conv_1_out_addr_27' <Predicate = (!icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2521 [2/2] (3.25ns)   --->   "%conv_1_out_load_27 = load float* %conv_1_out_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 2521 'load' 'conv_1_out_load_27' <Predicate = (!icmp_ln23_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_140 : Operation 2522 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_147) nounwind" [pool/pooling.cpp:33]   --->   Operation 2522 'specregionend' 'empty_225' <Predicate = (icmp_ln23_27)> <Delay = 0.00>
ST_140 : Operation 2523 [1/1] (0.00ns)   --->   "br label %110" [pool/pooling.cpp:20]   --->   Operation 2523 'br' <Predicate = (icmp_ln23_27)> <Delay = 0.00>

State 141 <SV = 32> <Delay = 11.7>
ST_141 : Operation 2524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2524 'specloopname' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2525 [1/2] (3.25ns)   --->   "%conv_1_out_load_27 = load float* %conv_1_out_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 2525 'load' 'conv_1_out_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_141 : Operation 2526 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %conv_1_out_load_27 to i32" [pool/pooling.cpp:28]   --->   Operation 2526 'bitcast' 'bitcast_ln28_54' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_208 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2527 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 2528 'trunc' 'trunc_ln28_54' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2529 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %max_1_27 to i32" [pool/pooling.cpp:28]   --->   Operation 2529 'bitcast' 'bitcast_ln28_55' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_209 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2530 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 2531 'trunc' 'trunc_ln28_55' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2532 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_208, -1" [pool/pooling.cpp:28]   --->   Operation 2532 'icmp' 'icmp_ln28_108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2533 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 2533 'icmp' 'icmp_ln28_109' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 2534 'or' 'or_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2535 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_209, -1" [pool/pooling.cpp:28]   --->   Operation 2535 'icmp' 'icmp_ln28_110' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2536 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 2536 'icmp' 'icmp_ln28_111' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 2537 'or' 'or_ln28_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 2538 'and' 'and_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2539 [1/1] (6.78ns)   --->   "%tmp_210 = fcmp ogt float %conv_1_out_load_27, %max_1_27" [pool/pooling.cpp:28]   --->   Operation 2539 'fcmp' 'tmp_210' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2540 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_210" [pool/pooling.cpp:28]   --->   Operation 2540 'and' 'and_ln28_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2541 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_55, float %conv_1_out_load_27, float %max_1_27" [pool/pooling.cpp:28]   --->   Operation 2541 'select' 'select_ln28_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2542 [1/1] (0.00ns)   --->   "br label %111" [pool/pooling.cpp:23]   --->   Operation 2542 'br' <Predicate = true> <Delay = 0.00>

State 142 <SV = 29> <Delay = 1.91>
ST_142 : Operation 2543 [1/1] (0.00ns)   --->   "%r_0_28 = phi i4 [ 0, %Filter_Loop27 ], [ %add_ln13_28, %Row_Loop_end28 ]" [pool/pooling.cpp:13]   --->   Operation 2543 'phi' 'r_0_28' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2544 [1/1] (0.00ns)   --->   "%phi_mul55 = phi i8 [ 0, %Filter_Loop27 ], [ %add_ln13_60, %Row_Loop_end28 ]" [pool/pooling.cpp:13]   --->   Operation 2544 'phi' 'phi_mul55' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2545 [1/1] (1.91ns)   --->   "%add_ln13_60 = add i8 %phi_mul55, 13" [pool/pooling.cpp:13]   --->   Operation 2545 'add' 'add_ln13_60' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2546 [1/1] (1.30ns)   --->   "%icmp_ln13_28 = icmp eq i4 %r_0_28, -3" [pool/pooling.cpp:13]   --->   Operation 2546 'icmp' 'icmp_ln13_28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2547 [1/1] (0.00ns)   --->   "%empty_228 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2547 'speclooptripcount' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2548 [1/1] (1.73ns)   --->   "%add_ln13_28 = add i4 %r_0_28, 1" [pool/pooling.cpp:13]   --->   Operation 2548 'add' 'add_ln13_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2549 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_28, label %Filter_Loop28, label %Row_Loop_begin28" [pool/pooling.cpp:13]   --->   Operation 2549 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2550 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2550 'specloopname' <Predicate = (!icmp_ln13_28)> <Delay = 0.00>
ST_142 : Operation 2551 [1/1] (0.00ns)   --->   "%tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2551 'specregionbegin' 'tmp_141' <Predicate = (!icmp_ln13_28)> <Delay = 0.00>
ST_142 : Operation 2552 [1/1] (0.00ns)   --->   "%shl_ln25_27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_28, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2552 'bitconcatenate' 'shl_ln25_27' <Predicate = (!icmp_ln13_28)> <Delay = 0.00>
ST_142 : Operation 2553 [1/1] (1.76ns)   --->   "br label %113" [pool/pooling.cpp:16]   --->   Operation 2553 'br' <Predicate = (!icmp_ln13_28)> <Delay = 1.76>
ST_142 : Operation 2554 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_136) nounwind" [pool/pooling.cpp:38]   --->   Operation 2554 'specregionend' 'empty_227' <Predicate = (icmp_ln13_28)> <Delay = 0.00>
ST_142 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2555 'specregionbegin' 'tmp_140' <Predicate = (icmp_ln13_28)> <Delay = 0.00>
ST_142 : Operation 2556 [1/1] (1.76ns)   --->   "br label %116" [pool/pooling.cpp:13]   --->   Operation 2556 'br' <Predicate = (icmp_ln13_28)> <Delay = 1.76>

State 143 <SV = 30> <Delay = 1.76>
ST_143 : Operation 2557 [1/1] (0.00ns)   --->   "%c_0_28 = phi i4 [ 0, %Row_Loop_begin28 ], [ %add_ln16_28, %Col_Loop_end28 ]" [pool/pooling.cpp:16]   --->   Operation 2557 'phi' 'c_0_28' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2558 [1/1] (1.30ns)   --->   "%icmp_ln16_28 = icmp eq i4 %c_0_28, -3" [pool/pooling.cpp:16]   --->   Operation 2558 'icmp' 'icmp_ln16_28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2559 [1/1] (0.00ns)   --->   "%empty_230 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2559 'speclooptripcount' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2560 [1/1] (1.73ns)   --->   "%add_ln16_28 = add i4 %c_0_28, 1" [pool/pooling.cpp:16]   --->   Operation 2560 'add' 'add_ln16_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2561 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_28, label %Row_Loop_end28, label %Col_Loop_begin28" [pool/pooling.cpp:16]   --->   Operation 2561 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2562 'specloopname' <Predicate = (!icmp_ln16_28)> <Delay = 0.00>
ST_143 : Operation 2563 [1/1] (0.00ns)   --->   "%tmp_146 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2563 'specregionbegin' 'tmp_146' <Predicate = (!icmp_ln16_28)> <Delay = 0.00>
ST_143 : Operation 2564 [1/1] (0.00ns)   --->   "%shl_ln26_27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_28, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2564 'bitconcatenate' 'shl_ln26_27' <Predicate = (!icmp_ln16_28)> <Delay = 0.00>
ST_143 : Operation 2565 [1/1] (1.76ns)   --->   "br label %114" [pool/pooling.cpp:20]   --->   Operation 2565 'br' <Predicate = (!icmp_ln16_28)> <Delay = 1.76>
ST_143 : Operation 2566 [1/1] (0.00ns)   --->   "%empty_229 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_141) nounwind" [pool/pooling.cpp:37]   --->   Operation 2566 'specregionend' 'empty_229' <Predicate = (icmp_ln16_28)> <Delay = 0.00>
ST_143 : Operation 2567 [1/1] (0.00ns)   --->   "br label %112" [pool/pooling.cpp:13]   --->   Operation 2567 'br' <Predicate = (icmp_ln16_28)> <Delay = 0.00>

State 144 <SV = 31> <Delay = 5.56>
ST_144 : Operation 2568 [1/1] (0.00ns)   --->   "%max_0_28 = phi float [ 0x3810000000000000, %Col_Loop_begin28 ], [ %max_1_28, %Pool_Row_Loop_end28 ]" [pool/pooling.cpp:28]   --->   Operation 2568 'phi' 'max_0_28' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2569 [1/1] (0.00ns)   --->   "%mpr_0_28 = phi i2 [ 0, %Col_Loop_begin28 ], [ %add_ln20_28, %Pool_Row_Loop_end28 ]" [pool/pooling.cpp:20]   --->   Operation 2569 'phi' 'mpr_0_28' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln20_28 = zext i2 %mpr_0_28 to i5" [pool/pooling.cpp:20]   --->   Operation 2570 'zext' 'zext_ln20_28' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2571 [1/1] (0.95ns)   --->   "%icmp_ln20_28 = icmp eq i2 %mpr_0_28, -2" [pool/pooling.cpp:20]   --->   Operation 2571 'icmp' 'icmp_ln20_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2572 [1/1] (0.00ns)   --->   "%empty_232 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2572 'speclooptripcount' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2573 [1/1] (1.56ns)   --->   "%add_ln20_28 = add i2 %mpr_0_28, 1" [pool/pooling.cpp:20]   --->   Operation 2573 'add' 'add_ln20_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_28, label %Col_Loop_end28, label %Pool_Row_Loop_begin28" [pool/pooling.cpp:20]   --->   Operation 2574 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2575 'specloopname' <Predicate = (!icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2576 [1/1] (0.00ns)   --->   "%tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2576 'specregionbegin' 'tmp_151' <Predicate = (!icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2577 [1/1] (1.78ns)   --->   "%add_ln25_28 = add i5 %zext_ln20_28, %shl_ln25_27" [pool/pooling.cpp:25]   --->   Operation 2577 'add' 'add_ln25_28' <Predicate = (!icmp_ln20_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln28_82 = zext i5 %add_ln25_28 to i10" [pool/pooling.cpp:28]   --->   Operation 2578 'zext' 'zext_ln28_82' <Predicate = (!icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2579 [1/1] (3.78ns)   --->   "%mul_ln28_28 = mul i10 %zext_ln28_82, 26" [pool/pooling.cpp:28]   --->   Operation 2579 'mul' 'mul_ln28_28' <Predicate = (!icmp_ln20_28)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2580 [1/1] (1.76ns)   --->   "br label %115" [pool/pooling.cpp:23]   --->   Operation 2580 'br' <Predicate = (!icmp_ln20_28)> <Delay = 1.76>
ST_144 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i4 %c_0_28 to i8" [pool/pooling.cpp:35]   --->   Operation 2581 'zext' 'zext_ln35_56' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2582 [1/1] (1.91ns)   --->   "%add_ln35_28 = add i8 %phi_mul55, %zext_ln35_56" [pool/pooling.cpp:35]   --->   Operation 2582 'add' 'add_ln35_28' <Predicate = (icmp_ln20_28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_278 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_28, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2583 'bitconcatenate' 'tmp_278' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2584 [1/1] (0.00ns)   --->   "%or_ln35_57 = or i13 %tmp_278, 28" [pool/pooling.cpp:35]   --->   Operation 2584 'or' 'or_ln35_57' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2585 [1/1] (0.00ns)   --->   "%or_ln35_26 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_57)" [pool/pooling.cpp:35]   --->   Operation 2585 'bitconcatenate' 'or_ln35_26' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i14 %or_ln35_26 to i64" [pool/pooling.cpp:35]   --->   Operation 2586 'zext' 'zext_ln35_57' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2587 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_28 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_57" [pool/pooling.cpp:35]   --->   Operation 2587 'getelementptr' 'max_pool_1_out_addr_28' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2588 [1/1] (3.25ns)   --->   "store float %max_0_28, float* %max_pool_1_out_addr_28, align 4" [pool/pooling.cpp:35]   --->   Operation 2588 'store' <Predicate = (icmp_ln20_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_144 : Operation 2589 [1/1] (0.00ns)   --->   "%empty_231 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_146) nounwind" [pool/pooling.cpp:36]   --->   Operation 2589 'specregionend' 'empty_231' <Predicate = (icmp_ln20_28)> <Delay = 0.00>
ST_144 : Operation 2590 [1/1] (0.00ns)   --->   "br label %113" [pool/pooling.cpp:16]   --->   Operation 2590 'br' <Predicate = (icmp_ln20_28)> <Delay = 0.00>

State 145 <SV = 32> <Delay = 6.76>
ST_145 : Operation 2591 [1/1] (0.00ns)   --->   "%max_1_28 = phi float [ %max_0_28, %Pool_Row_Loop_begin28 ], [ %select_ln28_28, %._crit_edge.28 ]" [pool/pooling.cpp:28]   --->   Operation 2591 'phi' 'max_1_28' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2592 [1/1] (0.00ns)   --->   "%mpc_0_28 = phi i2 [ 0, %Pool_Row_Loop_begin28 ], [ %add_ln23_28, %._crit_edge.28 ]" [pool/pooling.cpp:23]   --->   Operation 2592 'phi' 'mpc_0_28' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2593 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i2 %mpc_0_28 to i5" [pool/pooling.cpp:23]   --->   Operation 2593 'zext' 'zext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2594 [1/1] (0.95ns)   --->   "%icmp_ln23_28 = icmp eq i2 %mpc_0_28, -2" [pool/pooling.cpp:23]   --->   Operation 2594 'icmp' 'icmp_ln23_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2595 [1/1] (0.00ns)   --->   "%empty_234 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2595 'speclooptripcount' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2596 [1/1] (1.56ns)   --->   "%add_ln23_28 = add i2 %mpc_0_28, 1" [pool/pooling.cpp:23]   --->   Operation 2596 'add' 'add_ln23_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2597 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_28, label %Pool_Row_Loop_end28, label %._crit_edge.28" [pool/pooling.cpp:23]   --->   Operation 2597 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2598 [1/1] (1.78ns)   --->   "%add_ln26_28 = add i5 %shl_ln26_27, %zext_ln23_28" [pool/pooling.cpp:26]   --->   Operation 2598 'add' 'add_ln26_28' <Predicate = (!icmp_ln23_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2599 [1/1] (0.00ns)   --->   "%zext_ln28_86 = zext i5 %add_ln26_28 to i10" [pool/pooling.cpp:28]   --->   Operation 2599 'zext' 'zext_ln28_86' <Predicate = (!icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2600 [1/1] (1.73ns)   --->   "%add_ln28_28 = add i10 %zext_ln28_86, %mul_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2600 'add' 'add_ln28_28' <Predicate = (!icmp_ln23_28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_281 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2601 'bitconcatenate' 'tmp_281' <Predicate = (!icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2602 [1/1] (0.00ns)   --->   "%or_ln28_122 = or i15 %tmp_281, 28" [pool/pooling.cpp:28]   --->   Operation 2602 'or' 'or_ln28_122' <Predicate = (!icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2603 [1/1] (0.00ns)   --->   "%or_ln28_90 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_122)" [pool/pooling.cpp:28]   --->   Operation 2603 'bitconcatenate' 'or_ln28_90' <Predicate = (!icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2604 [1/1] (0.00ns)   --->   "%zext_ln28_87 = zext i16 %or_ln28_90 to i64" [pool/pooling.cpp:28]   --->   Operation 2604 'zext' 'zext_ln28_87' <Predicate = (!icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2605 [1/1] (0.00ns)   --->   "%conv_1_out_addr_28 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_87" [pool/pooling.cpp:28]   --->   Operation 2605 'getelementptr' 'conv_1_out_addr_28' <Predicate = (!icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2606 [2/2] (3.25ns)   --->   "%conv_1_out_load_28 = load float* %conv_1_out_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 2606 'load' 'conv_1_out_load_28' <Predicate = (!icmp_ln23_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_145 : Operation 2607 [1/1] (0.00ns)   --->   "%empty_233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_151) nounwind" [pool/pooling.cpp:33]   --->   Operation 2607 'specregionend' 'empty_233' <Predicate = (icmp_ln23_28)> <Delay = 0.00>
ST_145 : Operation 2608 [1/1] (0.00ns)   --->   "br label %114" [pool/pooling.cpp:20]   --->   Operation 2608 'br' <Predicate = (icmp_ln23_28)> <Delay = 0.00>

State 146 <SV = 33> <Delay = 11.7>
ST_146 : Operation 2609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2609 'specloopname' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2610 [1/2] (3.25ns)   --->   "%conv_1_out_load_28 = load float* %conv_1_out_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 2610 'load' 'conv_1_out_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_146 : Operation 2611 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %conv_1_out_load_28 to i32" [pool/pooling.cpp:28]   --->   Operation 2611 'bitcast' 'bitcast_ln28_56' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_211 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2612 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2613 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 2613 'trunc' 'trunc_ln28_56' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2614 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %max_1_28 to i32" [pool/pooling.cpp:28]   --->   Operation 2614 'bitcast' 'bitcast_ln28_57' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_212 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2615 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 2616 'trunc' 'trunc_ln28_57' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2617 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_211, -1" [pool/pooling.cpp:28]   --->   Operation 2617 'icmp' 'icmp_ln28_112' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2618 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 2618 'icmp' 'icmp_ln28_113' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_57)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 2619 'or' 'or_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2620 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_212, -1" [pool/pooling.cpp:28]   --->   Operation 2620 'icmp' 'icmp_ln28_114' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2621 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 2621 'icmp' 'icmp_ln28_115' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_57)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 2622 'or' 'or_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_57)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %or_ln28_57" [pool/pooling.cpp:28]   --->   Operation 2623 'and' 'and_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2624 [1/1] (6.78ns)   --->   "%tmp_213 = fcmp ogt float %conv_1_out_load_28, %max_1_28" [pool/pooling.cpp:28]   --->   Operation 2624 'fcmp' 'tmp_213' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2625 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_57 = and i1 %and_ln28_56, %tmp_213" [pool/pooling.cpp:28]   --->   Operation 2625 'and' 'and_ln28_57' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2626 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_57, float %conv_1_out_load_28, float %max_1_28" [pool/pooling.cpp:28]   --->   Operation 2626 'select' 'select_ln28_28' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 2627 [1/1] (0.00ns)   --->   "br label %115" [pool/pooling.cpp:23]   --->   Operation 2627 'br' <Predicate = true> <Delay = 0.00>

State 147 <SV = 30> <Delay = 1.91>
ST_147 : Operation 2628 [1/1] (0.00ns)   --->   "%r_0_29 = phi i4 [ 0, %Filter_Loop28 ], [ %add_ln13_29, %Row_Loop_end29 ]" [pool/pooling.cpp:13]   --->   Operation 2628 'phi' 'r_0_29' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2629 [1/1] (0.00ns)   --->   "%phi_mul57 = phi i8 [ 0, %Filter_Loop28 ], [ %add_ln13_61, %Row_Loop_end29 ]" [pool/pooling.cpp:13]   --->   Operation 2629 'phi' 'phi_mul57' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2630 [1/1] (1.91ns)   --->   "%add_ln13_61 = add i8 %phi_mul57, 13" [pool/pooling.cpp:13]   --->   Operation 2630 'add' 'add_ln13_61' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2631 [1/1] (1.30ns)   --->   "%icmp_ln13_29 = icmp eq i4 %r_0_29, -3" [pool/pooling.cpp:13]   --->   Operation 2631 'icmp' 'icmp_ln13_29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2632 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2632 'speclooptripcount' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2633 [1/1] (1.73ns)   --->   "%add_ln13_29 = add i4 %r_0_29, 1" [pool/pooling.cpp:13]   --->   Operation 2633 'add' 'add_ln13_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2634 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_29, label %Filter_Loop29, label %Row_Loop_begin29" [pool/pooling.cpp:13]   --->   Operation 2634 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2635 'specloopname' <Predicate = (!icmp_ln13_29)> <Delay = 0.00>
ST_147 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2636 'specregionbegin' 'tmp_145' <Predicate = (!icmp_ln13_29)> <Delay = 0.00>
ST_147 : Operation 2637 [1/1] (0.00ns)   --->   "%shl_ln25_28 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_29, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2637 'bitconcatenate' 'shl_ln25_28' <Predicate = (!icmp_ln13_29)> <Delay = 0.00>
ST_147 : Operation 2638 [1/1] (1.76ns)   --->   "br label %117" [pool/pooling.cpp:16]   --->   Operation 2638 'br' <Predicate = (!icmp_ln13_29)> <Delay = 1.76>
ST_147 : Operation 2639 [1/1] (0.00ns)   --->   "%empty_235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_140) nounwind" [pool/pooling.cpp:38]   --->   Operation 2639 'specregionend' 'empty_235' <Predicate = (icmp_ln13_29)> <Delay = 0.00>
ST_147 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_144 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2640 'specregionbegin' 'tmp_144' <Predicate = (icmp_ln13_29)> <Delay = 0.00>
ST_147 : Operation 2641 [1/1] (1.76ns)   --->   "br label %120" [pool/pooling.cpp:13]   --->   Operation 2641 'br' <Predicate = (icmp_ln13_29)> <Delay = 1.76>

State 148 <SV = 31> <Delay = 1.76>
ST_148 : Operation 2642 [1/1] (0.00ns)   --->   "%c_0_29 = phi i4 [ 0, %Row_Loop_begin29 ], [ %add_ln16_29, %Col_Loop_end29 ]" [pool/pooling.cpp:16]   --->   Operation 2642 'phi' 'c_0_29' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2643 [1/1] (1.30ns)   --->   "%icmp_ln16_29 = icmp eq i4 %c_0_29, -3" [pool/pooling.cpp:16]   --->   Operation 2643 'icmp' 'icmp_ln16_29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2644 [1/1] (0.00ns)   --->   "%empty_238 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2644 'speclooptripcount' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2645 [1/1] (1.73ns)   --->   "%add_ln16_29 = add i4 %c_0_29, 1" [pool/pooling.cpp:16]   --->   Operation 2645 'add' 'add_ln16_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2646 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_29, label %Row_Loop_end29, label %Col_Loop_begin29" [pool/pooling.cpp:16]   --->   Operation 2646 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2647 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2647 'specloopname' <Predicate = (!icmp_ln16_29)> <Delay = 0.00>
ST_148 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2648 'specregionbegin' 'tmp_150' <Predicate = (!icmp_ln16_29)> <Delay = 0.00>
ST_148 : Operation 2649 [1/1] (0.00ns)   --->   "%shl_ln26_28 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_29, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2649 'bitconcatenate' 'shl_ln26_28' <Predicate = (!icmp_ln16_29)> <Delay = 0.00>
ST_148 : Operation 2650 [1/1] (1.76ns)   --->   "br label %118" [pool/pooling.cpp:20]   --->   Operation 2650 'br' <Predicate = (!icmp_ln16_29)> <Delay = 1.76>
ST_148 : Operation 2651 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_145) nounwind" [pool/pooling.cpp:37]   --->   Operation 2651 'specregionend' 'empty_237' <Predicate = (icmp_ln16_29)> <Delay = 0.00>
ST_148 : Operation 2652 [1/1] (0.00ns)   --->   "br label %116" [pool/pooling.cpp:13]   --->   Operation 2652 'br' <Predicate = (icmp_ln16_29)> <Delay = 0.00>

State 149 <SV = 32> <Delay = 5.56>
ST_149 : Operation 2653 [1/1] (0.00ns)   --->   "%max_0_29 = phi float [ 0x3810000000000000, %Col_Loop_begin29 ], [ %max_1_29, %Pool_Row_Loop_end29 ]" [pool/pooling.cpp:28]   --->   Operation 2653 'phi' 'max_0_29' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2654 [1/1] (0.00ns)   --->   "%mpr_0_29 = phi i2 [ 0, %Col_Loop_begin29 ], [ %add_ln20_29, %Pool_Row_Loop_end29 ]" [pool/pooling.cpp:20]   --->   Operation 2654 'phi' 'mpr_0_29' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln20_29 = zext i2 %mpr_0_29 to i5" [pool/pooling.cpp:20]   --->   Operation 2655 'zext' 'zext_ln20_29' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2656 [1/1] (0.95ns)   --->   "%icmp_ln20_29 = icmp eq i2 %mpr_0_29, -2" [pool/pooling.cpp:20]   --->   Operation 2656 'icmp' 'icmp_ln20_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2657 [1/1] (0.00ns)   --->   "%empty_240 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2657 'speclooptripcount' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2658 [1/1] (1.56ns)   --->   "%add_ln20_29 = add i2 %mpr_0_29, 1" [pool/pooling.cpp:20]   --->   Operation 2658 'add' 'add_ln20_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2659 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_29, label %Col_Loop_end29, label %Pool_Row_Loop_begin29" [pool/pooling.cpp:20]   --->   Operation 2659 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2660 'specloopname' <Predicate = (!icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_154 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2661 'specregionbegin' 'tmp_154' <Predicate = (!icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2662 [1/1] (1.78ns)   --->   "%add_ln25_29 = add i5 %zext_ln20_29, %shl_ln25_28" [pool/pooling.cpp:25]   --->   Operation 2662 'add' 'add_ln25_29' <Predicate = (!icmp_ln20_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln28_85 = zext i5 %add_ln25_29 to i10" [pool/pooling.cpp:28]   --->   Operation 2663 'zext' 'zext_ln28_85' <Predicate = (!icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2664 [1/1] (3.78ns)   --->   "%mul_ln28_29 = mul i10 %zext_ln28_85, 26" [pool/pooling.cpp:28]   --->   Operation 2664 'mul' 'mul_ln28_29' <Predicate = (!icmp_ln20_29)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2665 [1/1] (1.76ns)   --->   "br label %119" [pool/pooling.cpp:23]   --->   Operation 2665 'br' <Predicate = (!icmp_ln20_29)> <Delay = 1.76>
ST_149 : Operation 2666 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i4 %c_0_29 to i8" [pool/pooling.cpp:35]   --->   Operation 2666 'zext' 'zext_ln35_58' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2667 [1/1] (1.91ns)   --->   "%add_ln35_29 = add i8 %phi_mul57, %zext_ln35_58" [pool/pooling.cpp:35]   --->   Operation 2667 'add' 'add_ln35_29' <Predicate = (icmp_ln20_29)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_280 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_29, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2668 'bitconcatenate' 'tmp_280' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2669 [1/1] (0.00ns)   --->   "%or_ln35_58 = or i13 %tmp_280, 29" [pool/pooling.cpp:35]   --->   Operation 2669 'or' 'or_ln35_58' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2670 [1/1] (0.00ns)   --->   "%or_ln35_27 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_58)" [pool/pooling.cpp:35]   --->   Operation 2670 'bitconcatenate' 'or_ln35_27' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i14 %or_ln35_27 to i64" [pool/pooling.cpp:35]   --->   Operation 2671 'zext' 'zext_ln35_59' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2672 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_29 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_59" [pool/pooling.cpp:35]   --->   Operation 2672 'getelementptr' 'max_pool_1_out_addr_29' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2673 [1/1] (3.25ns)   --->   "store float %max_0_29, float* %max_pool_1_out_addr_29, align 4" [pool/pooling.cpp:35]   --->   Operation 2673 'store' <Predicate = (icmp_ln20_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_149 : Operation 2674 [1/1] (0.00ns)   --->   "%empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_150) nounwind" [pool/pooling.cpp:36]   --->   Operation 2674 'specregionend' 'empty_239' <Predicate = (icmp_ln20_29)> <Delay = 0.00>
ST_149 : Operation 2675 [1/1] (0.00ns)   --->   "br label %117" [pool/pooling.cpp:16]   --->   Operation 2675 'br' <Predicate = (icmp_ln20_29)> <Delay = 0.00>

State 150 <SV = 33> <Delay = 6.76>
ST_150 : Operation 2676 [1/1] (0.00ns)   --->   "%max_1_29 = phi float [ %max_0_29, %Pool_Row_Loop_begin29 ], [ %select_ln28_29, %._crit_edge.29 ]" [pool/pooling.cpp:28]   --->   Operation 2676 'phi' 'max_1_29' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2677 [1/1] (0.00ns)   --->   "%mpc_0_29 = phi i2 [ 0, %Pool_Row_Loop_begin29 ], [ %add_ln23_29, %._crit_edge.29 ]" [pool/pooling.cpp:23]   --->   Operation 2677 'phi' 'mpc_0_29' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i2 %mpc_0_29 to i5" [pool/pooling.cpp:23]   --->   Operation 2678 'zext' 'zext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2679 [1/1] (0.95ns)   --->   "%icmp_ln23_29 = icmp eq i2 %mpc_0_29, -2" [pool/pooling.cpp:23]   --->   Operation 2679 'icmp' 'icmp_ln23_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2680 [1/1] (0.00ns)   --->   "%empty_242 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2680 'speclooptripcount' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2681 [1/1] (1.56ns)   --->   "%add_ln23_29 = add i2 %mpc_0_29, 1" [pool/pooling.cpp:23]   --->   Operation 2681 'add' 'add_ln23_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2682 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_29, label %Pool_Row_Loop_end29, label %._crit_edge.29" [pool/pooling.cpp:23]   --->   Operation 2682 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2683 [1/1] (1.78ns)   --->   "%add_ln26_29 = add i5 %shl_ln26_28, %zext_ln23_29" [pool/pooling.cpp:26]   --->   Operation 2683 'add' 'add_ln26_29' <Predicate = (!icmp_ln23_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2684 [1/1] (0.00ns)   --->   "%zext_ln28_89 = zext i5 %add_ln26_29 to i10" [pool/pooling.cpp:28]   --->   Operation 2684 'zext' 'zext_ln28_89' <Predicate = (!icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2685 [1/1] (1.73ns)   --->   "%add_ln28_29 = add i10 %zext_ln28_89, %mul_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2685 'add' 'add_ln28_29' <Predicate = (!icmp_ln23_29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2686 [1/1] (0.00ns)   --->   "%tmp_283 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_29, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2686 'bitconcatenate' 'tmp_283' <Predicate = (!icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2687 [1/1] (0.00ns)   --->   "%or_ln28_123 = or i15 %tmp_283, 29" [pool/pooling.cpp:28]   --->   Operation 2687 'or' 'or_ln28_123' <Predicate = (!icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2688 [1/1] (0.00ns)   --->   "%or_ln28_91 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_123)" [pool/pooling.cpp:28]   --->   Operation 2688 'bitconcatenate' 'or_ln28_91' <Predicate = (!icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln28_90 = zext i16 %or_ln28_91 to i64" [pool/pooling.cpp:28]   --->   Operation 2689 'zext' 'zext_ln28_90' <Predicate = (!icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2690 [1/1] (0.00ns)   --->   "%conv_1_out_addr_29 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_90" [pool/pooling.cpp:28]   --->   Operation 2690 'getelementptr' 'conv_1_out_addr_29' <Predicate = (!icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2691 [2/2] (3.25ns)   --->   "%conv_1_out_load_29 = load float* %conv_1_out_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 2691 'load' 'conv_1_out_load_29' <Predicate = (!icmp_ln23_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_150 : Operation 2692 [1/1] (0.00ns)   --->   "%empty_241 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_154) nounwind" [pool/pooling.cpp:33]   --->   Operation 2692 'specregionend' 'empty_241' <Predicate = (icmp_ln23_29)> <Delay = 0.00>
ST_150 : Operation 2693 [1/1] (0.00ns)   --->   "br label %118" [pool/pooling.cpp:20]   --->   Operation 2693 'br' <Predicate = (icmp_ln23_29)> <Delay = 0.00>

State 151 <SV = 34> <Delay = 11.7>
ST_151 : Operation 2694 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2694 'specloopname' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2695 [1/2] (3.25ns)   --->   "%conv_1_out_load_29 = load float* %conv_1_out_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 2695 'load' 'conv_1_out_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_151 : Operation 2696 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %conv_1_out_load_29 to i32" [pool/pooling.cpp:28]   --->   Operation 2696 'bitcast' 'bitcast_ln28_58' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_214 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2697 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 2698 'trunc' 'trunc_ln28_58' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2699 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %max_1_29 to i32" [pool/pooling.cpp:28]   --->   Operation 2699 'bitcast' 'bitcast_ln28_59' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2700 [1/1] (0.00ns)   --->   "%tmp_215 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2700 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2701 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 2701 'trunc' 'trunc_ln28_59' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2702 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_214, -1" [pool/pooling.cpp:28]   --->   Operation 2702 'icmp' 'icmp_ln28_116' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2703 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 2703 'icmp' 'icmp_ln28_117' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_59)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 2704 'or' 'or_ln28_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2705 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_215, -1" [pool/pooling.cpp:28]   --->   Operation 2705 'icmp' 'icmp_ln28_118' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2706 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 2706 'icmp' 'icmp_ln28_119' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_59)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 2707 'or' 'or_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_59)   --->   "%and_ln28_58 = and i1 %or_ln28_58, %or_ln28_59" [pool/pooling.cpp:28]   --->   Operation 2708 'and' 'and_ln28_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2709 [1/1] (6.78ns)   --->   "%tmp_216 = fcmp ogt float %conv_1_out_load_29, %max_1_29" [pool/pooling.cpp:28]   --->   Operation 2709 'fcmp' 'tmp_216' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2710 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_59 = and i1 %and_ln28_58, %tmp_216" [pool/pooling.cpp:28]   --->   Operation 2710 'and' 'and_ln28_59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2711 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_59, float %conv_1_out_load_29, float %max_1_29" [pool/pooling.cpp:28]   --->   Operation 2711 'select' 'select_ln28_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 2712 [1/1] (0.00ns)   --->   "br label %119" [pool/pooling.cpp:23]   --->   Operation 2712 'br' <Predicate = true> <Delay = 0.00>

State 152 <SV = 31> <Delay = 1.91>
ST_152 : Operation 2713 [1/1] (0.00ns)   --->   "%r_0_30 = phi i4 [ 0, %Filter_Loop29 ], [ %add_ln13_30, %Row_Loop_end30 ]" [pool/pooling.cpp:13]   --->   Operation 2713 'phi' 'r_0_30' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2714 [1/1] (0.00ns)   --->   "%phi_mul59 = phi i8 [ 0, %Filter_Loop29 ], [ %add_ln13_62, %Row_Loop_end30 ]" [pool/pooling.cpp:13]   --->   Operation 2714 'phi' 'phi_mul59' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2715 [1/1] (1.91ns)   --->   "%add_ln13_62 = add i8 %phi_mul59, 13" [pool/pooling.cpp:13]   --->   Operation 2715 'add' 'add_ln13_62' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2716 [1/1] (1.30ns)   --->   "%icmp_ln13_30 = icmp eq i4 %r_0_30, -3" [pool/pooling.cpp:13]   --->   Operation 2716 'icmp' 'icmp_ln13_30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2717 [1/1] (0.00ns)   --->   "%empty_244 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2717 'speclooptripcount' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2718 [1/1] (1.73ns)   --->   "%add_ln13_30 = add i4 %r_0_30, 1" [pool/pooling.cpp:13]   --->   Operation 2718 'add' 'add_ln13_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2719 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_30, label %Filter_Loop30, label %Row_Loop_begin30" [pool/pooling.cpp:13]   --->   Operation 2719 'br' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2720 'specloopname' <Predicate = (!icmp_ln13_30)> <Delay = 0.00>
ST_152 : Operation 2721 [1/1] (0.00ns)   --->   "%tmp_149 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2721 'specregionbegin' 'tmp_149' <Predicate = (!icmp_ln13_30)> <Delay = 0.00>
ST_152 : Operation 2722 [1/1] (0.00ns)   --->   "%shl_ln25_29 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_30, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2722 'bitconcatenate' 'shl_ln25_29' <Predicate = (!icmp_ln13_30)> <Delay = 0.00>
ST_152 : Operation 2723 [1/1] (1.76ns)   --->   "br label %121" [pool/pooling.cpp:16]   --->   Operation 2723 'br' <Predicate = (!icmp_ln13_30)> <Delay = 1.76>
ST_152 : Operation 2724 [1/1] (0.00ns)   --->   "%empty_243 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_144) nounwind" [pool/pooling.cpp:38]   --->   Operation 2724 'specregionend' 'empty_243' <Predicate = (icmp_ln13_30)> <Delay = 0.00>
ST_152 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 2725 'specregionbegin' 'tmp_148' <Predicate = (icmp_ln13_30)> <Delay = 0.00>
ST_152 : Operation 2726 [1/1] (1.76ns)   --->   "br label %124" [pool/pooling.cpp:13]   --->   Operation 2726 'br' <Predicate = (icmp_ln13_30)> <Delay = 1.76>

State 153 <SV = 32> <Delay = 1.76>
ST_153 : Operation 2727 [1/1] (0.00ns)   --->   "%c_0_30 = phi i4 [ 0, %Row_Loop_begin30 ], [ %add_ln16_30, %Col_Loop_end30 ]" [pool/pooling.cpp:16]   --->   Operation 2727 'phi' 'c_0_30' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2728 [1/1] (1.30ns)   --->   "%icmp_ln16_30 = icmp eq i4 %c_0_30, -3" [pool/pooling.cpp:16]   --->   Operation 2728 'icmp' 'icmp_ln16_30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2729 [1/1] (0.00ns)   --->   "%empty_246 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2729 'speclooptripcount' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2730 [1/1] (1.73ns)   --->   "%add_ln16_30 = add i4 %c_0_30, 1" [pool/pooling.cpp:16]   --->   Operation 2730 'add' 'add_ln16_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2731 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_30, label %Row_Loop_end30, label %Col_Loop_begin30" [pool/pooling.cpp:16]   --->   Operation 2731 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2732 'specloopname' <Predicate = (!icmp_ln16_30)> <Delay = 0.00>
ST_153 : Operation 2733 [1/1] (0.00ns)   --->   "%tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2733 'specregionbegin' 'tmp_153' <Predicate = (!icmp_ln16_30)> <Delay = 0.00>
ST_153 : Operation 2734 [1/1] (0.00ns)   --->   "%shl_ln26_29 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_30, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2734 'bitconcatenate' 'shl_ln26_29' <Predicate = (!icmp_ln16_30)> <Delay = 0.00>
ST_153 : Operation 2735 [1/1] (1.76ns)   --->   "br label %122" [pool/pooling.cpp:20]   --->   Operation 2735 'br' <Predicate = (!icmp_ln16_30)> <Delay = 1.76>
ST_153 : Operation 2736 [1/1] (0.00ns)   --->   "%empty_245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_149) nounwind" [pool/pooling.cpp:37]   --->   Operation 2736 'specregionend' 'empty_245' <Predicate = (icmp_ln16_30)> <Delay = 0.00>
ST_153 : Operation 2737 [1/1] (0.00ns)   --->   "br label %120" [pool/pooling.cpp:13]   --->   Operation 2737 'br' <Predicate = (icmp_ln16_30)> <Delay = 0.00>

State 154 <SV = 33> <Delay = 5.56>
ST_154 : Operation 2738 [1/1] (0.00ns)   --->   "%max_0_30 = phi float [ 0x3810000000000000, %Col_Loop_begin30 ], [ %max_1_30, %Pool_Row_Loop_end30 ]" [pool/pooling.cpp:28]   --->   Operation 2738 'phi' 'max_0_30' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2739 [1/1] (0.00ns)   --->   "%mpr_0_30 = phi i2 [ 0, %Col_Loop_begin30 ], [ %add_ln20_30, %Pool_Row_Loop_end30 ]" [pool/pooling.cpp:20]   --->   Operation 2739 'phi' 'mpr_0_30' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln20_30 = zext i2 %mpr_0_30 to i5" [pool/pooling.cpp:20]   --->   Operation 2740 'zext' 'zext_ln20_30' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2741 [1/1] (0.95ns)   --->   "%icmp_ln20_30 = icmp eq i2 %mpr_0_30, -2" [pool/pooling.cpp:20]   --->   Operation 2741 'icmp' 'icmp_ln20_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2742 [1/1] (0.00ns)   --->   "%empty_248 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2742 'speclooptripcount' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2743 [1/1] (1.56ns)   --->   "%add_ln20_30 = add i2 %mpr_0_30, 1" [pool/pooling.cpp:20]   --->   Operation 2743 'add' 'add_ln20_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2744 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_30, label %Col_Loop_end30, label %Pool_Row_Loop_begin30" [pool/pooling.cpp:20]   --->   Operation 2744 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2745 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2745 'specloopname' <Predicate = (!icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2746 [1/1] (0.00ns)   --->   "%tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2746 'specregionbegin' 'tmp_156' <Predicate = (!icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2747 [1/1] (1.78ns)   --->   "%add_ln25_30 = add i5 %zext_ln20_30, %shl_ln25_29" [pool/pooling.cpp:25]   --->   Operation 2747 'add' 'add_ln25_30' <Predicate = (!icmp_ln20_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln28_88 = zext i5 %add_ln25_30 to i10" [pool/pooling.cpp:28]   --->   Operation 2748 'zext' 'zext_ln28_88' <Predicate = (!icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2749 [1/1] (3.78ns)   --->   "%mul_ln28_30 = mul i10 %zext_ln28_88, 26" [pool/pooling.cpp:28]   --->   Operation 2749 'mul' 'mul_ln28_30' <Predicate = (!icmp_ln20_30)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2750 [1/1] (1.76ns)   --->   "br label %123" [pool/pooling.cpp:23]   --->   Operation 2750 'br' <Predicate = (!icmp_ln20_30)> <Delay = 1.76>
ST_154 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i4 %c_0_30 to i8" [pool/pooling.cpp:35]   --->   Operation 2751 'zext' 'zext_ln35_60' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2752 [1/1] (1.91ns)   --->   "%add_ln35_30 = add i8 %phi_mul59, %zext_ln35_60" [pool/pooling.cpp:35]   --->   Operation 2752 'add' 'add_ln35_30' <Predicate = (icmp_ln20_30)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2753 [1/1] (0.00ns)   --->   "%tmp_282 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_30, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2753 'bitconcatenate' 'tmp_282' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2754 [1/1] (0.00ns)   --->   "%or_ln35_59 = or i13 %tmp_282, 30" [pool/pooling.cpp:35]   --->   Operation 2754 'or' 'or_ln35_59' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2755 [1/1] (0.00ns)   --->   "%or_ln35_28 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_59)" [pool/pooling.cpp:35]   --->   Operation 2755 'bitconcatenate' 'or_ln35_28' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i14 %or_ln35_28 to i64" [pool/pooling.cpp:35]   --->   Operation 2756 'zext' 'zext_ln35_61' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2757 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_30 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_61" [pool/pooling.cpp:35]   --->   Operation 2757 'getelementptr' 'max_pool_1_out_addr_30' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2758 [1/1] (3.25ns)   --->   "store float %max_0_30, float* %max_pool_1_out_addr_30, align 4" [pool/pooling.cpp:35]   --->   Operation 2758 'store' <Predicate = (icmp_ln20_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 2759 [1/1] (0.00ns)   --->   "%empty_247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_153) nounwind" [pool/pooling.cpp:36]   --->   Operation 2759 'specregionend' 'empty_247' <Predicate = (icmp_ln20_30)> <Delay = 0.00>
ST_154 : Operation 2760 [1/1] (0.00ns)   --->   "br label %121" [pool/pooling.cpp:16]   --->   Operation 2760 'br' <Predicate = (icmp_ln20_30)> <Delay = 0.00>

State 155 <SV = 34> <Delay = 6.76>
ST_155 : Operation 2761 [1/1] (0.00ns)   --->   "%max_1_30 = phi float [ %max_0_30, %Pool_Row_Loop_begin30 ], [ %select_ln28_30, %._crit_edge.30 ]" [pool/pooling.cpp:28]   --->   Operation 2761 'phi' 'max_1_30' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2762 [1/1] (0.00ns)   --->   "%mpc_0_30 = phi i2 [ 0, %Pool_Row_Loop_begin30 ], [ %add_ln23_30, %._crit_edge.30 ]" [pool/pooling.cpp:23]   --->   Operation 2762 'phi' 'mpc_0_30' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i2 %mpc_0_30 to i5" [pool/pooling.cpp:23]   --->   Operation 2763 'zext' 'zext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2764 [1/1] (0.95ns)   --->   "%icmp_ln23_30 = icmp eq i2 %mpc_0_30, -2" [pool/pooling.cpp:23]   --->   Operation 2764 'icmp' 'icmp_ln23_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2765 [1/1] (0.00ns)   --->   "%empty_250 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2765 'speclooptripcount' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2766 [1/1] (1.56ns)   --->   "%add_ln23_30 = add i2 %mpc_0_30, 1" [pool/pooling.cpp:23]   --->   Operation 2766 'add' 'add_ln23_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2767 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_30, label %Pool_Row_Loop_end30, label %._crit_edge.30" [pool/pooling.cpp:23]   --->   Operation 2767 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2768 [1/1] (1.78ns)   --->   "%add_ln26_30 = add i5 %shl_ln26_29, %zext_ln23_30" [pool/pooling.cpp:26]   --->   Operation 2768 'add' 'add_ln26_30' <Predicate = (!icmp_ln23_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2769 [1/1] (0.00ns)   --->   "%zext_ln28_92 = zext i5 %add_ln26_30 to i10" [pool/pooling.cpp:28]   --->   Operation 2769 'zext' 'zext_ln28_92' <Predicate = (!icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2770 [1/1] (1.73ns)   --->   "%add_ln28_30 = add i10 %zext_ln28_92, %mul_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2770 'add' 'add_ln28_30' <Predicate = (!icmp_ln23_30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_285 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_30, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2771 'bitconcatenate' 'tmp_285' <Predicate = (!icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2772 [1/1] (0.00ns)   --->   "%or_ln28_124 = or i15 %tmp_285, 30" [pool/pooling.cpp:28]   --->   Operation 2772 'or' 'or_ln28_124' <Predicate = (!icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2773 [1/1] (0.00ns)   --->   "%or_ln28_92 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_124)" [pool/pooling.cpp:28]   --->   Operation 2773 'bitconcatenate' 'or_ln28_92' <Predicate = (!icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln28_93 = zext i16 %or_ln28_92 to i64" [pool/pooling.cpp:28]   --->   Operation 2774 'zext' 'zext_ln28_93' <Predicate = (!icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2775 [1/1] (0.00ns)   --->   "%conv_1_out_addr_30 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_93" [pool/pooling.cpp:28]   --->   Operation 2775 'getelementptr' 'conv_1_out_addr_30' <Predicate = (!icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2776 [2/2] (3.25ns)   --->   "%conv_1_out_load_30 = load float* %conv_1_out_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 2776 'load' 'conv_1_out_load_30' <Predicate = (!icmp_ln23_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_155 : Operation 2777 [1/1] (0.00ns)   --->   "%empty_249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_156) nounwind" [pool/pooling.cpp:33]   --->   Operation 2777 'specregionend' 'empty_249' <Predicate = (icmp_ln23_30)> <Delay = 0.00>
ST_155 : Operation 2778 [1/1] (0.00ns)   --->   "br label %122" [pool/pooling.cpp:20]   --->   Operation 2778 'br' <Predicate = (icmp_ln23_30)> <Delay = 0.00>

State 156 <SV = 35> <Delay = 11.7>
ST_156 : Operation 2779 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2779 'specloopname' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2780 [1/2] (3.25ns)   --->   "%conv_1_out_load_30 = load float* %conv_1_out_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 2780 'load' 'conv_1_out_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_156 : Operation 2781 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %conv_1_out_load_30 to i32" [pool/pooling.cpp:28]   --->   Operation 2781 'bitcast' 'bitcast_ln28_60' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2782 [1/1] (0.00ns)   --->   "%tmp_217 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2782 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2783 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 2783 'trunc' 'trunc_ln28_60' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2784 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %max_1_30 to i32" [pool/pooling.cpp:28]   --->   Operation 2784 'bitcast' 'bitcast_ln28_61' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2785 [1/1] (0.00ns)   --->   "%tmp_218 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2785 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2786 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 2786 'trunc' 'trunc_ln28_61' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2787 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_217, -1" [pool/pooling.cpp:28]   --->   Operation 2787 'icmp' 'icmp_ln28_120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2788 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 2788 'icmp' 'icmp_ln28_121' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_61)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 2789 'or' 'or_ln28_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2790 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_218, -1" [pool/pooling.cpp:28]   --->   Operation 2790 'icmp' 'icmp_ln28_122' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2791 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 2791 'icmp' 'icmp_ln28_123' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_61)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 2792 'or' 'or_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_61)   --->   "%and_ln28_60 = and i1 %or_ln28_60, %or_ln28_61" [pool/pooling.cpp:28]   --->   Operation 2793 'and' 'and_ln28_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2794 [1/1] (6.78ns)   --->   "%tmp_219 = fcmp ogt float %conv_1_out_load_30, %max_1_30" [pool/pooling.cpp:28]   --->   Operation 2794 'fcmp' 'tmp_219' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2795 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_61 = and i1 %and_ln28_60, %tmp_219" [pool/pooling.cpp:28]   --->   Operation 2795 'and' 'and_ln28_61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2796 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_61, float %conv_1_out_load_30, float %max_1_30" [pool/pooling.cpp:28]   --->   Operation 2796 'select' 'select_ln28_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 2797 [1/1] (0.00ns)   --->   "br label %123" [pool/pooling.cpp:23]   --->   Operation 2797 'br' <Predicate = true> <Delay = 0.00>

State 157 <SV = 32> <Delay = 1.91>
ST_157 : Operation 2798 [1/1] (0.00ns)   --->   "%r_0_31 = phi i4 [ 0, %Filter_Loop30 ], [ %add_ln13_31, %Row_Loop_end31 ]" [pool/pooling.cpp:13]   --->   Operation 2798 'phi' 'r_0_31' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2799 [1/1] (0.00ns)   --->   "%phi_mul61 = phi i8 [ 0, %Filter_Loop30 ], [ %add_ln13_63, %Row_Loop_end31 ]" [pool/pooling.cpp:13]   --->   Operation 2799 'phi' 'phi_mul61' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2800 [1/1] (1.91ns)   --->   "%add_ln13_63 = add i8 %phi_mul61, 13" [pool/pooling.cpp:13]   --->   Operation 2800 'add' 'add_ln13_63' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2801 [1/1] (1.30ns)   --->   "%icmp_ln13_31 = icmp eq i4 %r_0_31, -3" [pool/pooling.cpp:13]   --->   Operation 2801 'icmp' 'icmp_ln13_31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2802 [1/1] (0.00ns)   --->   "%empty_252 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2802 'speclooptripcount' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2803 [1/1] (1.73ns)   --->   "%add_ln13_31 = add i4 %r_0_31, 1" [pool/pooling.cpp:13]   --->   Operation 2803 'add' 'add_ln13_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2804 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_31, label %Filter_Loop_end, label %Row_Loop_begin31" [pool/pooling.cpp:13]   --->   Operation 2804 'br' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2805 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2805 'specloopname' <Predicate = (!icmp_ln13_31)> <Delay = 0.00>
ST_157 : Operation 2806 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 2806 'specregionbegin' 'tmp_152' <Predicate = (!icmp_ln13_31)> <Delay = 0.00>
ST_157 : Operation 2807 [1/1] (0.00ns)   --->   "%shl_ln25_30 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0_31, i1 false)" [pool/pooling.cpp:25]   --->   Operation 2807 'bitconcatenate' 'shl_ln25_30' <Predicate = (!icmp_ln13_31)> <Delay = 0.00>
ST_157 : Operation 2808 [1/1] (1.76ns)   --->   "br label %125" [pool/pooling.cpp:16]   --->   Operation 2808 'br' <Predicate = (!icmp_ln13_31)> <Delay = 1.76>
ST_157 : Operation 2809 [1/1] (0.00ns)   --->   "%empty_251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_148) nounwind" [pool/pooling.cpp:38]   --->   Operation 2809 'specregionend' 'empty_251' <Predicate = (icmp_ln13_31)> <Delay = 0.00>
ST_157 : Operation 2810 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 2810 'ret' <Predicate = (icmp_ln13_31)> <Delay = 0.00>

State 158 <SV = 33> <Delay = 1.76>
ST_158 : Operation 2811 [1/1] (0.00ns)   --->   "%c_0_31 = phi i4 [ 0, %Row_Loop_begin31 ], [ %add_ln16_31, %Col_Loop_end31 ]" [pool/pooling.cpp:16]   --->   Operation 2811 'phi' 'c_0_31' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2812 [1/1] (1.30ns)   --->   "%icmp_ln16_31 = icmp eq i4 %c_0_31, -3" [pool/pooling.cpp:16]   --->   Operation 2812 'icmp' 'icmp_ln16_31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2813 [1/1] (0.00ns)   --->   "%empty_254 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 2813 'speclooptripcount' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2814 [1/1] (1.73ns)   --->   "%add_ln16_31 = add i4 %c_0_31, 1" [pool/pooling.cpp:16]   --->   Operation 2814 'add' 'add_ln16_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2815 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_31, label %Row_Loop_end31, label %Col_Loop_begin31" [pool/pooling.cpp:16]   --->   Operation 2815 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2816 'specloopname' <Predicate = (!icmp_ln16_31)> <Delay = 0.00>
ST_158 : Operation 2817 [1/1] (0.00ns)   --->   "%tmp_155 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 2817 'specregionbegin' 'tmp_155' <Predicate = (!icmp_ln16_31)> <Delay = 0.00>
ST_158 : Operation 2818 [1/1] (0.00ns)   --->   "%shl_ln26_30 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_31, i1 false)" [pool/pooling.cpp:26]   --->   Operation 2818 'bitconcatenate' 'shl_ln26_30' <Predicate = (!icmp_ln16_31)> <Delay = 0.00>
ST_158 : Operation 2819 [1/1] (1.76ns)   --->   "br label %126" [pool/pooling.cpp:20]   --->   Operation 2819 'br' <Predicate = (!icmp_ln16_31)> <Delay = 1.76>
ST_158 : Operation 2820 [1/1] (0.00ns)   --->   "%empty_253 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_152) nounwind" [pool/pooling.cpp:37]   --->   Operation 2820 'specregionend' 'empty_253' <Predicate = (icmp_ln16_31)> <Delay = 0.00>
ST_158 : Operation 2821 [1/1] (0.00ns)   --->   "br label %124" [pool/pooling.cpp:13]   --->   Operation 2821 'br' <Predicate = (icmp_ln16_31)> <Delay = 0.00>

State 159 <SV = 34> <Delay = 5.56>
ST_159 : Operation 2822 [1/1] (0.00ns)   --->   "%max_0_31 = phi float [ 0x3810000000000000, %Col_Loop_begin31 ], [ %max_1_31, %Pool_Row_Loop_end31 ]" [pool/pooling.cpp:28]   --->   Operation 2822 'phi' 'max_0_31' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2823 [1/1] (0.00ns)   --->   "%mpr_0_31 = phi i2 [ 0, %Col_Loop_begin31 ], [ %add_ln20_31, %Pool_Row_Loop_end31 ]" [pool/pooling.cpp:20]   --->   Operation 2823 'phi' 'mpr_0_31' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln20_31 = zext i2 %mpr_0_31 to i5" [pool/pooling.cpp:20]   --->   Operation 2824 'zext' 'zext_ln20_31' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2825 [1/1] (0.95ns)   --->   "%icmp_ln20_31 = icmp eq i2 %mpr_0_31, -2" [pool/pooling.cpp:20]   --->   Operation 2825 'icmp' 'icmp_ln20_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2826 [1/1] (0.00ns)   --->   "%empty_256 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2826 'speclooptripcount' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2827 [1/1] (1.56ns)   --->   "%add_ln20_31 = add i2 %mpr_0_31, 1" [pool/pooling.cpp:20]   --->   Operation 2827 'add' 'add_ln20_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2828 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_31, label %Col_Loop_end31, label %Pool_Row_Loop_begin31" [pool/pooling.cpp:20]   --->   Operation 2828 'br' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2829 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2829 'specloopname' <Predicate = (!icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 2830 'specregionbegin' 'tmp_157' <Predicate = (!icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2831 [1/1] (1.78ns)   --->   "%add_ln25_31 = add i5 %zext_ln20_31, %shl_ln25_30" [pool/pooling.cpp:25]   --->   Operation 2831 'add' 'add_ln25_31' <Predicate = (!icmp_ln20_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln28_91 = zext i5 %add_ln25_31 to i10" [pool/pooling.cpp:28]   --->   Operation 2832 'zext' 'zext_ln28_91' <Predicate = (!icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2833 [1/1] (3.78ns)   --->   "%mul_ln28_31 = mul i10 %zext_ln28_91, 26" [pool/pooling.cpp:28]   --->   Operation 2833 'mul' 'mul_ln28_31' <Predicate = (!icmp_ln20_31)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2834 [1/1] (1.76ns)   --->   "br label %127" [pool/pooling.cpp:23]   --->   Operation 2834 'br' <Predicate = (!icmp_ln20_31)> <Delay = 1.76>
ST_159 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i4 %c_0_31 to i8" [pool/pooling.cpp:35]   --->   Operation 2835 'zext' 'zext_ln35_62' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2836 [1/1] (1.91ns)   --->   "%add_ln35_31 = add i8 %phi_mul61, %zext_ln35_62" [pool/pooling.cpp:35]   --->   Operation 2836 'add' 'add_ln35_31' <Predicate = (icmp_ln20_31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_284 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35_31, i5 0)" [pool/pooling.cpp:35]   --->   Operation 2837 'bitconcatenate' 'tmp_284' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2838 [1/1] (0.00ns)   --->   "%or_ln35_60 = or i13 %tmp_284, 31" [pool/pooling.cpp:35]   --->   Operation 2838 'or' 'or_ln35_60' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2839 [1/1] (0.00ns)   --->   "%or_ln35_29 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 false, i13 %or_ln35_60)" [pool/pooling.cpp:35]   --->   Operation 2839 'bitconcatenate' 'or_ln35_29' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln35_63 = zext i14 %or_ln35_29 to i64" [pool/pooling.cpp:35]   --->   Operation 2840 'zext' 'zext_ln35_63' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2841 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_31 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_63" [pool/pooling.cpp:35]   --->   Operation 2841 'getelementptr' 'max_pool_1_out_addr_31' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2842 [1/1] (3.25ns)   --->   "store float %max_0_31, float* %max_pool_1_out_addr_31, align 4" [pool/pooling.cpp:35]   --->   Operation 2842 'store' <Predicate = (icmp_ln20_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_159 : Operation 2843 [1/1] (0.00ns)   --->   "%empty_255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_155) nounwind" [pool/pooling.cpp:36]   --->   Operation 2843 'specregionend' 'empty_255' <Predicate = (icmp_ln20_31)> <Delay = 0.00>
ST_159 : Operation 2844 [1/1] (0.00ns)   --->   "br label %125" [pool/pooling.cpp:16]   --->   Operation 2844 'br' <Predicate = (icmp_ln20_31)> <Delay = 0.00>

State 160 <SV = 35> <Delay = 6.76>
ST_160 : Operation 2845 [1/1] (0.00ns)   --->   "%max_1_31 = phi float [ %max_0_31, %Pool_Row_Loop_begin31 ], [ %select_ln28_31, %._crit_edge.31 ]" [pool/pooling.cpp:28]   --->   Operation 2845 'phi' 'max_1_31' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2846 [1/1] (0.00ns)   --->   "%mpc_0_31 = phi i2 [ 0, %Pool_Row_Loop_begin31 ], [ %add_ln23_31, %._crit_edge.31 ]" [pool/pooling.cpp:23]   --->   Operation 2846 'phi' 'mpc_0_31' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i2 %mpc_0_31 to i5" [pool/pooling.cpp:23]   --->   Operation 2847 'zext' 'zext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2848 [1/1] (0.95ns)   --->   "%icmp_ln23_31 = icmp eq i2 %mpc_0_31, -2" [pool/pooling.cpp:23]   --->   Operation 2848 'icmp' 'icmp_ln23_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2849 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2849 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2850 [1/1] (1.56ns)   --->   "%add_ln23_31 = add i2 %mpc_0_31, 1" [pool/pooling.cpp:23]   --->   Operation 2850 'add' 'add_ln23_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2851 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_31, label %Pool_Row_Loop_end31, label %._crit_edge.31" [pool/pooling.cpp:23]   --->   Operation 2851 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2852 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i5 %shl_ln26_30, %zext_ln23_31" [pool/pooling.cpp:26]   --->   Operation 2852 'add' 'add_ln26_31' <Predicate = (!icmp_ln23_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2853 [1/1] (0.00ns)   --->   "%zext_ln28_94 = zext i5 %add_ln26_31 to i10" [pool/pooling.cpp:28]   --->   Operation 2853 'zext' 'zext_ln28_94' <Predicate = (!icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2854 [1/1] (1.73ns)   --->   "%add_ln28_31 = add i10 %zext_ln28_94, %mul_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2854 'add' 'add_ln28_31' <Predicate = (!icmp_ln23_31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_286 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_31, i5 0)" [pool/pooling.cpp:28]   --->   Operation 2855 'bitconcatenate' 'tmp_286' <Predicate = (!icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2856 [1/1] (0.00ns)   --->   "%or_ln28_125 = or i15 %tmp_286, 31" [pool/pooling.cpp:28]   --->   Operation 2856 'or' 'or_ln28_125' <Predicate = (!icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2857 [1/1] (0.00ns)   --->   "%or_ln28_93 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln28_125)" [pool/pooling.cpp:28]   --->   Operation 2857 'bitconcatenate' 'or_ln28_93' <Predicate = (!icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln28_95 = zext i16 %or_ln28_93 to i64" [pool/pooling.cpp:28]   --->   Operation 2858 'zext' 'zext_ln28_95' <Predicate = (!icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2859 [1/1] (0.00ns)   --->   "%conv_1_out_addr_31 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_95" [pool/pooling.cpp:28]   --->   Operation 2859 'getelementptr' 'conv_1_out_addr_31' <Predicate = (!icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2860 [2/2] (3.25ns)   --->   "%conv_1_out_load_31 = load float* %conv_1_out_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2860 'load' 'conv_1_out_load_31' <Predicate = (!icmp_ln23_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_160 : Operation 2861 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_157) nounwind" [pool/pooling.cpp:33]   --->   Operation 2861 'specregionend' 'empty_257' <Predicate = (icmp_ln23_31)> <Delay = 0.00>
ST_160 : Operation 2862 [1/1] (0.00ns)   --->   "br label %126" [pool/pooling.cpp:20]   --->   Operation 2862 'br' <Predicate = (icmp_ln23_31)> <Delay = 0.00>

State 161 <SV = 36> <Delay = 11.7>
ST_161 : Operation 2863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 2863 'specloopname' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2864 [1/2] (3.25ns)   --->   "%conv_1_out_load_31 = load float* %conv_1_out_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2864 'load' 'conv_1_out_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_161 : Operation 2865 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %conv_1_out_load_31 to i32" [pool/pooling.cpp:28]   --->   Operation 2865 'bitcast' 'bitcast_ln28_62' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_220 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2866 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2867 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 2867 'trunc' 'trunc_ln28_62' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2868 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %max_1_31 to i32" [pool/pooling.cpp:28]   --->   Operation 2868 'bitcast' 'bitcast_ln28_63' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2869 [1/1] (0.00ns)   --->   "%tmp_221 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2869 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 2870 'trunc' 'trunc_ln28_63' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2871 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_220, -1" [pool/pooling.cpp:28]   --->   Operation 2871 'icmp' 'icmp_ln28_124' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2872 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 2872 'icmp' 'icmp_ln28_125' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_63)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 2873 'or' 'or_ln28_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2874 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_221, -1" [pool/pooling.cpp:28]   --->   Operation 2874 'icmp' 'icmp_ln28_126' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2875 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 2875 'icmp' 'icmp_ln28_127' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_63)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 2876 'or' 'or_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_63)   --->   "%and_ln28_62 = and i1 %or_ln28_62, %or_ln28_63" [pool/pooling.cpp:28]   --->   Operation 2877 'and' 'and_ln28_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2878 [1/1] (6.78ns)   --->   "%tmp_222 = fcmp ogt float %conv_1_out_load_31, %max_1_31" [pool/pooling.cpp:28]   --->   Operation 2878 'fcmp' 'tmp_222' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2879 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_63 = and i1 %and_ln28_62, %tmp_222" [pool/pooling.cpp:28]   --->   Operation 2879 'and' 'and_ln28_63' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2880 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_63, float %conv_1_out_load_31, float %max_1_31" [pool/pooling.cpp:28]   --->   Operation 2880 'select' 'select_ln28_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 2881 [1/1] (0.00ns)   --->   "br label %127" [pool/pooling.cpp:23]   --->   Operation 2881 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r_0_0', pool/pooling.cpp:13) with incoming values : ('add_ln13', pool/pooling.cpp:13) [9]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul', pool/pooling.cpp:13) with incoming values : ('add_ln13_32', pool/pooling.cpp:13) [10]  (0 ns)
	'add' operation ('add_ln13_32', pool/pooling.cpp:13) [11]  (1.92 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_0', pool/pooling.cpp:28) with incoming values : ('select_ln28', pool/pooling.cpp:28) [33]  (1.77 ns)

 <State 4>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_0', pool/pooling.cpp:20) with incoming values : ('add_ln20', pool/pooling.cpp:20) [34]  (0 ns)
	'add' operation ('add_ln25', pool/pooling.cpp:25) [43]  (1.78 ns)
	'mul' operation ('mul_ln28', pool/pooling.cpp:28) [45]  (3.78 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_0', pool/pooling.cpp:23) with incoming values : ('add_ln23', pool/pooling.cpp:23) [49]  (0 ns)
	'add' operation ('add_ln26', pool/pooling.cpp:26) [57]  (1.78 ns)
	'add' operation ('add_ln28', pool/pooling.cpp:28) [59]  (1.73 ns)
	'getelementptr' operation ('conv_1_out_addr', pool/pooling.cpp:28) [62]  (0 ns)
	'load' operation ('conv_1_out_load', pool/pooling.cpp:28) on array 'conv_1_out' [63]  (3.25 ns)

 <State 6>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load', pool/pooling.cpp:28) on array 'conv_1_out' [63]  (3.25 ns)
	'fcmp' operation ('tmp_15', pool/pooling.cpp:28) [77]  (6.79 ns)
	'and' operation ('and_ln28_1', pool/pooling.cpp:28) [78]  (0.978 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [79]  (0.698 ns)

 <State 7>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul1', pool/pooling.cpp:13) with incoming values : ('add_ln13_33', pool/pooling.cpp:13) [102]  (0 ns)
	'add' operation ('add_ln13_33', pool/pooling.cpp:13) [103]  (1.92 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_1', pool/pooling.cpp:28) with incoming values : ('select_ln28_1', pool/pooling.cpp:28) [125]  (1.77 ns)

 <State 9>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_1', pool/pooling.cpp:20) with incoming values : ('add_ln20_1', pool/pooling.cpp:20) [126]  (0 ns)
	'add' operation ('add_ln25_1', pool/pooling.cpp:25) [135]  (1.78 ns)
	'mul' operation ('mul_ln28_1', pool/pooling.cpp:28) [137]  (3.78 ns)

 <State 10>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_1', pool/pooling.cpp:23) with incoming values : ('add_ln23_1', pool/pooling.cpp:23) [141]  (0 ns)
	'add' operation ('add_ln26_1', pool/pooling.cpp:26) [149]  (1.78 ns)
	'add' operation ('add_ln28_1', pool/pooling.cpp:28) [151]  (1.73 ns)
	'or' operation ('or_ln28_95', pool/pooling.cpp:28) [153]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_1', pool/pooling.cpp:28) [156]  (0 ns)
	'load' operation ('conv_1_out_load_1', pool/pooling.cpp:28) on array 'conv_1_out' [157]  (3.25 ns)

 <State 11>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_1', pool/pooling.cpp:28) on array 'conv_1_out' [157]  (3.25 ns)
	'fcmp' operation ('tmp_22', pool/pooling.cpp:28) [171]  (6.79 ns)
	'and' operation ('and_ln28_3', pool/pooling.cpp:28) [172]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [173]  (0.698 ns)

 <State 12>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul3', pool/pooling.cpp:13) with incoming values : ('add_ln13_34', pool/pooling.cpp:13) [198]  (0 ns)
	'add' operation ('add_ln13_34', pool/pooling.cpp:13) [199]  (1.92 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_2', pool/pooling.cpp:28) with incoming values : ('select_ln28_2', pool/pooling.cpp:28) [221]  (1.77 ns)

 <State 14>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_2', pool/pooling.cpp:20) with incoming values : ('add_ln20_2', pool/pooling.cpp:20) [222]  (0 ns)
	'add' operation ('add_ln25_2', pool/pooling.cpp:25) [231]  (1.78 ns)
	'mul' operation ('mul_ln28_2', pool/pooling.cpp:28) [233]  (3.78 ns)

 <State 15>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_2', pool/pooling.cpp:23) with incoming values : ('add_ln23_2', pool/pooling.cpp:23) [237]  (0 ns)
	'add' operation ('add_ln26_2', pool/pooling.cpp:26) [245]  (1.78 ns)
	'add' operation ('add_ln28_2', pool/pooling.cpp:28) [247]  (1.73 ns)
	'or' operation ('or_ln28_96', pool/pooling.cpp:28) [249]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_2', pool/pooling.cpp:28) [252]  (0 ns)
	'load' operation ('conv_1_out_load_2', pool/pooling.cpp:28) on array 'conv_1_out' [253]  (3.25 ns)

 <State 16>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_2', pool/pooling.cpp:28) on array 'conv_1_out' [253]  (3.25 ns)
	'fcmp' operation ('tmp_29', pool/pooling.cpp:28) [267]  (6.79 ns)
	'and' operation ('and_ln28_5', pool/pooling.cpp:28) [268]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [269]  (0.698 ns)

 <State 17>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul5', pool/pooling.cpp:13) with incoming values : ('add_ln13_35', pool/pooling.cpp:13) [294]  (0 ns)
	'add' operation ('add_ln13_35', pool/pooling.cpp:13) [295]  (1.92 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_3', pool/pooling.cpp:28) with incoming values : ('select_ln28_3', pool/pooling.cpp:28) [317]  (1.77 ns)

 <State 19>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_3', pool/pooling.cpp:20) with incoming values : ('add_ln20_3', pool/pooling.cpp:20) [318]  (0 ns)
	'add' operation ('add_ln25_3', pool/pooling.cpp:25) [327]  (1.78 ns)
	'mul' operation ('mul_ln28_3', pool/pooling.cpp:28) [329]  (3.78 ns)

 <State 20>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_3', pool/pooling.cpp:23) with incoming values : ('add_ln23_3', pool/pooling.cpp:23) [333]  (0 ns)
	'add' operation ('add_ln26_3', pool/pooling.cpp:26) [341]  (1.78 ns)
	'add' operation ('add_ln28_3', pool/pooling.cpp:28) [343]  (1.73 ns)
	'or' operation ('or_ln28_97', pool/pooling.cpp:28) [345]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_3', pool/pooling.cpp:28) [348]  (0 ns)
	'load' operation ('conv_1_out_load_3', pool/pooling.cpp:28) on array 'conv_1_out' [349]  (3.25 ns)

 <State 21>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_3', pool/pooling.cpp:28) on array 'conv_1_out' [349]  (3.25 ns)
	'fcmp' operation ('tmp_36', pool/pooling.cpp:28) [363]  (6.79 ns)
	'and' operation ('and_ln28_7', pool/pooling.cpp:28) [364]  (0.978 ns)
	'select' operation ('select_ln28_3', pool/pooling.cpp:28) [365]  (0.698 ns)

 <State 22>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul7', pool/pooling.cpp:13) with incoming values : ('add_ln13_36', pool/pooling.cpp:13) [390]  (0 ns)
	'add' operation ('add_ln13_36', pool/pooling.cpp:13) [391]  (1.92 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_4', pool/pooling.cpp:28) with incoming values : ('select_ln28_4', pool/pooling.cpp:28) [413]  (1.77 ns)

 <State 24>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_4', pool/pooling.cpp:20) with incoming values : ('add_ln20_4', pool/pooling.cpp:20) [414]  (0 ns)
	'add' operation ('add_ln25_4', pool/pooling.cpp:25) [423]  (1.78 ns)
	'mul' operation ('mul_ln28_4', pool/pooling.cpp:28) [425]  (3.78 ns)

 <State 25>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_4', pool/pooling.cpp:23) with incoming values : ('add_ln23_4', pool/pooling.cpp:23) [429]  (0 ns)
	'add' operation ('add_ln26_4', pool/pooling.cpp:26) [437]  (1.78 ns)
	'add' operation ('add_ln28_4', pool/pooling.cpp:28) [439]  (1.73 ns)
	'or' operation ('or_ln28_98', pool/pooling.cpp:28) [441]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_4', pool/pooling.cpp:28) [444]  (0 ns)
	'load' operation ('conv_1_out_load_4', pool/pooling.cpp:28) on array 'conv_1_out' [445]  (3.25 ns)

 <State 26>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_4', pool/pooling.cpp:28) on array 'conv_1_out' [445]  (3.25 ns)
	'fcmp' operation ('tmp_43', pool/pooling.cpp:28) [459]  (6.79 ns)
	'and' operation ('and_ln28_9', pool/pooling.cpp:28) [460]  (0.978 ns)
	'select' operation ('select_ln28_4', pool/pooling.cpp:28) [461]  (0.698 ns)

 <State 27>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul9', pool/pooling.cpp:13) with incoming values : ('add_ln13_37', pool/pooling.cpp:13) [486]  (0 ns)
	'add' operation ('add_ln13_37', pool/pooling.cpp:13) [487]  (1.92 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_5', pool/pooling.cpp:28) with incoming values : ('select_ln28_5', pool/pooling.cpp:28) [509]  (1.77 ns)

 <State 29>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_5', pool/pooling.cpp:20) with incoming values : ('add_ln20_5', pool/pooling.cpp:20) [510]  (0 ns)
	'add' operation ('add_ln25_5', pool/pooling.cpp:25) [519]  (1.78 ns)
	'mul' operation ('mul_ln28_5', pool/pooling.cpp:28) [521]  (3.78 ns)

 <State 30>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_5', pool/pooling.cpp:23) with incoming values : ('add_ln23_5', pool/pooling.cpp:23) [525]  (0 ns)
	'add' operation ('add_ln26_5', pool/pooling.cpp:26) [533]  (1.78 ns)
	'add' operation ('add_ln28_5', pool/pooling.cpp:28) [535]  (1.73 ns)
	'or' operation ('or_ln28_99', pool/pooling.cpp:28) [537]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_5', pool/pooling.cpp:28) [540]  (0 ns)
	'load' operation ('conv_1_out_load_5', pool/pooling.cpp:28) on array 'conv_1_out' [541]  (3.25 ns)

 <State 31>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_5', pool/pooling.cpp:28) on array 'conv_1_out' [541]  (3.25 ns)
	'fcmp' operation ('tmp_50', pool/pooling.cpp:28) [555]  (6.79 ns)
	'and' operation ('and_ln28_11', pool/pooling.cpp:28) [556]  (0.978 ns)
	'select' operation ('select_ln28_5', pool/pooling.cpp:28) [557]  (0.698 ns)

 <State 32>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul11', pool/pooling.cpp:13) with incoming values : ('add_ln13_38', pool/pooling.cpp:13) [582]  (0 ns)
	'add' operation ('add_ln13_38', pool/pooling.cpp:13) [583]  (1.92 ns)

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_6', pool/pooling.cpp:28) with incoming values : ('select_ln28_6', pool/pooling.cpp:28) [605]  (1.77 ns)

 <State 34>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_6', pool/pooling.cpp:20) with incoming values : ('add_ln20_6', pool/pooling.cpp:20) [606]  (0 ns)
	'add' operation ('add_ln25_6', pool/pooling.cpp:25) [615]  (1.78 ns)
	'mul' operation ('mul_ln28_6', pool/pooling.cpp:28) [617]  (3.78 ns)

 <State 35>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_6', pool/pooling.cpp:23) with incoming values : ('add_ln23_6', pool/pooling.cpp:23) [621]  (0 ns)
	'add' operation ('add_ln26_6', pool/pooling.cpp:26) [629]  (1.78 ns)
	'add' operation ('add_ln28_6', pool/pooling.cpp:28) [631]  (1.73 ns)
	'or' operation ('or_ln28_100', pool/pooling.cpp:28) [633]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_6', pool/pooling.cpp:28) [636]  (0 ns)
	'load' operation ('conv_1_out_load_6', pool/pooling.cpp:28) on array 'conv_1_out' [637]  (3.25 ns)

 <State 36>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_6', pool/pooling.cpp:28) on array 'conv_1_out' [637]  (3.25 ns)
	'fcmp' operation ('tmp_57', pool/pooling.cpp:28) [651]  (6.79 ns)
	'and' operation ('and_ln28_13', pool/pooling.cpp:28) [652]  (0.978 ns)
	'select' operation ('select_ln28_6', pool/pooling.cpp:28) [653]  (0.698 ns)

 <State 37>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul13', pool/pooling.cpp:13) with incoming values : ('add_ln13_39', pool/pooling.cpp:13) [678]  (0 ns)
	'add' operation ('add_ln13_39', pool/pooling.cpp:13) [679]  (1.92 ns)

 <State 38>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_7', pool/pooling.cpp:28) with incoming values : ('select_ln28_7', pool/pooling.cpp:28) [701]  (1.77 ns)

 <State 39>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_7', pool/pooling.cpp:20) with incoming values : ('add_ln20_7', pool/pooling.cpp:20) [702]  (0 ns)
	'add' operation ('add_ln25_7', pool/pooling.cpp:25) [711]  (1.78 ns)
	'mul' operation ('mul_ln28_7', pool/pooling.cpp:28) [713]  (3.78 ns)

 <State 40>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_7', pool/pooling.cpp:23) with incoming values : ('add_ln23_7', pool/pooling.cpp:23) [717]  (0 ns)
	'add' operation ('add_ln26_7', pool/pooling.cpp:26) [725]  (1.78 ns)
	'add' operation ('add_ln28_7', pool/pooling.cpp:28) [727]  (1.73 ns)
	'or' operation ('or_ln28_101', pool/pooling.cpp:28) [729]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_7', pool/pooling.cpp:28) [732]  (0 ns)
	'load' operation ('conv_1_out_load_7', pool/pooling.cpp:28) on array 'conv_1_out' [733]  (3.25 ns)

 <State 41>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_7', pool/pooling.cpp:28) on array 'conv_1_out' [733]  (3.25 ns)
	'fcmp' operation ('tmp_64', pool/pooling.cpp:28) [747]  (6.79 ns)
	'and' operation ('and_ln28_15', pool/pooling.cpp:28) [748]  (0.978 ns)
	'select' operation ('select_ln28_7', pool/pooling.cpp:28) [749]  (0.698 ns)

 <State 42>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul15', pool/pooling.cpp:13) with incoming values : ('add_ln13_40', pool/pooling.cpp:13) [774]  (0 ns)
	'add' operation ('add_ln13_40', pool/pooling.cpp:13) [775]  (1.92 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_8', pool/pooling.cpp:28) with incoming values : ('select_ln28_8', pool/pooling.cpp:28) [797]  (1.77 ns)

 <State 44>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_8', pool/pooling.cpp:20) with incoming values : ('add_ln20_8', pool/pooling.cpp:20) [798]  (0 ns)
	'add' operation ('add_ln25_8', pool/pooling.cpp:25) [807]  (1.78 ns)
	'mul' operation ('mul_ln28_8', pool/pooling.cpp:28) [809]  (3.78 ns)

 <State 45>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_8', pool/pooling.cpp:23) with incoming values : ('add_ln23_8', pool/pooling.cpp:23) [813]  (0 ns)
	'add' operation ('add_ln26_8', pool/pooling.cpp:26) [821]  (1.78 ns)
	'add' operation ('add_ln28_8', pool/pooling.cpp:28) [823]  (1.73 ns)
	'or' operation ('or_ln28_102', pool/pooling.cpp:28) [825]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_8', pool/pooling.cpp:28) [828]  (0 ns)
	'load' operation ('conv_1_out_load_8', pool/pooling.cpp:28) on array 'conv_1_out' [829]  (3.25 ns)

 <State 46>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_8', pool/pooling.cpp:28) on array 'conv_1_out' [829]  (3.25 ns)
	'fcmp' operation ('tmp_71', pool/pooling.cpp:28) [843]  (6.79 ns)
	'and' operation ('and_ln28_17', pool/pooling.cpp:28) [844]  (0.978 ns)
	'select' operation ('select_ln28_8', pool/pooling.cpp:28) [845]  (0.698 ns)

 <State 47>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul17', pool/pooling.cpp:13) with incoming values : ('add_ln13_41', pool/pooling.cpp:13) [870]  (0 ns)
	'add' operation ('add_ln13_41', pool/pooling.cpp:13) [871]  (1.92 ns)

 <State 48>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_9', pool/pooling.cpp:28) with incoming values : ('select_ln28_9', pool/pooling.cpp:28) [893]  (1.77 ns)

 <State 49>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_9', pool/pooling.cpp:20) with incoming values : ('add_ln20_9', pool/pooling.cpp:20) [894]  (0 ns)
	'add' operation ('add_ln25_9', pool/pooling.cpp:25) [903]  (1.78 ns)
	'mul' operation ('mul_ln28_9', pool/pooling.cpp:28) [905]  (3.78 ns)

 <State 50>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_9', pool/pooling.cpp:23) with incoming values : ('add_ln23_9', pool/pooling.cpp:23) [909]  (0 ns)
	'add' operation ('add_ln26_9', pool/pooling.cpp:26) [917]  (1.78 ns)
	'add' operation ('add_ln28_9', pool/pooling.cpp:28) [919]  (1.73 ns)
	'or' operation ('or_ln28_103', pool/pooling.cpp:28) [921]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_9', pool/pooling.cpp:28) [924]  (0 ns)
	'load' operation ('conv_1_out_load_9', pool/pooling.cpp:28) on array 'conv_1_out' [925]  (3.25 ns)

 <State 51>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_9', pool/pooling.cpp:28) on array 'conv_1_out' [925]  (3.25 ns)
	'fcmp' operation ('tmp_78', pool/pooling.cpp:28) [939]  (6.79 ns)
	'and' operation ('and_ln28_19', pool/pooling.cpp:28) [940]  (0.978 ns)
	'select' operation ('select_ln28_9', pool/pooling.cpp:28) [941]  (0.698 ns)

 <State 52>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul19', pool/pooling.cpp:13) with incoming values : ('add_ln13_42', pool/pooling.cpp:13) [966]  (0 ns)
	'add' operation ('add_ln13_42', pool/pooling.cpp:13) [967]  (1.92 ns)

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_10', pool/pooling.cpp:28) with incoming values : ('select_ln28_10', pool/pooling.cpp:28) [989]  (1.77 ns)

 <State 54>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_10', pool/pooling.cpp:20) with incoming values : ('add_ln20_10', pool/pooling.cpp:20) [990]  (0 ns)
	'add' operation ('add_ln25_10', pool/pooling.cpp:25) [999]  (1.78 ns)
	'mul' operation ('mul_ln28_10', pool/pooling.cpp:28) [1001]  (3.78 ns)

 <State 55>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_10', pool/pooling.cpp:23) with incoming values : ('add_ln23_10', pool/pooling.cpp:23) [1005]  (0 ns)
	'add' operation ('add_ln26_10', pool/pooling.cpp:26) [1013]  (1.78 ns)
	'add' operation ('add_ln28_10', pool/pooling.cpp:28) [1015]  (1.73 ns)
	'or' operation ('or_ln28_104', pool/pooling.cpp:28) [1017]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_10', pool/pooling.cpp:28) [1020]  (0 ns)
	'load' operation ('conv_1_out_load_10', pool/pooling.cpp:28) on array 'conv_1_out' [1021]  (3.25 ns)

 <State 56>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_10', pool/pooling.cpp:28) on array 'conv_1_out' [1021]  (3.25 ns)
	'fcmp' operation ('tmp_159', pool/pooling.cpp:28) [1035]  (6.79 ns)
	'and' operation ('and_ln28_21', pool/pooling.cpp:28) [1036]  (0.978 ns)
	'select' operation ('select_ln28_10', pool/pooling.cpp:28) [1037]  (0.698 ns)

 <State 57>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul21', pool/pooling.cpp:13) with incoming values : ('add_ln13_43', pool/pooling.cpp:13) [1062]  (0 ns)
	'add' operation ('add_ln13_43', pool/pooling.cpp:13) [1063]  (1.92 ns)

 <State 58>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_11', pool/pooling.cpp:28) with incoming values : ('select_ln28_11', pool/pooling.cpp:28) [1085]  (1.77 ns)

 <State 59>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_11', pool/pooling.cpp:20) with incoming values : ('add_ln20_11', pool/pooling.cpp:20) [1086]  (0 ns)
	'add' operation ('add_ln25_11', pool/pooling.cpp:25) [1095]  (1.78 ns)
	'mul' operation ('mul_ln28_11', pool/pooling.cpp:28) [1097]  (3.78 ns)

 <State 60>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_11', pool/pooling.cpp:23) with incoming values : ('add_ln23_11', pool/pooling.cpp:23) [1101]  (0 ns)
	'add' operation ('add_ln26_11', pool/pooling.cpp:26) [1109]  (1.78 ns)
	'add' operation ('add_ln28_11', pool/pooling.cpp:28) [1111]  (1.73 ns)
	'or' operation ('or_ln28_105', pool/pooling.cpp:28) [1113]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_11', pool/pooling.cpp:28) [1116]  (0 ns)
	'load' operation ('conv_1_out_load_11', pool/pooling.cpp:28) on array 'conv_1_out' [1117]  (3.25 ns)

 <State 61>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_11', pool/pooling.cpp:28) on array 'conv_1_out' [1117]  (3.25 ns)
	'fcmp' operation ('tmp_162', pool/pooling.cpp:28) [1131]  (6.79 ns)
	'and' operation ('and_ln28_23', pool/pooling.cpp:28) [1132]  (0.978 ns)
	'select' operation ('select_ln28_11', pool/pooling.cpp:28) [1133]  (0.698 ns)

 <State 62>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul23', pool/pooling.cpp:13) with incoming values : ('add_ln13_44', pool/pooling.cpp:13) [1158]  (0 ns)
	'add' operation ('add_ln13_44', pool/pooling.cpp:13) [1159]  (1.92 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_12', pool/pooling.cpp:28) with incoming values : ('select_ln28_12', pool/pooling.cpp:28) [1181]  (1.77 ns)

 <State 64>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_12', pool/pooling.cpp:20) with incoming values : ('add_ln20_12', pool/pooling.cpp:20) [1182]  (0 ns)
	'add' operation ('add_ln25_12', pool/pooling.cpp:25) [1191]  (1.78 ns)
	'mul' operation ('mul_ln28_12', pool/pooling.cpp:28) [1193]  (3.78 ns)

 <State 65>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_12', pool/pooling.cpp:23) with incoming values : ('add_ln23_12', pool/pooling.cpp:23) [1197]  (0 ns)
	'add' operation ('add_ln26_12', pool/pooling.cpp:26) [1205]  (1.78 ns)
	'add' operation ('add_ln28_12', pool/pooling.cpp:28) [1207]  (1.73 ns)
	'or' operation ('or_ln28_106', pool/pooling.cpp:28) [1209]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_12', pool/pooling.cpp:28) [1212]  (0 ns)
	'load' operation ('conv_1_out_load_12', pool/pooling.cpp:28) on array 'conv_1_out' [1213]  (3.25 ns)

 <State 66>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_12', pool/pooling.cpp:28) on array 'conv_1_out' [1213]  (3.25 ns)
	'fcmp' operation ('tmp_165', pool/pooling.cpp:28) [1227]  (6.79 ns)
	'and' operation ('and_ln28_25', pool/pooling.cpp:28) [1228]  (0.978 ns)
	'select' operation ('select_ln28_12', pool/pooling.cpp:28) [1229]  (0.698 ns)

 <State 67>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul25', pool/pooling.cpp:13) with incoming values : ('add_ln13_45', pool/pooling.cpp:13) [1254]  (0 ns)
	'add' operation ('add_ln13_45', pool/pooling.cpp:13) [1255]  (1.92 ns)

 <State 68>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_13', pool/pooling.cpp:28) with incoming values : ('select_ln28_13', pool/pooling.cpp:28) [1277]  (1.77 ns)

 <State 69>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_13', pool/pooling.cpp:20) with incoming values : ('add_ln20_13', pool/pooling.cpp:20) [1278]  (0 ns)
	'add' operation ('add_ln25_13', pool/pooling.cpp:25) [1287]  (1.78 ns)
	'mul' operation ('mul_ln28_13', pool/pooling.cpp:28) [1289]  (3.78 ns)

 <State 70>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_13', pool/pooling.cpp:23) with incoming values : ('add_ln23_13', pool/pooling.cpp:23) [1293]  (0 ns)
	'add' operation ('add_ln26_13', pool/pooling.cpp:26) [1301]  (1.78 ns)
	'add' operation ('add_ln28_13', pool/pooling.cpp:28) [1303]  (1.73 ns)
	'or' operation ('or_ln28_107', pool/pooling.cpp:28) [1305]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_13', pool/pooling.cpp:28) [1308]  (0 ns)
	'load' operation ('conv_1_out_load_13', pool/pooling.cpp:28) on array 'conv_1_out' [1309]  (3.25 ns)

 <State 71>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_13', pool/pooling.cpp:28) on array 'conv_1_out' [1309]  (3.25 ns)
	'fcmp' operation ('tmp_168', pool/pooling.cpp:28) [1323]  (6.79 ns)
	'and' operation ('and_ln28_27', pool/pooling.cpp:28) [1324]  (0.978 ns)
	'select' operation ('select_ln28_13', pool/pooling.cpp:28) [1325]  (0.698 ns)

 <State 72>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul27', pool/pooling.cpp:13) with incoming values : ('add_ln13_46', pool/pooling.cpp:13) [1350]  (0 ns)
	'add' operation ('add_ln13_46', pool/pooling.cpp:13) [1351]  (1.92 ns)

 <State 73>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_14', pool/pooling.cpp:28) with incoming values : ('select_ln28_14', pool/pooling.cpp:28) [1373]  (1.77 ns)

 <State 74>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_14', pool/pooling.cpp:20) with incoming values : ('add_ln20_14', pool/pooling.cpp:20) [1374]  (0 ns)
	'add' operation ('add_ln25_14', pool/pooling.cpp:25) [1383]  (1.78 ns)
	'mul' operation ('mul_ln28_14', pool/pooling.cpp:28) [1385]  (3.78 ns)

 <State 75>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_14', pool/pooling.cpp:23) with incoming values : ('add_ln23_14', pool/pooling.cpp:23) [1389]  (0 ns)
	'add' operation ('add_ln26_14', pool/pooling.cpp:26) [1397]  (1.78 ns)
	'add' operation ('add_ln28_14', pool/pooling.cpp:28) [1399]  (1.73 ns)
	'or' operation ('or_ln28_108', pool/pooling.cpp:28) [1401]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_14', pool/pooling.cpp:28) [1404]  (0 ns)
	'load' operation ('conv_1_out_load_14', pool/pooling.cpp:28) on array 'conv_1_out' [1405]  (3.25 ns)

 <State 76>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_14', pool/pooling.cpp:28) on array 'conv_1_out' [1405]  (3.25 ns)
	'fcmp' operation ('tmp_171', pool/pooling.cpp:28) [1419]  (6.79 ns)
	'and' operation ('and_ln28_29', pool/pooling.cpp:28) [1420]  (0.978 ns)
	'select' operation ('select_ln28_14', pool/pooling.cpp:28) [1421]  (0.698 ns)

 <State 77>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul29', pool/pooling.cpp:13) with incoming values : ('add_ln13_47', pool/pooling.cpp:13) [1446]  (0 ns)
	'add' operation ('add_ln13_47', pool/pooling.cpp:13) [1447]  (1.92 ns)

 <State 78>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_15', pool/pooling.cpp:28) with incoming values : ('select_ln28_15', pool/pooling.cpp:28) [1469]  (1.77 ns)

 <State 79>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_15', pool/pooling.cpp:20) with incoming values : ('add_ln20_15', pool/pooling.cpp:20) [1470]  (0 ns)
	'add' operation ('add_ln25_15', pool/pooling.cpp:25) [1479]  (1.78 ns)
	'mul' operation ('mul_ln28_15', pool/pooling.cpp:28) [1481]  (3.78 ns)

 <State 80>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_15', pool/pooling.cpp:23) with incoming values : ('add_ln23_15', pool/pooling.cpp:23) [1485]  (0 ns)
	'add' operation ('add_ln26_15', pool/pooling.cpp:26) [1493]  (1.78 ns)
	'add' operation ('add_ln28_15', pool/pooling.cpp:28) [1495]  (1.73 ns)
	'or' operation ('or_ln28_109', pool/pooling.cpp:28) [1497]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_15', pool/pooling.cpp:28) [1500]  (0 ns)
	'load' operation ('conv_1_out_load_15', pool/pooling.cpp:28) on array 'conv_1_out' [1501]  (3.25 ns)

 <State 81>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_15', pool/pooling.cpp:28) on array 'conv_1_out' [1501]  (3.25 ns)
	'fcmp' operation ('tmp_174', pool/pooling.cpp:28) [1515]  (6.79 ns)
	'and' operation ('and_ln28_31', pool/pooling.cpp:28) [1516]  (0.978 ns)
	'select' operation ('select_ln28_15', pool/pooling.cpp:28) [1517]  (0.698 ns)

 <State 82>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul31', pool/pooling.cpp:13) with incoming values : ('add_ln13_48', pool/pooling.cpp:13) [1542]  (0 ns)
	'add' operation ('add_ln13_48', pool/pooling.cpp:13) [1543]  (1.92 ns)

 <State 83>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_16', pool/pooling.cpp:28) with incoming values : ('select_ln28_16', pool/pooling.cpp:28) [1565]  (1.77 ns)

 <State 84>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_16', pool/pooling.cpp:20) with incoming values : ('add_ln20_16', pool/pooling.cpp:20) [1566]  (0 ns)
	'add' operation ('add_ln25_16', pool/pooling.cpp:25) [1575]  (1.78 ns)
	'mul' operation ('mul_ln28_16', pool/pooling.cpp:28) [1577]  (3.78 ns)

 <State 85>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_16', pool/pooling.cpp:23) with incoming values : ('add_ln23_16', pool/pooling.cpp:23) [1581]  (0 ns)
	'add' operation ('add_ln26_16', pool/pooling.cpp:26) [1589]  (1.78 ns)
	'add' operation ('add_ln28_16', pool/pooling.cpp:28) [1591]  (1.73 ns)
	'or' operation ('or_ln28_110', pool/pooling.cpp:28) [1593]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_16', pool/pooling.cpp:28) [1596]  (0 ns)
	'load' operation ('conv_1_out_load_16', pool/pooling.cpp:28) on array 'conv_1_out' [1597]  (3.25 ns)

 <State 86>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_16', pool/pooling.cpp:28) on array 'conv_1_out' [1597]  (3.25 ns)
	'fcmp' operation ('tmp_177', pool/pooling.cpp:28) [1611]  (6.79 ns)
	'and' operation ('and_ln28_33', pool/pooling.cpp:28) [1612]  (0.978 ns)
	'select' operation ('select_ln28_16', pool/pooling.cpp:28) [1613]  (0.698 ns)

 <State 87>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul33', pool/pooling.cpp:13) with incoming values : ('add_ln13_49', pool/pooling.cpp:13) [1638]  (0 ns)
	'add' operation ('add_ln13_49', pool/pooling.cpp:13) [1639]  (1.92 ns)

 <State 88>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_17', pool/pooling.cpp:28) with incoming values : ('select_ln28_17', pool/pooling.cpp:28) [1661]  (1.77 ns)

 <State 89>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_17', pool/pooling.cpp:20) with incoming values : ('add_ln20_17', pool/pooling.cpp:20) [1662]  (0 ns)
	'add' operation ('add_ln25_17', pool/pooling.cpp:25) [1671]  (1.78 ns)
	'mul' operation ('mul_ln28_17', pool/pooling.cpp:28) [1673]  (3.78 ns)

 <State 90>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_17', pool/pooling.cpp:23) with incoming values : ('add_ln23_17', pool/pooling.cpp:23) [1677]  (0 ns)
	'add' operation ('add_ln26_17', pool/pooling.cpp:26) [1685]  (1.78 ns)
	'add' operation ('add_ln28_17', pool/pooling.cpp:28) [1687]  (1.73 ns)
	'or' operation ('or_ln28_111', pool/pooling.cpp:28) [1689]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_17', pool/pooling.cpp:28) [1692]  (0 ns)
	'load' operation ('conv_1_out_load_17', pool/pooling.cpp:28) on array 'conv_1_out' [1693]  (3.25 ns)

 <State 91>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_17', pool/pooling.cpp:28) on array 'conv_1_out' [1693]  (3.25 ns)
	'fcmp' operation ('tmp_180', pool/pooling.cpp:28) [1707]  (6.79 ns)
	'and' operation ('and_ln28_35', pool/pooling.cpp:28) [1708]  (0.978 ns)
	'select' operation ('select_ln28_17', pool/pooling.cpp:28) [1709]  (0.698 ns)

 <State 92>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul35', pool/pooling.cpp:13) with incoming values : ('add_ln13_50', pool/pooling.cpp:13) [1734]  (0 ns)
	'add' operation ('add_ln13_50', pool/pooling.cpp:13) [1735]  (1.92 ns)

 <State 93>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_18', pool/pooling.cpp:28) with incoming values : ('select_ln28_18', pool/pooling.cpp:28) [1757]  (1.77 ns)

 <State 94>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_18', pool/pooling.cpp:20) with incoming values : ('add_ln20_18', pool/pooling.cpp:20) [1758]  (0 ns)
	'add' operation ('add_ln25_18', pool/pooling.cpp:25) [1767]  (1.78 ns)
	'mul' operation ('mul_ln28_18', pool/pooling.cpp:28) [1769]  (3.78 ns)

 <State 95>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_18', pool/pooling.cpp:23) with incoming values : ('add_ln23_18', pool/pooling.cpp:23) [1773]  (0 ns)
	'add' operation ('add_ln26_18', pool/pooling.cpp:26) [1781]  (1.78 ns)
	'add' operation ('add_ln28_18', pool/pooling.cpp:28) [1783]  (1.73 ns)
	'or' operation ('or_ln28_112', pool/pooling.cpp:28) [1785]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_18', pool/pooling.cpp:28) [1788]  (0 ns)
	'load' operation ('conv_1_out_load_18', pool/pooling.cpp:28) on array 'conv_1_out' [1789]  (3.25 ns)

 <State 96>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_18', pool/pooling.cpp:28) on array 'conv_1_out' [1789]  (3.25 ns)
	'fcmp' operation ('tmp_183', pool/pooling.cpp:28) [1803]  (6.79 ns)
	'and' operation ('and_ln28_37', pool/pooling.cpp:28) [1804]  (0.978 ns)
	'select' operation ('select_ln28_18', pool/pooling.cpp:28) [1805]  (0.698 ns)

 <State 97>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul37', pool/pooling.cpp:13) with incoming values : ('add_ln13_51', pool/pooling.cpp:13) [1830]  (0 ns)
	'add' operation ('add_ln13_51', pool/pooling.cpp:13) [1831]  (1.92 ns)

 <State 98>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_19', pool/pooling.cpp:28) with incoming values : ('select_ln28_19', pool/pooling.cpp:28) [1853]  (1.77 ns)

 <State 99>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_19', pool/pooling.cpp:20) with incoming values : ('add_ln20_19', pool/pooling.cpp:20) [1854]  (0 ns)
	'add' operation ('add_ln25_19', pool/pooling.cpp:25) [1863]  (1.78 ns)
	'mul' operation ('mul_ln28_19', pool/pooling.cpp:28) [1865]  (3.78 ns)

 <State 100>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_19', pool/pooling.cpp:23) with incoming values : ('add_ln23_19', pool/pooling.cpp:23) [1869]  (0 ns)
	'add' operation ('add_ln26_19', pool/pooling.cpp:26) [1877]  (1.78 ns)
	'add' operation ('add_ln28_19', pool/pooling.cpp:28) [1879]  (1.73 ns)
	'or' operation ('or_ln28_113', pool/pooling.cpp:28) [1881]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_19', pool/pooling.cpp:28) [1884]  (0 ns)
	'load' operation ('conv_1_out_load_19', pool/pooling.cpp:28) on array 'conv_1_out' [1885]  (3.25 ns)

 <State 101>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_19', pool/pooling.cpp:28) on array 'conv_1_out' [1885]  (3.25 ns)
	'fcmp' operation ('tmp_186', pool/pooling.cpp:28) [1899]  (6.79 ns)
	'and' operation ('and_ln28_39', pool/pooling.cpp:28) [1900]  (0.978 ns)
	'select' operation ('select_ln28_19', pool/pooling.cpp:28) [1901]  (0.698 ns)

 <State 102>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul39', pool/pooling.cpp:13) with incoming values : ('add_ln13_52', pool/pooling.cpp:13) [1926]  (0 ns)
	'add' operation ('add_ln13_52', pool/pooling.cpp:13) [1927]  (1.92 ns)

 <State 103>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_20', pool/pooling.cpp:28) with incoming values : ('select_ln28_20', pool/pooling.cpp:28) [1949]  (1.77 ns)

 <State 104>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_20', pool/pooling.cpp:20) with incoming values : ('add_ln20_20', pool/pooling.cpp:20) [1950]  (0 ns)
	'add' operation ('add_ln25_20', pool/pooling.cpp:25) [1959]  (1.78 ns)
	'mul' operation ('mul_ln28_20', pool/pooling.cpp:28) [1961]  (3.78 ns)

 <State 105>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_20', pool/pooling.cpp:23) with incoming values : ('add_ln23_20', pool/pooling.cpp:23) [1965]  (0 ns)
	'add' operation ('add_ln26_20', pool/pooling.cpp:26) [1973]  (1.78 ns)
	'add' operation ('add_ln28_20', pool/pooling.cpp:28) [1975]  (1.73 ns)
	'or' operation ('or_ln28_114', pool/pooling.cpp:28) [1977]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_20', pool/pooling.cpp:28) [1980]  (0 ns)
	'load' operation ('conv_1_out_load_20', pool/pooling.cpp:28) on array 'conv_1_out' [1981]  (3.25 ns)

 <State 106>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_20', pool/pooling.cpp:28) on array 'conv_1_out' [1981]  (3.25 ns)
	'fcmp' operation ('tmp_189', pool/pooling.cpp:28) [1995]  (6.79 ns)
	'and' operation ('and_ln28_41', pool/pooling.cpp:28) [1996]  (0.978 ns)
	'select' operation ('select_ln28_20', pool/pooling.cpp:28) [1997]  (0.698 ns)

 <State 107>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul41', pool/pooling.cpp:13) with incoming values : ('add_ln13_53', pool/pooling.cpp:13) [2022]  (0 ns)
	'add' operation ('add_ln13_53', pool/pooling.cpp:13) [2023]  (1.92 ns)

 <State 108>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_21', pool/pooling.cpp:28) with incoming values : ('select_ln28_21', pool/pooling.cpp:28) [2045]  (1.77 ns)

 <State 109>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_21', pool/pooling.cpp:20) with incoming values : ('add_ln20_21', pool/pooling.cpp:20) [2046]  (0 ns)
	'add' operation ('add_ln25_21', pool/pooling.cpp:25) [2055]  (1.78 ns)
	'mul' operation ('mul_ln28_21', pool/pooling.cpp:28) [2057]  (3.78 ns)

 <State 110>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_21', pool/pooling.cpp:23) with incoming values : ('add_ln23_21', pool/pooling.cpp:23) [2061]  (0 ns)
	'add' operation ('add_ln26_21', pool/pooling.cpp:26) [2069]  (1.78 ns)
	'add' operation ('add_ln28_21', pool/pooling.cpp:28) [2071]  (1.73 ns)
	'or' operation ('or_ln28_115', pool/pooling.cpp:28) [2073]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_21', pool/pooling.cpp:28) [2076]  (0 ns)
	'load' operation ('conv_1_out_load_21', pool/pooling.cpp:28) on array 'conv_1_out' [2077]  (3.25 ns)

 <State 111>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_21', pool/pooling.cpp:28) on array 'conv_1_out' [2077]  (3.25 ns)
	'fcmp' operation ('tmp_192', pool/pooling.cpp:28) [2091]  (6.79 ns)
	'and' operation ('and_ln28_43', pool/pooling.cpp:28) [2092]  (0.978 ns)
	'select' operation ('select_ln28_21', pool/pooling.cpp:28) [2093]  (0.698 ns)

 <State 112>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul43', pool/pooling.cpp:13) with incoming values : ('add_ln13_54', pool/pooling.cpp:13) [2118]  (0 ns)
	'add' operation ('add_ln13_54', pool/pooling.cpp:13) [2119]  (1.92 ns)

 <State 113>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_22', pool/pooling.cpp:28) with incoming values : ('select_ln28_22', pool/pooling.cpp:28) [2141]  (1.77 ns)

 <State 114>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_22', pool/pooling.cpp:20) with incoming values : ('add_ln20_22', pool/pooling.cpp:20) [2142]  (0 ns)
	'add' operation ('add_ln25_22', pool/pooling.cpp:25) [2151]  (1.78 ns)
	'mul' operation ('mul_ln28_22', pool/pooling.cpp:28) [2153]  (3.78 ns)

 <State 115>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_22', pool/pooling.cpp:23) with incoming values : ('add_ln23_22', pool/pooling.cpp:23) [2157]  (0 ns)
	'add' operation ('add_ln26_22', pool/pooling.cpp:26) [2165]  (1.78 ns)
	'add' operation ('add_ln28_22', pool/pooling.cpp:28) [2167]  (1.73 ns)
	'or' operation ('or_ln28_116', pool/pooling.cpp:28) [2169]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_22', pool/pooling.cpp:28) [2172]  (0 ns)
	'load' operation ('conv_1_out_load_22', pool/pooling.cpp:28) on array 'conv_1_out' [2173]  (3.25 ns)

 <State 116>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_22', pool/pooling.cpp:28) on array 'conv_1_out' [2173]  (3.25 ns)
	'fcmp' operation ('tmp_195', pool/pooling.cpp:28) [2187]  (6.79 ns)
	'and' operation ('and_ln28_45', pool/pooling.cpp:28) [2188]  (0.978 ns)
	'select' operation ('select_ln28_22', pool/pooling.cpp:28) [2189]  (0.698 ns)

 <State 117>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul45', pool/pooling.cpp:13) with incoming values : ('add_ln13_55', pool/pooling.cpp:13) [2214]  (0 ns)
	'add' operation ('add_ln13_55', pool/pooling.cpp:13) [2215]  (1.92 ns)

 <State 118>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_23', pool/pooling.cpp:28) with incoming values : ('select_ln28_23', pool/pooling.cpp:28) [2237]  (1.77 ns)

 <State 119>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_23', pool/pooling.cpp:20) with incoming values : ('add_ln20_23', pool/pooling.cpp:20) [2238]  (0 ns)
	'add' operation ('add_ln25_23', pool/pooling.cpp:25) [2247]  (1.78 ns)
	'mul' operation ('mul_ln28_23', pool/pooling.cpp:28) [2249]  (3.78 ns)

 <State 120>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_23', pool/pooling.cpp:23) with incoming values : ('add_ln23_23', pool/pooling.cpp:23) [2253]  (0 ns)
	'add' operation ('add_ln26_23', pool/pooling.cpp:26) [2261]  (1.78 ns)
	'add' operation ('add_ln28_23', pool/pooling.cpp:28) [2263]  (1.73 ns)
	'or' operation ('or_ln28_117', pool/pooling.cpp:28) [2265]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_23', pool/pooling.cpp:28) [2268]  (0 ns)
	'load' operation ('conv_1_out_load_23', pool/pooling.cpp:28) on array 'conv_1_out' [2269]  (3.25 ns)

 <State 121>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_23', pool/pooling.cpp:28) on array 'conv_1_out' [2269]  (3.25 ns)
	'fcmp' operation ('tmp_198', pool/pooling.cpp:28) [2283]  (6.79 ns)
	'and' operation ('and_ln28_47', pool/pooling.cpp:28) [2284]  (0.978 ns)
	'select' operation ('select_ln28_23', pool/pooling.cpp:28) [2285]  (0.698 ns)

 <State 122>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul47', pool/pooling.cpp:13) with incoming values : ('add_ln13_56', pool/pooling.cpp:13) [2310]  (0 ns)
	'add' operation ('add_ln13_56', pool/pooling.cpp:13) [2311]  (1.92 ns)

 <State 123>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_24', pool/pooling.cpp:28) with incoming values : ('select_ln28_24', pool/pooling.cpp:28) [2333]  (1.77 ns)

 <State 124>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_24', pool/pooling.cpp:20) with incoming values : ('add_ln20_24', pool/pooling.cpp:20) [2334]  (0 ns)
	'add' operation ('add_ln25_24', pool/pooling.cpp:25) [2343]  (1.78 ns)
	'mul' operation ('mul_ln28_24', pool/pooling.cpp:28) [2345]  (3.78 ns)

 <State 125>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_24', pool/pooling.cpp:23) with incoming values : ('add_ln23_24', pool/pooling.cpp:23) [2349]  (0 ns)
	'add' operation ('add_ln26_24', pool/pooling.cpp:26) [2357]  (1.78 ns)
	'add' operation ('add_ln28_24', pool/pooling.cpp:28) [2359]  (1.73 ns)
	'or' operation ('or_ln28_118', pool/pooling.cpp:28) [2361]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_24', pool/pooling.cpp:28) [2364]  (0 ns)
	'load' operation ('conv_1_out_load_24', pool/pooling.cpp:28) on array 'conv_1_out' [2365]  (3.25 ns)

 <State 126>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_24', pool/pooling.cpp:28) on array 'conv_1_out' [2365]  (3.25 ns)
	'fcmp' operation ('tmp_201', pool/pooling.cpp:28) [2379]  (6.79 ns)
	'and' operation ('and_ln28_49', pool/pooling.cpp:28) [2380]  (0.978 ns)
	'select' operation ('select_ln28_24', pool/pooling.cpp:28) [2381]  (0.698 ns)

 <State 127>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul49', pool/pooling.cpp:13) with incoming values : ('add_ln13_57', pool/pooling.cpp:13) [2406]  (0 ns)
	'add' operation ('add_ln13_57', pool/pooling.cpp:13) [2407]  (1.92 ns)

 <State 128>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_25', pool/pooling.cpp:28) with incoming values : ('select_ln28_25', pool/pooling.cpp:28) [2429]  (1.77 ns)

 <State 129>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_25', pool/pooling.cpp:20) with incoming values : ('add_ln20_25', pool/pooling.cpp:20) [2430]  (0 ns)
	'add' operation ('add_ln25_25', pool/pooling.cpp:25) [2439]  (1.78 ns)
	'mul' operation ('mul_ln28_25', pool/pooling.cpp:28) [2441]  (3.78 ns)

 <State 130>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_25', pool/pooling.cpp:23) with incoming values : ('add_ln23_25', pool/pooling.cpp:23) [2445]  (0 ns)
	'add' operation ('add_ln26_25', pool/pooling.cpp:26) [2453]  (1.78 ns)
	'add' operation ('add_ln28_25', pool/pooling.cpp:28) [2455]  (1.73 ns)
	'or' operation ('or_ln28_119', pool/pooling.cpp:28) [2457]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_25', pool/pooling.cpp:28) [2460]  (0 ns)
	'load' operation ('conv_1_out_load_25', pool/pooling.cpp:28) on array 'conv_1_out' [2461]  (3.25 ns)

 <State 131>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_25', pool/pooling.cpp:28) on array 'conv_1_out' [2461]  (3.25 ns)
	'fcmp' operation ('tmp_204', pool/pooling.cpp:28) [2475]  (6.79 ns)
	'and' operation ('and_ln28_51', pool/pooling.cpp:28) [2476]  (0.978 ns)
	'select' operation ('select_ln28_25', pool/pooling.cpp:28) [2477]  (0.698 ns)

 <State 132>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul51', pool/pooling.cpp:13) with incoming values : ('add_ln13_58', pool/pooling.cpp:13) [2502]  (0 ns)
	'add' operation ('add_ln13_58', pool/pooling.cpp:13) [2503]  (1.92 ns)

 <State 133>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_26', pool/pooling.cpp:28) with incoming values : ('select_ln28_26', pool/pooling.cpp:28) [2525]  (1.77 ns)

 <State 134>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_26', pool/pooling.cpp:20) with incoming values : ('add_ln20_26', pool/pooling.cpp:20) [2526]  (0 ns)
	'add' operation ('add_ln25_26', pool/pooling.cpp:25) [2535]  (1.78 ns)
	'mul' operation ('mul_ln28_26', pool/pooling.cpp:28) [2537]  (3.78 ns)

 <State 135>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_26', pool/pooling.cpp:23) with incoming values : ('add_ln23_26', pool/pooling.cpp:23) [2541]  (0 ns)
	'add' operation ('add_ln26_26', pool/pooling.cpp:26) [2549]  (1.78 ns)
	'add' operation ('add_ln28_26', pool/pooling.cpp:28) [2551]  (1.73 ns)
	'or' operation ('or_ln28_120', pool/pooling.cpp:28) [2553]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_26', pool/pooling.cpp:28) [2556]  (0 ns)
	'load' operation ('conv_1_out_load_26', pool/pooling.cpp:28) on array 'conv_1_out' [2557]  (3.25 ns)

 <State 136>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_26', pool/pooling.cpp:28) on array 'conv_1_out' [2557]  (3.25 ns)
	'fcmp' operation ('tmp_207', pool/pooling.cpp:28) [2571]  (6.79 ns)
	'and' operation ('and_ln28_53', pool/pooling.cpp:28) [2572]  (0.978 ns)
	'select' operation ('select_ln28_26', pool/pooling.cpp:28) [2573]  (0.698 ns)

 <State 137>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul53', pool/pooling.cpp:13) with incoming values : ('add_ln13_59', pool/pooling.cpp:13) [2598]  (0 ns)
	'add' operation ('add_ln13_59', pool/pooling.cpp:13) [2599]  (1.92 ns)

 <State 138>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_27', pool/pooling.cpp:28) with incoming values : ('select_ln28_27', pool/pooling.cpp:28) [2621]  (1.77 ns)

 <State 139>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_27', pool/pooling.cpp:20) with incoming values : ('add_ln20_27', pool/pooling.cpp:20) [2622]  (0 ns)
	'add' operation ('add_ln25_27', pool/pooling.cpp:25) [2631]  (1.78 ns)
	'mul' operation ('mul_ln28_27', pool/pooling.cpp:28) [2633]  (3.78 ns)

 <State 140>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_27', pool/pooling.cpp:23) with incoming values : ('add_ln23_27', pool/pooling.cpp:23) [2637]  (0 ns)
	'add' operation ('add_ln26_27', pool/pooling.cpp:26) [2645]  (1.78 ns)
	'add' operation ('add_ln28_27', pool/pooling.cpp:28) [2647]  (1.73 ns)
	'or' operation ('or_ln28_121', pool/pooling.cpp:28) [2649]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_27', pool/pooling.cpp:28) [2652]  (0 ns)
	'load' operation ('conv_1_out_load_27', pool/pooling.cpp:28) on array 'conv_1_out' [2653]  (3.25 ns)

 <State 141>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_27', pool/pooling.cpp:28) on array 'conv_1_out' [2653]  (3.25 ns)
	'fcmp' operation ('tmp_210', pool/pooling.cpp:28) [2667]  (6.79 ns)
	'and' operation ('and_ln28_55', pool/pooling.cpp:28) [2668]  (0.978 ns)
	'select' operation ('select_ln28_27', pool/pooling.cpp:28) [2669]  (0.698 ns)

 <State 142>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul55', pool/pooling.cpp:13) with incoming values : ('add_ln13_60', pool/pooling.cpp:13) [2694]  (0 ns)
	'add' operation ('add_ln13_60', pool/pooling.cpp:13) [2695]  (1.92 ns)

 <State 143>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_28', pool/pooling.cpp:28) with incoming values : ('select_ln28_28', pool/pooling.cpp:28) [2717]  (1.77 ns)

 <State 144>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_28', pool/pooling.cpp:20) with incoming values : ('add_ln20_28', pool/pooling.cpp:20) [2718]  (0 ns)
	'add' operation ('add_ln25_28', pool/pooling.cpp:25) [2727]  (1.78 ns)
	'mul' operation ('mul_ln28_28', pool/pooling.cpp:28) [2729]  (3.78 ns)

 <State 145>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_28', pool/pooling.cpp:23) with incoming values : ('add_ln23_28', pool/pooling.cpp:23) [2733]  (0 ns)
	'add' operation ('add_ln26_28', pool/pooling.cpp:26) [2741]  (1.78 ns)
	'add' operation ('add_ln28_28', pool/pooling.cpp:28) [2743]  (1.73 ns)
	'or' operation ('or_ln28_122', pool/pooling.cpp:28) [2745]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_28', pool/pooling.cpp:28) [2748]  (0 ns)
	'load' operation ('conv_1_out_load_28', pool/pooling.cpp:28) on array 'conv_1_out' [2749]  (3.25 ns)

 <State 146>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_28', pool/pooling.cpp:28) on array 'conv_1_out' [2749]  (3.25 ns)
	'fcmp' operation ('tmp_213', pool/pooling.cpp:28) [2763]  (6.79 ns)
	'and' operation ('and_ln28_57', pool/pooling.cpp:28) [2764]  (0.978 ns)
	'select' operation ('select_ln28_28', pool/pooling.cpp:28) [2765]  (0.698 ns)

 <State 147>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul57', pool/pooling.cpp:13) with incoming values : ('add_ln13_61', pool/pooling.cpp:13) [2790]  (0 ns)
	'add' operation ('add_ln13_61', pool/pooling.cpp:13) [2791]  (1.92 ns)

 <State 148>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_29', pool/pooling.cpp:28) with incoming values : ('select_ln28_29', pool/pooling.cpp:28) [2813]  (1.77 ns)

 <State 149>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_29', pool/pooling.cpp:20) with incoming values : ('add_ln20_29', pool/pooling.cpp:20) [2814]  (0 ns)
	'add' operation ('add_ln25_29', pool/pooling.cpp:25) [2823]  (1.78 ns)
	'mul' operation ('mul_ln28_29', pool/pooling.cpp:28) [2825]  (3.78 ns)

 <State 150>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_29', pool/pooling.cpp:23) with incoming values : ('add_ln23_29', pool/pooling.cpp:23) [2829]  (0 ns)
	'add' operation ('add_ln26_29', pool/pooling.cpp:26) [2837]  (1.78 ns)
	'add' operation ('add_ln28_29', pool/pooling.cpp:28) [2839]  (1.73 ns)
	'or' operation ('or_ln28_123', pool/pooling.cpp:28) [2841]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_29', pool/pooling.cpp:28) [2844]  (0 ns)
	'load' operation ('conv_1_out_load_29', pool/pooling.cpp:28) on array 'conv_1_out' [2845]  (3.25 ns)

 <State 151>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_29', pool/pooling.cpp:28) on array 'conv_1_out' [2845]  (3.25 ns)
	'fcmp' operation ('tmp_216', pool/pooling.cpp:28) [2859]  (6.79 ns)
	'and' operation ('and_ln28_59', pool/pooling.cpp:28) [2860]  (0.978 ns)
	'select' operation ('select_ln28_29', pool/pooling.cpp:28) [2861]  (0.698 ns)

 <State 152>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul59', pool/pooling.cpp:13) with incoming values : ('add_ln13_62', pool/pooling.cpp:13) [2886]  (0 ns)
	'add' operation ('add_ln13_62', pool/pooling.cpp:13) [2887]  (1.92 ns)

 <State 153>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_30', pool/pooling.cpp:28) with incoming values : ('select_ln28_30', pool/pooling.cpp:28) [2909]  (1.77 ns)

 <State 154>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_30', pool/pooling.cpp:20) with incoming values : ('add_ln20_30', pool/pooling.cpp:20) [2910]  (0 ns)
	'add' operation ('add_ln25_30', pool/pooling.cpp:25) [2919]  (1.78 ns)
	'mul' operation ('mul_ln28_30', pool/pooling.cpp:28) [2921]  (3.78 ns)

 <State 155>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_30', pool/pooling.cpp:23) with incoming values : ('add_ln23_30', pool/pooling.cpp:23) [2925]  (0 ns)
	'add' operation ('add_ln26_30', pool/pooling.cpp:26) [2933]  (1.78 ns)
	'add' operation ('add_ln28_30', pool/pooling.cpp:28) [2935]  (1.73 ns)
	'or' operation ('or_ln28_124', pool/pooling.cpp:28) [2937]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_30', pool/pooling.cpp:28) [2940]  (0 ns)
	'load' operation ('conv_1_out_load_30', pool/pooling.cpp:28) on array 'conv_1_out' [2941]  (3.25 ns)

 <State 156>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_30', pool/pooling.cpp:28) on array 'conv_1_out' [2941]  (3.25 ns)
	'fcmp' operation ('tmp_219', pool/pooling.cpp:28) [2955]  (6.79 ns)
	'and' operation ('and_ln28_61', pool/pooling.cpp:28) [2956]  (0.978 ns)
	'select' operation ('select_ln28_30', pool/pooling.cpp:28) [2957]  (0.698 ns)

 <State 157>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul61', pool/pooling.cpp:13) with incoming values : ('add_ln13_63', pool/pooling.cpp:13) [2982]  (0 ns)
	'add' operation ('add_ln13_63', pool/pooling.cpp:13) [2983]  (1.92 ns)

 <State 158>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_31', pool/pooling.cpp:28) with incoming values : ('select_ln28_31', pool/pooling.cpp:28) [3005]  (1.77 ns)

 <State 159>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_31', pool/pooling.cpp:20) with incoming values : ('add_ln20_31', pool/pooling.cpp:20) [3006]  (0 ns)
	'add' operation ('add_ln25_31', pool/pooling.cpp:25) [3015]  (1.78 ns)
	'mul' operation ('mul_ln28_31', pool/pooling.cpp:28) [3017]  (3.78 ns)

 <State 160>: 6.77ns
The critical path consists of the following:
	'phi' operation ('mpc_0_31', pool/pooling.cpp:23) with incoming values : ('add_ln23_31', pool/pooling.cpp:23) [3021]  (0 ns)
	'add' operation ('add_ln26_31', pool/pooling.cpp:26) [3029]  (1.78 ns)
	'add' operation ('add_ln28_31', pool/pooling.cpp:28) [3031]  (1.73 ns)
	'or' operation ('or_ln28_125', pool/pooling.cpp:28) [3033]  (0 ns)
	'getelementptr' operation ('conv_1_out_addr_31', pool/pooling.cpp:28) [3036]  (0 ns)
	'load' operation ('conv_1_out_load_31', pool/pooling.cpp:28) on array 'conv_1_out' [3037]  (3.25 ns)

 <State 161>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_31', pool/pooling.cpp:28) on array 'conv_1_out' [3037]  (3.25 ns)
	'fcmp' operation ('tmp_222', pool/pooling.cpp:28) [3051]  (6.79 ns)
	'and' operation ('and_ln28_63', pool/pooling.cpp:28) [3052]  (0.978 ns)
	'select' operation ('select_ln28_31', pool/pooling.cpp:28) [3053]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
