/**
 *
 * @file ADC_RegisterDefines_SSTSH.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 6 ago. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 6 ago. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SS_TSH_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SS_TSH_H_

#include <xDriver_MCU/ADC/Peripheral/xHeader/ADC_Enum.h>

/******************************************************************************************
************************************ 15 SSTSH *********************************************
******************************************************************************************/
/*--------*/
#define ADC_SS_TSH_R_TSH0_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_R_TSH0_BIT    ((UBase_t) 0UL)
#define ADC_SS_TSH_R_TSH0_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH0_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_R_TSH0_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_R_TSH0_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_R_TSH0_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_R_TSH0_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_R_TSH0_256    ((UBase_t) 0x0000000CUL)

#define ADC_SS_TSH_TSH0_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH0_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH0_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH0_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH0_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH0_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH0_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH0_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH1_MASK    ((UBase_t) 0x000000F0UL)
#define ADC_SS_TSH_R_TSH1_BIT    ((UBase_t) 4UL)
#define ADC_SS_TSH_R_TSH1_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH1_8    ((UBase_t) 0x00000020UL)
#define ADC_SS_TSH_R_TSH1_16    ((UBase_t) 0x00000040UL)
#define ADC_SS_TSH_R_TSH1_32    ((UBase_t) 0x00000060UL)
#define ADC_SS_TSH_R_TSH1_64    ((UBase_t) 0x00000080UL)
#define ADC_SS_TSH_R_TSH1_128    ((UBase_t) 0x000000A0UL)
#define ADC_SS_TSH_R_TSH1_256    ((UBase_t) 0x000000C0UL)

#define ADC_SS_TSH_TSH1_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH1_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH1_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH1_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH1_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH1_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH1_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH1_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH2_MASK    ((UBase_t) 0x00000F00UL)
#define ADC_SS_TSH_R_TSH2_BIT    ((UBase_t) 8UL)
#define ADC_SS_TSH_R_TSH2_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH2_8    ((UBase_t) 0x00000200UL)
#define ADC_SS_TSH_R_TSH2_16    ((UBase_t) 0x00000400UL)
#define ADC_SS_TSH_R_TSH2_32    ((UBase_t) 0x00000600UL)
#define ADC_SS_TSH_R_TSH2_64    ((UBase_t) 0x00000800UL)
#define ADC_SS_TSH_R_TSH2_128    ((UBase_t) 0x00000A00UL)
#define ADC_SS_TSH_R_TSH2_256    ((UBase_t) 0x00000C00UL)

#define ADC_SS_TSH_TSH2_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH2_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH2_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH2_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH2_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH2_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH2_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH2_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH3_MASK    ((UBase_t) 0x0000F000UL)
#define ADC_SS_TSH_R_TSH3_BIT    ((UBase_t) 12UL)
#define ADC_SS_TSH_R_TSH3_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH3_8    ((UBase_t) 0x00002000UL)
#define ADC_SS_TSH_R_TSH3_16    ((UBase_t) 0x00004000UL)
#define ADC_SS_TSH_R_TSH3_32    ((UBase_t) 0x00006000UL)
#define ADC_SS_TSH_R_TSH3_64    ((UBase_t) 0x00008000UL)
#define ADC_SS_TSH_R_TSH3_128    ((UBase_t) 0x0000A000UL)
#define ADC_SS_TSH_R_TSH3_256    ((UBase_t) 0x0000C000UL)

#define ADC_SS_TSH_TSH3_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH3_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH3_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH3_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH3_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH3_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH3_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH3_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH4_MASK    ((UBase_t) 0x000F0000UL)
#define ADC_SS_TSH_R_TSH4_BIT    ((UBase_t) 16UL)
#define ADC_SS_TSH_R_TSH4_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH4_8    ((UBase_t) 0x00020000UL)
#define ADC_SS_TSH_R_TSH4_16    ((UBase_t) 0x00040000UL)
#define ADC_SS_TSH_R_TSH4_32    ((UBase_t) 0x00060000UL)
#define ADC_SS_TSH_R_TSH4_64    ((UBase_t) 0x00080000UL)
#define ADC_SS_TSH_R_TSH4_128    ((UBase_t) 0x000A0000UL)
#define ADC_SS_TSH_R_TSH4_256    ((UBase_t) 0x000C0000UL)

#define ADC_SS_TSH_TSH4_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH4_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH4_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH4_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH4_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH4_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH4_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH1_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH5_MASK    ((UBase_t) 0x00F00000UL)
#define ADC_SS_TSH_R_TSH5_BIT    ((UBase_t) 20UL)
#define ADC_SS_TSH_R_TSH5_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH5_8    ((UBase_t) 0x00200000UL)
#define ADC_SS_TSH_R_TSH5_16    ((UBase_t) 0x00400000UL)
#define ADC_SS_TSH_R_TSH5_32    ((UBase_t) 0x00600000UL)
#define ADC_SS_TSH_R_TSH5_64    ((UBase_t) 0x00800000UL)
#define ADC_SS_TSH_R_TSH5_128    ((UBase_t) 0x00A00000UL)
#define ADC_SS_TSH_R_TSH5_256    ((UBase_t) 0x00C00000UL)

#define ADC_SS_TSH_TSH5_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH5_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH5_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH5_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH5_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH5_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH5_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH5_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH6_MASK    ((UBase_t) 0x0F000000UL)
#define ADC_SS_TSH_R_TSH6_BIT    ((UBase_t) 24UL)
#define ADC_SS_TSH_R_TSH6_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH6_8    ((UBase_t) 0x02000000UL)
#define ADC_SS_TSH_R_TSH6_16    ((UBase_t) 0x04000000UL)
#define ADC_SS_TSH_R_TSH6_32    ((UBase_t) 0x06000000UL)
#define ADC_SS_TSH_R_TSH6_64    ((UBase_t) 0x08000000UL)
#define ADC_SS_TSH_R_TSH6_128    ((UBase_t) 0x0A000000UL)
#define ADC_SS_TSH_R_TSH6_256    ((UBase_t) 0x0C000000UL)

#define ADC_SS_TSH_TSH6_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH6_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH6_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH6_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH6_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH6_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH6_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH6_256    ((UBase_t) 0x0000000CUL)
/*--------*/

/*--------*/
#define ADC_SS_TSH_R_TSH7_MASK    ((UBase_t) 0xF0000000UL)
#define ADC_SS_TSH_R_TSH7_BIT    ((UBase_t) 28UL)
#define ADC_SS_TSH_R_TSH7_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_R_TSH7_8    ((UBase_t) 0x20000000UL)
#define ADC_SS_TSH_R_TSH7_16    ((UBase_t) 0x40000000UL)
#define ADC_SS_TSH_R_TSH7_32    ((UBase_t) 0x60000000UL)
#define ADC_SS_TSH_R_TSH7_64    ((UBase_t) 0x80000000UL)
#define ADC_SS_TSH_R_TSH7_128    ((UBase_t) 0xA0000000UL)
#define ADC_SS_TSH_R_TSH7_256    ((UBase_t) 0xC0000000UL)

#define ADC_SS_TSH_TSH7_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_TSH_TSH7_4    ((UBase_t) 0x00000000UL)
#define ADC_SS_TSH_TSH7_8    ((UBase_t) 0x00000002UL)
#define ADC_SS_TSH_TSH7_16    ((UBase_t) 0x00000004UL)
#define ADC_SS_TSH_TSH7_32    ((UBase_t) 0x00000006UL)
#define ADC_SS_TSH_TSH7_64    ((UBase_t) 0x00000008UL)
#define ADC_SS_TSH_TSH7_128    ((UBase_t) 0x0000000AUL)
#define ADC_SS_TSH_TSH7_256    ((UBase_t) 0x0000000CUL)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SS_TSH_H_ */
