###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 10:36:07 2019
#  Design:            mtm_Alu
#  Command:           report_clock_trees -summary -out_file ./timingReports/07_clock_tree_summary.txt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         8      729.907       0.105
Inverters                       0        0.000       0.000
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                             8      729.907       0.105
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      637.250
Leaf      3818.110
Total     4455.360
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.105    0.079    0.183
Leaf     1.160    0.497    1.657
Total    1.264    0.575    1.840
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 257     1.160     0.005       0.000      0.005    0.005
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
------------------------------------------------------------------------------------------------------
Trunk       0.300       1       0.201       0.000      0.201    0.201    {1 <= 0.240ns}         -
Leaf        0.300       8       0.291       0.005      0.285    0.298    {8 <= 0.300ns}         -
------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------
Name          Type      Inst     Inst Area 
                        Count    (um^2)
-------------------------------------------
UCL_BUF8_2    buffer      8       729.907
-------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk            257         0        0       0           0           0        0       8       0        0         0          8        35    403.41    1597.88     729.907   0.575  1.264  clk
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   257         0        0       0           0           0        0       8       0        0         0          8         8        35    32.125   403.410    159.788     729.907   0.575  1.264
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   84.480   193.910  403.410  93.545
Source-sink manhattan distance (um)  86.850   179.822  378.440  85.078
Source-sink resistance (Ohm)         70.756   112.718  159.788  29.172
-----------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 1                 0               0             0            0
---------------------------------------------------------------------------------------
Total               1                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 0.022pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

-------------------------------------------------------------------------------------
Half corner       Violation  Capacitance  Capacitance  Target                     Pin
                  amount     target       achieved     source                     
-------------------------------------------------------------------------------------
WC_dc:setup.late    0.022       0.161        0.183     library_or_sdc_constraint  clk
-------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the cts_target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
----------------------------------------------------------------------------------------------------------------------------------------
clk         WC_dc:setup.early     0.298          0.278         0.201          0.201      ignored          -      ignored          -
clk         WC_dc:setup.late      0.298          0.278         0.201          0.201      explicit      0.300     explicit      0.300
clk         BC_dc:hold.early      0.173          0.149         0.201          0.201      ignored          -      ignored          -
clk         BC_dc:hold.late       0.173          0.149         0.201          0.201      ignored          -      ignored          -
----------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -0.175        -0.076       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WC_dc:setup.late

Top Underslews:

------------------------------------------------------------------
Driving node                                        Underslew (ns)
------------------------------------------------------------------
clk                                                     -0.099
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_5        -0.015
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_2        -0.014
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_4        -0.013
CTS_ccl_a_BUF_clk_G0_L1_6                               -0.007
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_7        -0.007
CTS_ccl_a_BUF_clk_G0_L1_3                               -0.003
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L1_1        -0.002
------------------------------------------------------------------

