Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov  9 00:00:33 2021
| Host         : BasedTower running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          105         
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.497     -226.467                    129                 1370        0.025        0.000                      0                 1370        4.500        0.000                       0                   499  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_100mhz  {0.000 5.000}        10.000          100.000         
  clk_4mhz  {0.000 120.000}      240.000         4.167           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz         -2.349     -207.844                    129                  909        0.117        0.000                      0                  909        4.500        0.000                       0                   321  
  clk_4mhz        235.250        0.000                      0                  197        0.119        0.000                      0                  197      119.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_4mhz      clk_100mhz         -2.497     -214.858                    107                  114        2.216        0.000                      0                  114  
clk_100mhz    clk_4mhz            1.139        0.000                      0                  264        0.025        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :          129  Failing Endpoints,  Worst Slack       -2.349ns,  Total Violation     -207.844ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 1.742ns (14.390%)  route 10.364ns (85.610%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.792     5.395    cpu/clk_in_BUFG
    SLICE_X50Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     5.913 r  cpu/mmu\\.addr_select_reg[9]/Q
                         net (fo=15, routed)          3.473     9.385    cpu/decoder/Q[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.509 f  cpu/decoder/unit_i_47/O
                         net (fo=10, routed)          0.961    10.470    cpu/decoder/mmu\\.addr_select_reg[10]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  cpu/decoder/cycles_left[3]_i_33/O
                         net (fo=3, routed)           1.185    11.779    cpu/decoder/cycles_left[3]_i_33_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  cpu/decoder/cycles_left[3]_i_17/O
                         net (fo=1, routed)           1.093    12.997    cpu/decoder/cycles_left[3]_i_17_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.121 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.899    14.020    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.153    14.173 r  cpu/decoder/cycles_left[3]_i_23/O
                         net (fo=7, routed)           0.475    14.648    cpu/decoder/cycles_left[3]_i_23_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.327    14.975 r  cpu/decoder/decoded_action[next_pc]_i_13/O
                         net (fo=4, routed)           1.166    16.141    cpu/decoder/decoded_action[next_pc]_i_13_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.265 r  cpu/decoder/decoded_action[arg][7]_i_8/O
                         net (fo=1, routed)           0.427    16.693    cpu/decoder/decoded_action[arg][7]_i_8_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.817 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.684    17.500    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X46Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.666    15.088    cpu/decoder/clk_in_BUFG
    SLICE_X46Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][2]/C
                         clock pessimism              0.267    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X46Y21         FDRE (Setup_fdre_C_CE)      -0.169    15.151    cpu/decoder/decoded_action_reg[arg][2]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -17.500    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/prev_inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.011ns  (logic 1.226ns (10.207%)  route 10.785ns (89.793%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799     5.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.858 f  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767    10.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.749 f  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           1.132    11.881    cpu/decoder/mmu\\.addr_select_reg[7]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124    12.005 f  cpu/decoder/current_inst[3]_i_4/O
                         net (fo=4, routed)           0.652    12.657    cpu/decoder/current_inst[3]_i_4_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.781 r  cpu/decoder/decoded_action[src][2]_i_13/O
                         net (fo=98, routed)          1.022    13.803    cpu/decoder/decoded_action[src][2]_i_13_n_0
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.927 f  cpu/decoder/prev_inst[7]_i_20/O
                         net (fo=13, routed)          1.097    15.024    cpu/decoder/prev_inst[7]_i_20_n_0
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.148 r  cpu/decoder/prev_inst[7]_i_7/O
                         net (fo=8, routed)           1.131    16.279    cpu/decoder/prev_inst[7]_i_7_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.150    16.429 r  cpu/decoder/prev_inst[4]_i_1/O
                         net (fo=1, routed)           0.984    17.413    cpu/decoder/prev_inst[4]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  cpu/decoder/prev_inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.676    15.098    cpu/decoder/clk_in_BUFG
    SLICE_X28Y19         FDRE                                         r  cpu/decoder/prev_inst_reg[4]/C
                         clock pessimism              0.267    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)       -0.242    15.088    cpu/decoder/prev_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -17.413    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.027ns  (logic 1.742ns (14.484%)  route 10.285ns (85.516%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.792     5.395    cpu/clk_in_BUFG
    SLICE_X50Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     5.913 r  cpu/mmu\\.addr_select_reg[9]/Q
                         net (fo=15, routed)          3.473     9.385    cpu/decoder/Q[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.509 f  cpu/decoder/unit_i_47/O
                         net (fo=10, routed)          0.961    10.470    cpu/decoder/mmu\\.addr_select_reg[10]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  cpu/decoder/cycles_left[3]_i_33/O
                         net (fo=3, routed)           1.185    11.779    cpu/decoder/cycles_left[3]_i_33_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  cpu/decoder/cycles_left[3]_i_17/O
                         net (fo=1, routed)           1.093    12.997    cpu/decoder/cycles_left[3]_i_17_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.121 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.899    14.020    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.153    14.173 r  cpu/decoder/cycles_left[3]_i_23/O
                         net (fo=7, routed)           0.475    14.648    cpu/decoder/cycles_left[3]_i_23_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.327    14.975 r  cpu/decoder/decoded_action[next_pc]_i_13/O
                         net (fo=4, routed)           1.166    16.141    cpu/decoder/decoded_action[next_pc]_i_13_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.265 r  cpu/decoder/decoded_action[arg][7]_i_8/O
                         net (fo=1, routed)           0.427    16.693    cpu/decoder/decoded_action[arg][7]_i_8_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.817 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.605    17.422    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X41Y22         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.669    15.091    cpu/decoder/clk_in_BUFG
    SLICE_X41Y22         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][0]/C
                         clock pessimism              0.267    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205    15.118    cpu/decoder/decoded_action_reg[arg][0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.297ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 1.742ns (14.501%)  route 10.271ns (85.499%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.792     5.395    cpu/clk_in_BUFG
    SLICE_X50Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     5.913 r  cpu/mmu\\.addr_select_reg[9]/Q
                         net (fo=15, routed)          3.473     9.385    cpu/decoder/Q[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.509 f  cpu/decoder/unit_i_47/O
                         net (fo=10, routed)          0.961    10.470    cpu/decoder/mmu\\.addr_select_reg[10]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  cpu/decoder/cycles_left[3]_i_33/O
                         net (fo=3, routed)           1.185    11.779    cpu/decoder/cycles_left[3]_i_33_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  cpu/decoder/cycles_left[3]_i_17/O
                         net (fo=1, routed)           1.093    12.997    cpu/decoder/cycles_left[3]_i_17_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.121 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.899    14.020    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.153    14.173 r  cpu/decoder/cycles_left[3]_i_23/O
                         net (fo=7, routed)           0.475    14.648    cpu/decoder/cycles_left[3]_i_23_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.327    14.975 r  cpu/decoder/decoded_action[next_pc]_i_13/O
                         net (fo=4, routed)           1.166    16.141    cpu/decoder/decoded_action[next_pc]_i_13_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.265 r  cpu/decoder/decoded_action[arg][7]_i_8/O
                         net (fo=1, routed)           0.427    16.693    cpu/decoder/decoded_action[arg][7]_i_8_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.817 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.591    17.408    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]/C
                         clock pessimism              0.267    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.110    cpu/decoder/decoded_action_reg[arg][1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                 -2.297    

Slack (VIOLATED) :        -2.297ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 1.742ns (14.501%)  route 10.271ns (85.499%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.792     5.395    cpu/clk_in_BUFG
    SLICE_X50Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     5.913 r  cpu/mmu\\.addr_select_reg[9]/Q
                         net (fo=15, routed)          3.473     9.385    cpu/decoder/Q[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.509 f  cpu/decoder/unit_i_47/O
                         net (fo=10, routed)          0.961    10.470    cpu/decoder/mmu\\.addr_select_reg[10]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  cpu/decoder/cycles_left[3]_i_33/O
                         net (fo=3, routed)           1.185    11.779    cpu/decoder/cycles_left[3]_i_33_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  cpu/decoder/cycles_left[3]_i_17/O
                         net (fo=1, routed)           1.093    12.997    cpu/decoder/cycles_left[3]_i_17_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.121 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.899    14.020    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.153    14.173 r  cpu/decoder/cycles_left[3]_i_23/O
                         net (fo=7, routed)           0.475    14.648    cpu/decoder/cycles_left[3]_i_23_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.327    14.975 r  cpu/decoder/decoded_action[next_pc]_i_13/O
                         net (fo=4, routed)           1.166    16.141    cpu/decoder/decoded_action[next_pc]_i_13_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.265 r  cpu/decoder/decoded_action[arg][7]_i_8/O
                         net (fo=1, routed)           0.427    16.693    cpu/decoder/decoded_action[arg][7]_i_8_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.817 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.591    17.408    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep/C
                         clock pessimism              0.267    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.110    cpu/decoder/decoded_action_reg[arg][1]_rep
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                 -2.297    

Slack (VIOLATED) :        -2.297ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 1.742ns (14.501%)  route 10.271ns (85.499%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.792     5.395    cpu/clk_in_BUFG
    SLICE_X50Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     5.913 r  cpu/mmu\\.addr_select_reg[9]/Q
                         net (fo=15, routed)          3.473     9.385    cpu/decoder/Q[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.509 f  cpu/decoder/unit_i_47/O
                         net (fo=10, routed)          0.961    10.470    cpu/decoder/mmu\\.addr_select_reg[10]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  cpu/decoder/cycles_left[3]_i_33/O
                         net (fo=3, routed)           1.185    11.779    cpu/decoder/cycles_left[3]_i_33_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  cpu/decoder/cycles_left[3]_i_17/O
                         net (fo=1, routed)           1.093    12.997    cpu/decoder/cycles_left[3]_i_17_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.121 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.899    14.020    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.153    14.173 r  cpu/decoder/cycles_left[3]_i_23/O
                         net (fo=7, routed)           0.475    14.648    cpu/decoder/cycles_left[3]_i_23_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.327    14.975 r  cpu/decoder/decoded_action[next_pc]_i_13/O
                         net (fo=4, routed)           1.166    16.141    cpu/decoder/decoded_action[next_pc]_i_13_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.265 r  cpu/decoder/decoded_action[arg][7]_i_8/O
                         net (fo=1, routed)           0.427    16.693    cpu/decoder/decoded_action[arg][7]_i_8_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.817 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.591    17.408    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep__0/C
                         clock pessimism              0.267    15.351    
                         clock uncertainty           -0.035    15.315    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.110    cpu/decoder/decoded_action_reg[arg][1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                 -2.297    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.010ns  (logic 1.742ns (14.504%)  route 10.268ns (85.496%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.792     5.395    cpu/clk_in_BUFG
    SLICE_X50Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     5.913 r  cpu/mmu\\.addr_select_reg[9]/Q
                         net (fo=15, routed)          3.473     9.385    cpu/decoder/Q[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.509 f  cpu/decoder/unit_i_47/O
                         net (fo=10, routed)          0.961    10.470    cpu/decoder/mmu\\.addr_select_reg[10]_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.594 r  cpu/decoder/cycles_left[3]_i_33/O
                         net (fo=3, routed)           1.185    11.779    cpu/decoder/cycles_left[3]_i_33_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.903 r  cpu/decoder/cycles_left[3]_i_17/O
                         net (fo=1, routed)           1.093    12.997    cpu/decoder/cycles_left[3]_i_17_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.121 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.899    14.020    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.153    14.173 r  cpu/decoder/cycles_left[3]_i_23/O
                         net (fo=7, routed)           0.475    14.648    cpu/decoder/cycles_left[3]_i_23_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.327    14.975 r  cpu/decoder/decoded_action[next_pc]_i_13/O
                         net (fo=4, routed)           1.166    16.141    cpu/decoder/decoded_action[next_pc]_i_13_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.265 r  cpu/decoder/decoded_action[arg][7]_i_8/O
                         net (fo=1, routed)           0.427    16.693    cpu/decoder/decoded_action[arg][7]_i_8_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.817 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.588    17.405    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.671    15.093    cpu/decoder/clk_in_BUFG
    SLICE_X41Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][4]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205    15.120    cpu/decoder/decoded_action_reg[arg][4]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.280ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[src][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 1.572ns (13.097%)  route 10.431ns (86.903%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799     5.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767    10.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           1.132    11.881    cpu/decoder/mmu\\.addr_select_reg[7]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124    12.005 r  cpu/decoder/current_inst[3]_i_4/O
                         net (fo=4, routed)           0.656    12.661    cpu/decoder/current_inst[3]_i_4_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  cpu/decoder/prev_inst[5]_i_3/O
                         net (fo=101, routed)         0.905    13.690    cpu/decoder/prev_inst[5]_i_3_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.124    13.814 f  cpu/decoder/cycles_left[3]_i_29/O
                         net (fo=23, routed)          0.762    14.576    cpu/decoder/cycles_left[3]_i_29_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124    14.700 f  cpu/decoder/decoded_action[src][7]_i_36/O
                         net (fo=1, routed)           0.416    15.116    cpu/decoder/decoded_action[src][7]_i_36_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.240 r  cpu/decoder/decoded_action[src][7]_i_21/O
                         net (fo=1, routed)           0.568    15.808    cpu/decoder/decoded_action[src][7]_i_21_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.124    15.932 r  cpu/decoder/decoded_action[src][7]_i_8_comp_2/O
                         net (fo=1, routed)           0.420    16.352    cpu/decoder/decoded_action[src][7]_i_8_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.476 r  cpu/decoder/decoded_action[src][7]_i_3_comp/O
                         net (fo=1, routed)           0.451    16.927    cpu/decoder/decoded_action[src][7]_i_3_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.051 r  cpu/decoder/decoded_action[src][7]_i_1_comp/O
                         net (fo=8, routed)           0.354    17.405    cpu/decoder/decoded_action[src][7]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  cpu/decoder/decoded_action_reg[src][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.675    15.097    cpu/decoder/clk_in_BUFG
    SLICE_X35Y18         FDRE                                         r  cpu/decoder/decoded_action_reg[src][2]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205    15.124    cpu/decoder/decoded_action_reg[src][2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                 -2.280    

Slack (VIOLATED) :        -2.280ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[src][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 1.572ns (13.097%)  route 10.431ns (86.903%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799     5.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767    10.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           1.132    11.881    cpu/decoder/mmu\\.addr_select_reg[7]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124    12.005 r  cpu/decoder/current_inst[3]_i_4/O
                         net (fo=4, routed)           0.656    12.661    cpu/decoder/current_inst[3]_i_4_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  cpu/decoder/prev_inst[5]_i_3/O
                         net (fo=101, routed)         0.905    13.690    cpu/decoder/prev_inst[5]_i_3_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.124    13.814 f  cpu/decoder/cycles_left[3]_i_29/O
                         net (fo=23, routed)          0.762    14.576    cpu/decoder/cycles_left[3]_i_29_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124    14.700 f  cpu/decoder/decoded_action[src][7]_i_36/O
                         net (fo=1, routed)           0.416    15.116    cpu/decoder/decoded_action[src][7]_i_36_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.240 r  cpu/decoder/decoded_action[src][7]_i_21/O
                         net (fo=1, routed)           0.568    15.808    cpu/decoder/decoded_action[src][7]_i_21_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.124    15.932 r  cpu/decoder/decoded_action[src][7]_i_8_comp_2/O
                         net (fo=1, routed)           0.420    16.352    cpu/decoder/decoded_action[src][7]_i_8_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.476 r  cpu/decoder/decoded_action[src][7]_i_3_comp/O
                         net (fo=1, routed)           0.451    16.927    cpu/decoder/decoded_action[src][7]_i_3_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.051 r  cpu/decoder/decoded_action[src][7]_i_1_comp/O
                         net (fo=8, routed)           0.354    17.405    cpu/decoder/decoded_action[src][7]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  cpu/decoder/decoded_action_reg[src][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.675    15.097    cpu/decoder/clk_in_BUFG
    SLICE_X35Y18         FDRE                                         r  cpu/decoder/decoded_action_reg[src][5]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205    15.124    cpu/decoder/decoded_action_reg[src][5]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                 -2.280    

Slack (VIOLATED) :        -2.280ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/decoder/decoded_action_reg[src][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 1.572ns (13.097%)  route 10.431ns (86.903%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799     5.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767    10.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           1.132    11.881    cpu/decoder/mmu\\.addr_select_reg[7]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124    12.005 r  cpu/decoder/current_inst[3]_i_4/O
                         net (fo=4, routed)           0.656    12.661    cpu/decoder/current_inst[3]_i_4_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  cpu/decoder/prev_inst[5]_i_3/O
                         net (fo=101, routed)         0.905    13.690    cpu/decoder/prev_inst[5]_i_3_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.124    13.814 f  cpu/decoder/cycles_left[3]_i_29/O
                         net (fo=23, routed)          0.762    14.576    cpu/decoder/cycles_left[3]_i_29_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.124    14.700 f  cpu/decoder/decoded_action[src][7]_i_36/O
                         net (fo=1, routed)           0.416    15.116    cpu/decoder/decoded_action[src][7]_i_36_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.240 r  cpu/decoder/decoded_action[src][7]_i_21/O
                         net (fo=1, routed)           0.568    15.808    cpu/decoder/decoded_action[src][7]_i_21_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.124    15.932 r  cpu/decoder/decoded_action[src][7]_i_8_comp_2/O
                         net (fo=1, routed)           0.420    16.352    cpu/decoder/decoded_action[src][7]_i_8_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.476 r  cpu/decoder/decoded_action[src][7]_i_3_comp/O
                         net (fo=1, routed)           0.451    16.927    cpu/decoder/decoded_action[src][7]_i_3_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.051 r  cpu/decoder/decoded_action[src][7]_i_1_comp/O
                         net (fo=8, routed)           0.354    17.405    cpu/decoder/decoded_action[src][7]_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  cpu/decoder/decoded_action_reg[src][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.675    15.097    cpu/decoder/clk_in_BUFG
    SLICE_X35Y18         FDRE                                         r  cpu/decoder/decoded_action_reg[src][6]/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X35Y18         FDRE (Setup_fdre_C_CE)      -0.205    15.124    cpu/decoder/decoded_action_reg[src][6]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                 -2.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mmio_timer/div_we_hi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_timer/sys_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.820%)  route 0.291ns (58.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.619     1.539    mmio_timer/clk_in_BUFG
    SLICE_X50Y23         FDRE                                         r  mmio_timer/div_we_hi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  mmio_timer/div_we_hi_reg[0]/Q
                         net (fo=4, routed)           0.291     1.994    mmio_timer/div_we_hi[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.045     2.039 r  mmio_timer/sys_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.039    mmio_timer/sys_counter[2]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  mmio_timer/sys_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.891     2.056    mmio_timer/clk_in_BUFG
    SLICE_X54Y22         FDSE                                         r  mmio_timer/sys_counter_reg[2]/C
                         clock pessimism             -0.254     1.802    
    SLICE_X54Y22         FDSE (Hold_fdse_C_D)         0.120     1.922    mmio_timer/sys_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mmio_timer/tac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_timer/old_tac_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.049%)  route 0.328ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.621     1.541    mmio_timer/clk_in_BUFG
    SLICE_X51Y21         FDRE                                         r  mmio_timer/tac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  mmio_timer/tac_reg[2]/Q
                         net (fo=8, routed)           0.328     2.010    mmio_timer/tac[2]
    SLICE_X57Y20         FDRE                                         r  mmio_timer/old_tac_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.894     2.059    mmio_timer/clk_in_BUFG
    SLICE_X57Y20         FDRE                                         r  mmio_timer/old_tac_en_reg/C
                         clock pessimism             -0.254     1.805    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.070     1.875    mmio_timer/old_tac_en_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu/schedule_IME_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs_reg[IME]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.636     1.556    cpu/clk_in_BUFG
    SLICE_X31Y38         FDRE                                         r  cpu/schedule_IME_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  cpu/schedule_IME_reg[3]/Q
                         net (fo=6, routed)           0.090     1.787    cpu/schedule_IME_reg[3]
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  cpu/regs[IME]_i_1/O
                         net (fo=1, routed)           0.000     1.832    cpu/regs[IME]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  cpu/regs_reg[IME]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.910     2.075    cpu/clk_in_BUFG
    SLICE_X30Y38         FDRE                                         r  cpu/regs_reg[IME]/C
                         clock pessimism             -0.506     1.569    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     1.689    cpu/regs_reg[IME]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _clk_gen/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_gen/clk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.486    _clk_gen/clk_in_BUFG
    SLICE_X33Y65         FDRE                                         r  _clk_gen/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  _clk_gen/clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.141     1.768    _clk_gen/clk_divider[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I2_O)        0.048     1.816 r  _clk_gen/clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    _clk_gen/clk_divider[4]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  _clk_gen/clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.836     2.001    _clk_gen/clk_in_BUFG
    SLICE_X32Y65         FDRE                                         r  _clk_gen/clk_divider_reg[4]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.107     1.606    _clk_gen/clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cpu/regs_reg[DE][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/regs_reg[DE][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.636     1.556    cpu/clk_in_BUFG
    SLICE_X17Y35         FDRE                                         r  cpu/regs_reg[DE][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  cpu/regs_reg[DE][3]/Q
                         net (fo=7, routed)           0.126     1.823    cpu/regs[DE][3]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  cpu/regs[DE][3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    cpu/regs[DE][3]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  cpu/regs_reg[DE][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.911     2.076    cpu/clk_in_BUFG
    SLICE_X17Y35         FDRE                                         r  cpu/regs_reg[DE][3]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.091     1.647    cpu/regs_reg[DE][3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 _clk_gen/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_gen/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.486    _clk_gen/clk_in_BUFG
    SLICE_X33Y65         FDRE                                         r  _clk_gen/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  _clk_gen/clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.141     1.768    _clk_gen/clk_divider[0]
    SLICE_X32Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  _clk_gen/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    _clk_gen/clk_divider[3]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  _clk_gen/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.836     2.001    _clk_gen/clk_in_BUFG
    SLICE_X32Y65         FDRE                                         r  _clk_gen/clk_divider_reg[3]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.091     1.590    _clk_gen/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 _clk_gen/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_gen/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.694%)  route 0.142ns (43.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.567     1.486    _clk_gen/clk_in_BUFG
    SLICE_X33Y65         FDRE                                         r  _clk_gen/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  _clk_gen/clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.142     1.769    _clk_gen/clk_divider[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  _clk_gen/clk_divider[5]_i_2/O
                         net (fo=1, routed)           0.000     1.814    _clk_gen/clk_divider[5]_i_2_n_0
    SLICE_X32Y65         FDRE                                         r  _clk_gen/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.836     2.001    _clk_gen/clk_in_BUFG
    SLICE_X32Y65         FDRE                                         r  _clk_gen/clk_divider_reg[5]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.092     1.591    _clk_gen/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mmio_timer/tima_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_interrupts/IF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.747%)  route 0.167ns (47.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.619     1.539    mmio_timer/clk_in_BUFG
    SLICE_X47Y24         FDRE                                         r  mmio_timer/tima_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  mmio_timer/tima_reg[6]/Q
                         net (fo=4, routed)           0.167     1.847    mmio_timer/tima[6]
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  mmio_timer/IF[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    mmio_interrupts/D[2]
    SLICE_X45Y24         FDRE                                         r  mmio_interrupts/IF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.893     2.058    mmio_interrupts/clk_in_BUFG
    SLICE_X45Y24         FDRE                                         r  mmio_interrupts/IF_reg[2]/C
                         clock pessimism             -0.483     1.575    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.092     1.667    mmio_interrupts/IF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mmio_timer/tac_we_hi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_timer/tac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.348%)  route 0.150ns (44.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.619     1.539    mmio_timer/clk_in_BUFG
    SLICE_X51Y23         FDRE                                         r  mmio_timer/tac_we_hi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  mmio_timer/tac_we_hi_reg[0]/Q
                         net (fo=6, routed)           0.150     1.830    mmio_timer/tac_we_hi[0]
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.875 r  mmio_timer/tac[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    mmio_timer/tac[2]_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  mmio_timer/tac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.893     2.058    mmio_timer/clk_in_BUFG
    SLICE_X51Y21         FDRE                                         r  mmio_timer/tac_reg[2]/C
                         clock pessimism             -0.503     1.555    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.092     1.647    mmio_timer/tac_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cpu/schedule_IME_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/schedule_IME_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.636     1.556    cpu/clk_in_BUFG
    SLICE_X31Y38         FDRE                                         r  cpu/schedule_IME_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.128     1.684 r  cpu/schedule_IME_reg[1]/Q
                         net (fo=6, routed)           0.096     1.780    cpu/schedule_IME_reg[1]
    SLICE_X31Y38         LUT6 (Prop_lut6_I2_O)        0.099     1.879 r  cpu/schedule_IME[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    cpu/p_0_in__0[2]
    SLICE_X31Y38         FDRE                                         r  cpu/schedule_IME_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.910     2.075    cpu/clk_in_BUFG
    SLICE_X31Y38         FDRE                                         r  cpu/schedule_IME_reg[2]/C
                         clock pessimism             -0.519     1.556    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.092     1.648    cpu/schedule_IME_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    _clk_gen/clk_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    _clk_gen/clk_divider_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    _clk_gen/clk_divider_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    _clk_gen/clk_divider_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    _clk_gen/clk_divider_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    _clk_gen/clk_divider_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y70    _clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y27    cpu/FSM_sequential_cpu_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y27    cpu/FSM_sequential_cpu_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65    _clk_gen/clk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65    _clk_gen/clk_divider_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_4mhz
  To Clock:  clk_4mhz

Setup :            0  Failing Endpoints,  Worst Slack      235.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.250ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.454ns (54.387%)  route 2.058ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns = ( 248.474 - 240.000 ) 
    Source Clock Delay      (SCD):    9.290ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.861     9.290    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    11.744 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.058    13.802    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_n_3
    SLICE_X19Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.675   248.474    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_3/C
                         clock pessimism              0.718   249.193    
                         clock uncertainty           -0.035   249.157    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)       -0.105   249.052    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_psbram_3
  -------------------------------------------------------------------
                         required time                        249.052    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                235.250    

Slack (MET) :             235.277ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 2.454ns (55.083%)  route 2.001ns (44.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.463ns = ( 248.463 - 240.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.882     9.311    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.765 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.001    13.766    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_n
    SLICE_X46Y20         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.664   248.463    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y20         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram/C
                         clock pessimism              0.646   249.110    
                         clock uncertainty           -0.035   249.074    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)       -0.031   249.043    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                        249.043    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                235.277    

Slack (MET) :             235.424ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 2.454ns (57.315%)  route 1.828ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.466ns = ( 248.466 - 240.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.882     9.311    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.765 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.828    13.593    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram_n
    SLICE_X49Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.667   248.466    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram/C
                         clock pessimism              0.646   249.113    
                         clock uncertainty           -0.035   249.077    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)       -0.061   249.016    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                        249.016    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                235.424    

Slack (MET) :             235.432ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 2.454ns (57.768%)  route 1.794ns (42.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.461ns = ( 248.461 - 240.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.882     9.311    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.765 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.794    13.559    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_psbram_n
    SLICE_X51Y20         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.662   248.461    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y20         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_psbram/C
                         clock pessimism              0.646   249.108    
                         clock uncertainty           -0.035   249.072    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)       -0.081   248.991    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                        248.991    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                235.432    

Slack (MET) :             235.514ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.454ns (58.833%)  route 1.717ns (41.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.466ns = ( 248.466 - 240.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.882     9.311    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    11.765 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.717    13.482    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_n
    SLICE_X49Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.667   248.466    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram/C
                         clock pessimism              0.646   249.113    
                         clock uncertainty           -0.035   249.077    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)       -0.081   248.996    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                        248.996    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                235.514    

Slack (MET) :             235.551ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 2.454ns (57.636%)  route 1.804ns (42.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.471ns = ( 248.471 - 240.000 ) 
    Source Clock Delay      (SCD):    9.287ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.858     9.287    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.741 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.804    13.545    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_psbram_n
    SLICE_X28Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.672   248.471    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_psbram/C
                         clock pessimism              0.718   249.190    
                         clock uncertainty           -0.035   249.154    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)       -0.058   249.096    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_psbram
  -------------------------------------------------------------------
                         required time                        249.096    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                235.551    

Slack (MET) :             235.589ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 2.454ns (58.297%)  route 1.755ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.471ns = ( 248.471 - 240.000 ) 
    Source Clock Delay      (SCD):    9.289ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.860     9.289    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.743 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.755    13.499    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_psbram_n_2
    SLICE_X29Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.672   248.471    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_psbram_2/C
                         clock pessimism              0.718   249.190    
                         clock uncertainty           -0.035   249.154    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.067   249.087    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_psbram_2
  -------------------------------------------------------------------
                         required time                        249.087    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                235.589    

Slack (MET) :             235.603ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 2.454ns (59.416%)  route 1.676ns (40.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.460ns = ( 248.460 - 240.000 ) 
    Source Clock Delay      (SCD):    9.307ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.878     9.307    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.761 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.676    13.437    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_n_3
    SLICE_X46Y22         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.661   248.460    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y22         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/C
                         clock pessimism              0.646   249.107    
                         clock uncertainty           -0.035   249.071    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)       -0.031   249.040    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3
  -------------------------------------------------------------------
                         required time                        249.040    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                235.603    

Slack (MET) :             235.608ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 2.454ns (59.956%)  route 1.639ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.464ns = ( 248.464 - 240.000 ) 
    Source Clock Delay      (SCD):    9.307ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.878     9.307    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    11.761 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.639    13.400    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_n_3
    SLICE_X51Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.665   248.464    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_3/C
                         clock pessimism              0.646   249.111    
                         clock uncertainty           -0.035   249.075    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)       -0.067   249.008    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_3
  -------------------------------------------------------------------
                         required time                        249.008    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                235.608    

Slack (MET) :             235.619ns  (required time - arrival time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk_4mhz rise@240.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 2.454ns (60.215%)  route 1.621ns (39.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.461ns = ( 248.461 - 240.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.882     9.311    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    11.765 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.621    13.387    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram_n
    SLICE_X51Y19         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.662   248.461    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y19         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram/C
                         clock pessimism              0.646   249.108    
                         clock uncertainty           -0.035   249.072    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)       -0.067   249.005    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                        249.005    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                235.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.088%)  route 0.313ns (68.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.624     2.904    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y15         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.141     3.045 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=5, routed)           0.313     3.358    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y18         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.896     3.834    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y18         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_2/C
                         clock pessimism             -0.667     3.167    
    SLICE_X47Y18         FDRE (Hold_fdre_C_D)         0.072     3.239    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y22         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.099     3.148    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X21Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.902     3.840    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.918     2.922    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.066     2.988    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.799%)  route 0.385ns (73.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.624     2.904    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y15         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.141     3.045 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=5, routed)           0.385     3.430    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y19         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.895     3.833    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y19         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_1/C
                         clock pessimism             -0.667     3.166    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.072     3.238    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.027%)  route 0.195ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.916ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.623     2.903    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y16         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     3.044 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.195     3.239    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X52Y18         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.893     3.831    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y18         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.916     2.915    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.078     2.993    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.939%)  route 0.212ns (60.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y22         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.212     3.261    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X25Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.902     3.840    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X25Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.896     2.944    
    SLICE_X25Y20         FDRE (Hold_fdre_C_D)         0.070     3.014    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.039%)  route 0.194ns (57.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.842ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y22         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.194     3.243    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X21Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.904     3.842    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_5/C
                         clock pessimism             -0.918     2.924    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.072     2.996    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_5
  -------------------------------------------------------------------
                         required time                         -2.996    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.683%)  route 0.189ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.916ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.623     2.903    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y16         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     3.044 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189     3.233    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y18         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.893     3.831    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y18         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.916     2.915    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.066     2.981    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.150%)  route 0.249ns (63.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y22         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.249     3.298    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X26Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.901     3.839    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X26Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_4/C
                         clock pessimism             -0.896     2.943    
    SLICE_X26Y21         FDRE (Hold_fdre_C_D)         0.070     3.013    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_4
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.689%)  route 0.254ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.841ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y22         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.254     3.303    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X27Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.903     3.841    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X27Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_3/C
                         clock pessimism             -0.896     2.945    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.070     3.015    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_3
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.841ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y22         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=7, routed)           0.257     3.306    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X24Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.903     3.841    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica/C
                         clock pessimism             -0.896     2.945    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.066     3.011    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_4mhz
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { _clk_gen/clk_4mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         240.000     237.424    RAMB36_X2Y4   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         240.000     237.424    RAMB36_X2Y4   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         240.000     237.424    RAMB36_X1Y3   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         240.000     237.424    RAMB36_X1Y3   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         240.000     237.424    RAMB36_X2Y5   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         240.000     237.424    RAMB36_X2Y5   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         240.000     237.424    RAMB36_X1Y5   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         240.000     237.424    RAMB36_X1Y5   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         240.000     237.424    RAMB36_X2Y3   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         240.000     237.424    RAMB36_X2Y3   mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X53Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X53Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X55Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X55Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y18  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y18  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X57Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X57Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X53Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X53Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X55Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X55Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y19  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y18  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X54Y18  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X57Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         120.000     119.500    SLICE_X57Y17  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_psbram/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_4mhz
  To Clock:  clk_100mhz

Setup :          107  Failing Endpoints,  Worst Slack       -2.497ns,  Total Violation     -214.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.497ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/cycles_left_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 1.572ns (18.566%)  route 6.895ns (81.434%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -3.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    9.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.803     9.233    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.456     9.689 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/Q
                         net (fo=1, routed)           0.668    10.357    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][0]
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.646    11.127    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.124    11.251 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.680    11.931    rom/douta[0]
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.055 r  rom/decoded_action[dst][3]_i_11/O
                         net (fo=2, routed)           0.678    12.733    cpu/decoder/decoded_action_reg[dst][3]_2
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.857 f  cpu/decoder/decoded_action[dst][3]_i_3/O
                         net (fo=106, routed)         1.069    13.926    cpu/decoder/decoded_action[dst][3]_i_3_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124    14.050 f  cpu/decoder/cycles_left[3]_i_41/O
                         net (fo=12, routed)          1.010    15.060    cpu/decoder/cycles_left[3]_i_41_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I1_O)        0.124    15.184 f  cpu/decoder/cycles_left[2]_i_34/O
                         net (fo=1, routed)           0.815    15.998    cpu/decoder/cycles_left[2]_i_34_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.122 f  cpu/decoder/cycles_left[2]_i_12/O
                         net (fo=1, routed)           0.803    16.925    cpu/decoder/cycles_left[2]_i_12_n_0
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.049 f  cpu/decoder/cycles_left[2]_i_3/O
                         net (fo=3, routed)           0.336    17.386    cpu/decoder/cycles_left[2]_i_3_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.510 r  cpu/decoder/cycles_left[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.190    17.700    cpu/decoder/cycles_left[2]_rep__0_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  cpu/decoder/cycles_left_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.679    15.101    cpu/decoder/clk_in_BUFG
    SLICE_X29Y17         FDRE                                         r  cpu/decoder/cycles_left_reg[2]_rep__0/C
                         clock pessimism              0.180    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)       -0.043    15.203    cpu/decoder/cycles_left_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                 -2.497    

Slack (VIOLATED) :        -2.476ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 1.634ns (19.676%)  route 6.671ns (80.324%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    9.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.806     9.236    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     9.754 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/Q
                         net (fo=1, routed)           0.985    10.739    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_3[1]
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    11.012    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.124    11.136 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.498    11.635    rom/douta[1]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.759 r  rom/current_inst[1]_i_2/O
                         net (fo=3, routed)           0.929    12.688    cpu/decoder/current_inst_reg[1]_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/decoder/prev_inst[7]_i_6/O
                         net (fo=161, routed)         0.955    13.768    cpu/decoder/prev_inst[7]_i_6_n_0
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.892 r  cpu/decoder/decoded_action[act][2]_i_41/O
                         net (fo=13, routed)          1.001    14.893    cpu/decoder/decoded_action[act][2]_i_41_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.017 f  cpu/decoder/decoded_action[arg][7]_i_33/O
                         net (fo=1, routed)           0.403    15.420    cpu/decoder/decoded_action[arg][7]_i_33_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.544 f  cpu/decoder/decoded_action[arg][7]_i_22/O
                         net (fo=1, routed)           0.464    16.008    cpu/decoder/decoded_action[arg][7]_i_22_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.132 f  cpu/decoder/decoded_action[arg][7]_i_7/O
                         net (fo=1, routed)           0.600    16.732    cpu/decoder/decoded_action[arg][7]_i_7_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.856 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.684    17.540    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X46Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.666    15.088    cpu/decoder/clk_in_BUFG
    SLICE_X46Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][2]/C
                         clock pessimism              0.180    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X46Y21         FDRE (Setup_fdre_C_CE)      -0.169    15.064    cpu/decoder/decoded_action_reg[arg][2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -17.540    
  -------------------------------------------------------------------
                         slack                                 -2.476    

Slack (VIOLATED) :        -2.476ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.572ns (18.490%)  route 6.930ns (81.510%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    9.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.803     9.233    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.456     9.689 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/Q
                         net (fo=1, routed)           0.668    10.357    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][0]
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.646    11.127    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.124    11.251 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.680    11.931    rom/douta[0]
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.055 r  rom/decoded_action[dst][3]_i_11/O
                         net (fo=2, routed)           0.630    12.685    cpu/decoder/decoded_action_reg[dst][3]_2
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  cpu/decoder/decoded_action[act][0]_i_7/O
                         net (fo=155, routed)         1.414    14.222    cpu/decoder/decoded_action[act][0]_i_7_n_0
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.346 r  cpu/decoder/decoded_action[arg][5]_i_8/O
                         net (fo=8, routed)           1.006    15.352    cpu/decoder/decoded_action[arg][5]_i_8_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I1_O)        0.124    15.476 r  cpu/decoder/decoded_action[arg][1]_i_21/O
                         net (fo=1, routed)           0.165    15.641    cpu/decoder/decoded_action[arg][1]_i_21_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.765 f  cpu/decoder/decoded_action[arg][1]_i_11/O
                         net (fo=1, routed)           0.415    16.180    cpu/decoder/decoded_action[arg][1]_i_11_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I4_O)        0.124    16.304 f  cpu/decoder/decoded_action[arg][1]_i_4/O
                         net (fo=3, routed)           1.307    17.611    cpu/decoder/decoded_action[arg][1]_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    17.735 r  cpu/decoder/decoded_action[arg][1]_rep_i_1/O
                         net (fo=1, routed)           0.000    17.735    cpu/decoder/decoded_action[arg][1]_rep_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep/C
                         clock pessimism              0.180    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.031    15.259    cpu/decoder/decoded_action_reg[arg][1]_rep
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                 -2.476    

Slack (VIOLATED) :        -2.436ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[act][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.572ns (19.001%)  route 6.701ns (80.999%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -3.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    9.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.807     9.237    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X26Y17         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.456     9.693 f  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram/Q
                         net (fo=1, routed)           0.668    10.361    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][4]
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.485 f  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.719    11.204    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X24Y18         LUT3 (Prop_lut3_I0_O)        0.124    11.328 f  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.965    12.293    rom/douta[3]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.417 f  rom/prev_inst[7]_i_16/O
                         net (fo=1, routed)           0.518    12.935    cpu/decoder/prev_inst_reg[0]_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.059 r  cpu/decoder/prev_inst[7]_i_5/O
                         net (fo=131, routed)         0.897    13.956    cpu/decoder/prev_inst[7]_i_5_n_0
    SLICE_X38Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.080 r  cpu/decoder/cycles_left[3]_i_18/O
                         net (fo=15, routed)          0.871    14.951    cpu/decoder/cycles_left[3]_i_18_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.075 r  cpu/decoder/decoded_action[next_pc]_i_25/O
                         net (fo=2, routed)           0.414    15.489    cpu/decoder/decoded_action[next_pc]_i_25_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  cpu/decoder/decoded_action[act][4]_i_26/O
                         net (fo=1, routed)           0.571    16.184    cpu/decoder/decoded_action[act][4]_i_26_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.308 r  cpu/decoder/decoded_action[act][4]_i_11/O
                         net (fo=1, routed)           0.573    16.881    cpu/decoder/decoded_action[act][4]_i_11_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  cpu/decoder/decoded_action[act][4]_i_1_comp/O
                         net (fo=5, routed)           0.505    17.510    cpu/decoder/decoded_action[act][4]_i_1_n_0
    SLICE_X38Y16         FDRE                                         r  cpu/decoder/decoded_action_reg[act][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.676    15.098    cpu/decoder/clk_in_BUFG
    SLICE_X38Y16         FDRE                                         r  cpu/decoder/decoded_action_reg[act][1]/C
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X38Y16         FDRE (Setup_fdre_C_CE)      -0.169    15.074    cpu/decoder/decoded_action_reg[act][1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -17.510    
  -------------------------------------------------------------------
                         slack                                 -2.436    

Slack (VIOLATED) :        -2.431ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 1.634ns (19.863%)  route 6.592ns (80.137%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    9.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.806     9.236    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     9.754 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/Q
                         net (fo=1, routed)           0.985    10.739    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_3[1]
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    11.012    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.124    11.136 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.498    11.635    rom/douta[1]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.759 r  rom/current_inst[1]_i_2/O
                         net (fo=3, routed)           0.929    12.688    cpu/decoder/current_inst_reg[1]_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/decoder/prev_inst[7]_i_6/O
                         net (fo=161, routed)         0.955    13.768    cpu/decoder/prev_inst[7]_i_6_n_0
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.892 r  cpu/decoder/decoded_action[act][2]_i_41/O
                         net (fo=13, routed)          1.001    14.893    cpu/decoder/decoded_action[act][2]_i_41_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.017 f  cpu/decoder/decoded_action[arg][7]_i_33/O
                         net (fo=1, routed)           0.403    15.420    cpu/decoder/decoded_action[arg][7]_i_33_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.544 f  cpu/decoder/decoded_action[arg][7]_i_22/O
                         net (fo=1, routed)           0.464    16.008    cpu/decoder/decoded_action[arg][7]_i_22_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.132 f  cpu/decoder/decoded_action[arg][7]_i_7/O
                         net (fo=1, routed)           0.600    16.732    cpu/decoder/decoded_action[arg][7]_i_7_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.856 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.605    17.462    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X41Y22         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.669    15.091    cpu/decoder/clk_in_BUFG
    SLICE_X41Y22         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][0]/C
                         clock pessimism              0.180    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205    15.031    cpu/decoder/decoded_action_reg[arg][0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -17.462    
  -------------------------------------------------------------------
                         slack                                 -2.431    

Slack (VIOLATED) :        -2.431ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 1.572ns (18.739%)  route 6.817ns (81.261%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    9.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.803     9.233    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.456     9.689 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_psbram/Q
                         net (fo=1, routed)           0.668    10.357    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][0]
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.646    11.127    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.124    11.251 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.680    11.931    rom/douta[0]
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.055 r  rom/decoded_action[dst][3]_i_11/O
                         net (fo=2, routed)           0.630    12.685    cpu/decoder/decoded_action_reg[dst][3]_2
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  cpu/decoder/decoded_action[act][0]_i_7/O
                         net (fo=155, routed)         1.414    14.222    cpu/decoder/decoded_action[act][0]_i_7_n_0
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.346 r  cpu/decoder/decoded_action[arg][5]_i_8/O
                         net (fo=8, routed)           0.658    15.004    cpu/decoder/decoded_action[arg][5]_i_8_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.128 r  cpu/decoder/decoded_action[arg][4]_i_17/O
                         net (fo=1, routed)           0.706    15.835    cpu/decoder/decoded_action[arg][4]_i_17_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.959 f  cpu/decoder/decoded_action[arg][4]_i_13/O
                         net (fo=1, routed)           0.591    16.549    cpu/decoder/decoded_action[arg][4]_i_13_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.673 r  cpu/decoder/decoded_action[arg][4]_i_5/O
                         net (fo=1, routed)           0.298    16.971    cpu/decoder/decoded_action[arg][4]_i_5_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I4_O)        0.124    17.095 r  cpu/decoder/decoded_action[arg][4]_i_1/O
                         net (fo=1, routed)           0.527    17.621    cpu/decoder/decoded_action[arg][4]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.671    15.093    cpu/decoder/clk_in_BUFG
    SLICE_X41Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][4]/C
                         clock pessimism              0.180    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.047    15.191    cpu/decoder/decoded_action_reg[arg][4]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -17.621    
  -------------------------------------------------------------------
                         slack                                 -2.431    

Slack (VIOLATED) :        -2.425ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.634ns (19.898%)  route 6.578ns (80.102%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    9.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.806     9.236    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     9.754 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/Q
                         net (fo=1, routed)           0.985    10.739    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_3[1]
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    11.012    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.124    11.136 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.498    11.635    rom/douta[1]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.759 r  rom/current_inst[1]_i_2/O
                         net (fo=3, routed)           0.929    12.688    cpu/decoder/current_inst_reg[1]_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/decoder/prev_inst[7]_i_6/O
                         net (fo=161, routed)         0.955    13.768    cpu/decoder/prev_inst[7]_i_6_n_0
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.892 r  cpu/decoder/decoded_action[act][2]_i_41/O
                         net (fo=13, routed)          1.001    14.893    cpu/decoder/decoded_action[act][2]_i_41_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.017 f  cpu/decoder/decoded_action[arg][7]_i_33/O
                         net (fo=1, routed)           0.403    15.420    cpu/decoder/decoded_action[arg][7]_i_33_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.544 f  cpu/decoder/decoded_action[arg][7]_i_22/O
                         net (fo=1, routed)           0.464    16.008    cpu/decoder/decoded_action[arg][7]_i_22_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.132 f  cpu/decoder/decoded_action[arg][7]_i_7/O
                         net (fo=1, routed)           0.600    16.732    cpu/decoder/decoded_action[arg][7]_i_7_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.856 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.591    17.448    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]/C
                         clock pessimism              0.180    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.023    cpu/decoder/decoded_action_reg[arg][1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.448    
  -------------------------------------------------------------------
                         slack                                 -2.425    

Slack (VIOLATED) :        -2.425ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.634ns (19.898%)  route 6.578ns (80.102%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    9.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.806     9.236    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     9.754 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/Q
                         net (fo=1, routed)           0.985    10.739    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_3[1]
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    11.012    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.124    11.136 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.498    11.635    rom/douta[1]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.759 r  rom/current_inst[1]_i_2/O
                         net (fo=3, routed)           0.929    12.688    cpu/decoder/current_inst_reg[1]_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/decoder/prev_inst[7]_i_6/O
                         net (fo=161, routed)         0.955    13.768    cpu/decoder/prev_inst[7]_i_6_n_0
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.892 r  cpu/decoder/decoded_action[act][2]_i_41/O
                         net (fo=13, routed)          1.001    14.893    cpu/decoder/decoded_action[act][2]_i_41_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.017 f  cpu/decoder/decoded_action[arg][7]_i_33/O
                         net (fo=1, routed)           0.403    15.420    cpu/decoder/decoded_action[arg][7]_i_33_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.544 f  cpu/decoder/decoded_action[arg][7]_i_22/O
                         net (fo=1, routed)           0.464    16.008    cpu/decoder/decoded_action[arg][7]_i_22_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.132 f  cpu/decoder/decoded_action[arg][7]_i_7/O
                         net (fo=1, routed)           0.600    16.732    cpu/decoder/decoded_action[arg][7]_i_7_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.856 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.591    17.448    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep/C
                         clock pessimism              0.180    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.023    cpu/decoder/decoded_action_reg[arg][1]_rep
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.448    
  -------------------------------------------------------------------
                         slack                                 -2.425    

Slack (VIOLATED) :        -2.425ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.634ns (19.898%)  route 6.578ns (80.102%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    9.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.806     9.236    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     9.754 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/Q
                         net (fo=1, routed)           0.985    10.739    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_3[1]
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    11.012    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.124    11.136 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.498    11.635    rom/douta[1]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.759 r  rom/current_inst[1]_i_2/O
                         net (fo=3, routed)           0.929    12.688    cpu/decoder/current_inst_reg[1]_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/decoder/prev_inst[7]_i_6/O
                         net (fo=161, routed)         0.955    13.768    cpu/decoder/prev_inst[7]_i_6_n_0
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.892 r  cpu/decoder/decoded_action[act][2]_i_41/O
                         net (fo=13, routed)          1.001    14.893    cpu/decoder/decoded_action[act][2]_i_41_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.017 f  cpu/decoder/decoded_action[arg][7]_i_33/O
                         net (fo=1, routed)           0.403    15.420    cpu/decoder/decoded_action[arg][7]_i_33_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.544 f  cpu/decoder/decoded_action[arg][7]_i_22/O
                         net (fo=1, routed)           0.464    16.008    cpu/decoder/decoded_action[arg][7]_i_22_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.132 f  cpu/decoder/decoded_action[arg][7]_i_7/O
                         net (fo=1, routed)           0.600    16.732    cpu/decoder/decoded_action[arg][7]_i_7_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.856 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.591    17.448    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.661    15.083    cpu/decoder/clk_in_BUFG
    SLICE_X48Y25         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][1]_rep__0/C
                         clock pessimism              0.180    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.023    cpu/decoder/decoded_action_reg[arg][1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.448    
  -------------------------------------------------------------------
                         slack                                 -2.425    

Slack (VIOLATED) :        -2.412ns  (required time - arrival time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 1.634ns (19.904%)  route 6.575ns (80.096%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    9.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.626     5.229    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.587     7.333    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.429 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.806     9.236    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y19         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     9.754 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram/Q
                         net (fo=1, routed)           0.985    10.739    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_3[1]
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    11.012    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.124    11.136 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.498    11.635    rom/douta[1]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.124    11.759 r  rom/current_inst[1]_i_2/O
                         net (fo=3, routed)           0.929    12.688    cpu/decoder/current_inst_reg[1]_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/decoder/prev_inst[7]_i_6/O
                         net (fo=161, routed)         0.955    13.768    cpu/decoder/prev_inst[7]_i_6_n_0
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.892 r  cpu/decoder/decoded_action[act][2]_i_41/O
                         net (fo=13, routed)          1.001    14.893    cpu/decoder/decoded_action[act][2]_i_41_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.017 f  cpu/decoder/decoded_action[arg][7]_i_33/O
                         net (fo=1, routed)           0.403    15.420    cpu/decoder/decoded_action[arg][7]_i_33_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.544 f  cpu/decoder/decoded_action[arg][7]_i_22/O
                         net (fo=1, routed)           0.464    16.008    cpu/decoder/decoded_action[arg][7]_i_22_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    16.132 f  cpu/decoder/decoded_action[arg][7]_i_7/O
                         net (fo=1, routed)           0.600    16.732    cpu/decoder/decoded_action[arg][7]_i_7_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.856 r  cpu/decoder/decoded_action[arg][7]_i_1_comp/O
                         net (fo=12, routed)          0.588    17.445    cpu/decoder/decoded_action[arg][7]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.671    15.093    cpu/decoder/clk_in_BUFG
    SLICE_X41Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][4]/C
                         clock pessimism              0.180    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205    15.033    cpu/decoder/decoded_action_reg[arg][4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -17.445    
  -------------------------------------------------------------------
                         slack                                 -2.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.216ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/current_inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.401ns (31.894%)  route 0.856ns (68.106%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.623     2.903    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     3.044 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_psbram_3/Q
                         net (fo=1, routed)           0.139     3.183    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_4[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.045     3.228 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.228    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     3.290 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.287     3.577    cpu/decoder/current_inst_reg[7]_0[4]
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.108     3.685 r  cpu/decoder/current_inst[4]_i_3/O
                         net (fo=23, routed)          0.431     4.115    cpu/decoder/mmu_if\\.read_out[4]
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.045     4.160 r  cpu/decoder/current_inst[4]_i_2/O
                         net (fo=1, routed)           0.000     4.160    cpu/decoder/current_inst[4]_i_2_n_0
    SLICE_X38Y14         FDRE                                         r  cpu/decoder/current_inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.905     2.070    cpu/decoder/clk_in_BUFG
    SLICE_X38Y14         FDRE                                         r  cpu/decoder/current_inst_reg[4]/C
                         clock pessimism             -0.245     1.824    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.120     1.944    cpu/decoder/current_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.216ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/prev_inst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.404ns (32.836%)  route 0.826ns (67.164%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.620     2.900    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y19         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.141     3.041 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram_1/Q
                         net (fo=1, routed)           0.115     3.156    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[1]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.045     3.201 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.201    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.065     3.266 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.396     3.662    cpu/decoder/current_inst_reg[7]_0[1]
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.108     3.770 r  cpu/decoder/current_inst[1]_i_1/O
                         net (fo=19, routed)          0.315     4.085    cpu/decoder/mmu_if\\.read_out[1]
    SLICE_X29Y18         LUT5 (Prop_lut5_I4_O)        0.045     4.130 r  cpu/decoder/prev_inst[1]_i_1/O
                         net (fo=1, routed)           0.000     4.130    cpu/decoder/prev_inst[1]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  cpu/decoder/prev_inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.904     2.069    cpu/decoder/clk_in_BUFG
    SLICE_X29Y18         FDRE                                         r  cpu/decoder/prev_inst_reg[1]/C
                         clock pessimism             -0.245     1.823    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091     1.914    cpu/decoder/prev_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.244ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/prev_inst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.276ns (22.110%)  route 0.972ns (77.890%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.220     3.269    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.045     3.314 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.289     3.603    cpu/decoder/douta[0]
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.045     3.648 r  cpu/decoder/current_inst[0]_i_1/O
                         net (fo=26, routed)          0.464     4.111    cpu/decoder/mmu_if\\.read_out[0]
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.045     4.156 r  cpu/decoder/prev_inst[0]_i_1/O
                         net (fo=1, routed)           0.000     4.156    cpu/decoder/prev_inst[0]_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  cpu/decoder/prev_inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.902     2.067    cpu/decoder/clk_in_BUFG
    SLICE_X31Y19         FDRE                                         r  cpu/decoder/prev_inst_reg[0]/C
                         clock pessimism             -0.245     1.821    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.091     1.912    cpu/decoder/prev_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.262ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/current_inst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.231ns (18.916%)  route 0.990ns (81.084%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.220     3.269    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.045     3.314 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.289     3.603    cpu/decoder/douta[0]
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.045     3.648 r  cpu/decoder/current_inst[0]_i_1/O
                         net (fo=26, routed)          0.482     4.129    cpu/decoder/mmu_if\\.read_out[0]
    SLICE_X50Y19         FDRE                                         r  cpu/decoder/current_inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.895     2.060    cpu/decoder/clk_in_BUFG
    SLICE_X50Y19         FDRE                                         r  cpu/decoder/current_inst_reg[0]/C
                         clock pessimism             -0.245     1.814    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.053     1.867    cpu/decoder/current_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.306ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[dst][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.321ns (23.892%)  route 1.023ns (76.108%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.627     2.907    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     3.048 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/Q
                         net (fo=1, routed)           0.151     3.199    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_1[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.045     3.244 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.099     3.343    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.045     3.388 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           0.293     3.681    cpu/decoder/douta[4]
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.045     3.726 r  cpu/decoder/current_inst[5]_i_1/O
                         net (fo=10, routed)          0.480     4.206    cpu/decoder/mmu_if\\.read_out[5]
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.045     4.251 r  cpu/decoder/decoded_action[dst][5]_i_1/O
                         net (fo=1, routed)           0.000     4.251    cpu/decoder/decoded_action[dst][5]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  cpu/decoder/decoded_action_reg[dst][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.904     2.069    cpu/decoder/clk_in_BUFG
    SLICE_X38Y15         FDRE                                         r  cpu/decoder/decoded_action_reg[dst][5]/C
                         clock pessimism             -0.245     1.823    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.121     1.944    cpu/decoder/decoded_action_reg[dst][5]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.316ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/current_inst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.359ns (27.732%)  route 0.936ns (72.268%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.620     2.900    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y19         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.141     3.041 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_psbram_1/Q
                         net (fo=1, routed)           0.115     3.156    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[1]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.045     3.201 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.201    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.065     3.266 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=4, routed)           0.396     3.662    cpu/decoder/current_inst_reg[7]_0[1]
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.108     3.770 r  cpu/decoder/current_inst[1]_i_1/O
                         net (fo=19, routed)          0.424     4.195    cpu/decoder/mmu_if\\.read_out[1]
    SLICE_X50Y19         FDRE                                         r  cpu/decoder/current_inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.895     2.060    cpu/decoder/clk_in_BUFG
    SLICE_X50Y19         FDRE                                         r  cpu/decoder/current_inst_reg[1]/C
                         clock pessimism             -0.245     1.814    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.064     1.878    cpu/decoder/current_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.366ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/current_inst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.231ns (17.170%)  route 1.114ns (82.830%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.355     3.404    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X25Y19         LUT3 (Prop_lut3_I2_O)        0.045     3.449 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.283     3.732    cpu/decoder/douta[5]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.045     3.777 r  cpu/decoder/current_inst[6]_i_1/O
                         net (fo=12, routed)          0.476     4.253    cpu/decoder/mmu_if\\.read_out[6]
    SLICE_X49Y19         FDRE                                         r  cpu/decoder/current_inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.897     2.062    cpu/decoder/clk_in_BUFG
    SLICE_X49Y19         FDRE                                         r  cpu/decoder/current_inst_reg[6]/C
                         clock pessimism             -0.245     1.816    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.071     1.887    cpu/decoder/current_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.374ns  (arrival time - required time)
  Source:                 mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[dst][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.472ns (33.354%)  route 0.943ns (66.646%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.623     2.903    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y17         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     3.067 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_psbram_2/Q
                         net (fo=1, routed)           0.144     3.211    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.045     3.256 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.256    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I1_O)      0.065     3.321 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.232     3.553    cpu/decoder/current_inst_reg[7]_0[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.108     3.661 r  cpu/decoder/current_inst[7]_i_9/O
                         net (fo=2, routed)           0.171     3.831    cpu/decoder/current_inst[7]_i_9_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.045     3.876 r  cpu/decoder/cycles_left[3]_i_4/O
                         net (fo=43, routed)          0.397     4.273    cpu/decoder/cycles_left[3]_i_4_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.045     4.318 r  cpu/decoder/decoded_action[dst][1]_i_1/O
                         net (fo=1, routed)           0.000     4.318    cpu/decoder/decoded_action[dst][1]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  cpu/decoder/decoded_action_reg[dst][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.904     2.069    cpu/decoder/clk_in_BUFG
    SLICE_X38Y15         FDRE                                         r  cpu/decoder/decoded_action_reg[dst][1]/C
                         clock pessimism             -0.245     1.823    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.121     1.944    cpu/decoder/decoded_action_reg[dst][1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.402ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/prev_inst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.276ns (19.963%)  route 1.107ns (80.037%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.628     2.908    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y21         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     3.049 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.355     3.404    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X25Y19         LUT3 (Prop_lut3_I2_O)        0.045     3.449 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.283     3.732    cpu/decoder/douta[5]
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.045     3.777 r  cpu/decoder/current_inst[6]_i_1/O
                         net (fo=12, routed)          0.249     4.026    cpu/decoder/mmu_if\\.read_out[6]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.045     4.071 r  cpu/decoder/prev_inst[6]_i_1/O
                         net (fo=1, routed)           0.220     4.291    cpu/decoder/prev_inst[6]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  cpu/decoder/prev_inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.903     2.068    cpu/decoder/clk_in_BUFG
    SLICE_X28Y19         FDRE                                         r  cpu/decoder/prev_inst_reg[6]/C
                         clock pessimism             -0.245     1.822    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.066     1.888    cpu/decoder/prev_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            cpu/decoder/decoded_action_reg[arg][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_4mhz rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.321ns (22.341%)  route 1.116ns (77.659%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.559     1.478    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.612     2.254    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.280 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.627     2.907    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y20         FDRE                                         r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     3.048 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_psbram_3/Q
                         net (fo=1, routed)           0.151     3.199    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_1[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.045     3.244 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.099     3.343    rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.045     3.388 r  rom/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           0.293     3.681    cpu/decoder/douta[4]
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.045     3.726 r  cpu/decoder/current_inst[5]_i_1/O
                         net (fo=10, routed)          0.573     4.299    cpu/decoder/mmu_if\\.read_out[5]
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.045     4.344 r  cpu/decoder/decoded_action[arg][5]_i_1/O
                         net (fo=1, routed)           0.000     4.344    cpu/decoder/decoded_action[arg][5]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.897     2.062    cpu/decoder/clk_in_BUFG
    SLICE_X42Y21         FDRE                                         r  cpu/decoder/decoded_action_reg[arg][5]/C
                         clock pessimism             -0.245     1.816    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.121     1.937    cpu/decoder/decoded_action_reg[arg][5]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                  2.407    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_4mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.503ns  (logic 1.297ns (11.276%)  route 10.206ns (88.724%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 248.556 - 240.000 ) 
    Source Clock Delay      (SCD):    5.392ns = ( 235.392 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.789   235.392    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456   235.848 r  cpu/mmu\\.addr_select_reg[11]/Q
                         net (fo=12, routed)          4.880   240.728    cpu/mmu_if\\.addr_select[11]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.148   240.876 f  cpu/unit_i_53/O
                         net (fo=1, routed)           0.749   241.625    cpu/unit_i_53_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328   241.953 f  cpu/unit_i_41/O
                         net (fo=1, routed)           0.159   242.111    cpu/unit_i_41_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I1_O)        0.124   242.235 f  cpu/unit_i_27/O
                         net (fo=3, routed)           0.990   243.225    cpu/unit_i_27_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.124   243.349 r  cpu/unit_i_2/O
                         net (fo=8, routed)           2.255   245.604    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.117   245.721 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           1.174   246.894    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X2Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.756   248.556    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.736    
                         clock uncertainty           -0.035   248.700    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667   248.033    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.033    
                         arrival time                        -246.895    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.382ns  (logic 1.296ns (11.387%)  route 10.086ns (88.613%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.554ns = ( 248.554 - 240.000 ) 
    Source Clock Delay      (SCD):    5.392ns = ( 235.392 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.789   235.392    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456   235.848 f  cpu/mmu\\.addr_select_reg[11]/Q
                         net (fo=12, routed)          4.880   240.728    cpu/mmu_if\\.addr_select[11]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.148   240.876 r  cpu/unit_i_53/O
                         net (fo=1, routed)           0.749   241.625    cpu/unit_i_53_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328   241.953 r  cpu/unit_i_41/O
                         net (fo=1, routed)           0.159   242.111    cpu/unit_i_41_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I1_O)        0.124   242.235 r  cpu/unit_i_27/O
                         net (fo=3, routed)           0.990   243.225    cpu/unit_i_27_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.124   243.349 f  cpu/unit_i_2/O
                         net (fo=8, routed)           2.244   245.593    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.116   245.709 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.064   246.773    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.754   248.554    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.734    
                         clock uncertainty           -0.035   248.698    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   248.051    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.051    
                         arrival time                        -246.773    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.410ns  (logic 0.828ns (7.257%)  route 10.582ns (92.743%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 248.556 - 240.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 235.402 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799   235.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456   235.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767   240.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124   240.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           0.470   241.219    cpu/decoder_n_1
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124   241.343 f  cpu/unit_i_25/O
                         net (fo=24, routed)          1.960   243.303    cpu/unit_i_25_n_0
    SLICE_X20Y17         LUT2 (Prop_lut2_I1_O)        0.124   243.427 r  cpu/unit_i_14/O
                         net (fo=7, routed)           3.385   246.812    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.756   248.556    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.736    
                         clock uncertainty           -0.035   248.700    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   248.134    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.134    
                         arrival time                        -246.812    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.259ns  (logic 1.330ns (11.813%)  route 9.929ns (88.187%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 248.510 - 240.000 ) 
    Source Clock Delay      (SCD):    5.392ns = ( 235.392 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.789   235.392    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456   235.848 r  cpu/mmu\\.addr_select_reg[11]/Q
                         net (fo=12, routed)          4.880   240.728    cpu/mmu_if\\.addr_select[11]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.148   240.876 f  cpu/unit_i_53/O
                         net (fo=1, routed)           0.749   241.625    cpu/unit_i_53_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328   241.953 f  cpu/unit_i_41/O
                         net (fo=1, routed)           0.159   242.111    cpu/unit_i_41_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I1_O)        0.124   242.235 f  cpu/unit_i_27/O
                         net (fo=3, routed)           0.990   243.225    cpu/unit_i_27_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.124   243.349 r  cpu/unit_i_2/O
                         net (fo=8, routed)           2.283   245.632    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y16         LUT3 (Prop_lut3_I1_O)        0.150   245.782 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.868   246.651    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.710   248.510    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.690    
                         clock uncertainty           -0.035   248.654    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   248.007    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.007    
                         arrival time                        -246.651    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.393ns  (logic 1.304ns (11.446%)  route 10.089ns (88.554%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.503ns = ( 248.503 - 240.000 ) 
    Source Clock Delay      (SCD):    5.392ns = ( 235.392 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.789   235.392    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456   235.848 f  cpu/mmu\\.addr_select_reg[11]/Q
                         net (fo=12, routed)          4.880   240.728    cpu/mmu_if\\.addr_select[11]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.148   240.876 r  cpu/unit_i_53/O
                         net (fo=1, routed)           0.749   241.625    cpu/unit_i_53_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328   241.953 r  cpu/unit_i_41/O
                         net (fo=1, routed)           0.159   242.111    cpu/unit_i_41_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I1_O)        0.124   242.235 r  cpu/unit_i_27/O
                         net (fo=3, routed)           0.990   243.225    cpu/unit_i_27_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.124   243.349 f  cpu/unit_i_2/O
                         net (fo=8, routed)           2.639   245.988    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.124   246.112 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.673   246.784    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.703   248.503    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.683    
                         clock uncertainty           -0.035   248.647    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   248.204    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.204    
                         arrival time                        -246.784    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.237ns  (logic 0.828ns (7.369%)  route 10.409ns (92.631%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.554ns = ( 248.554 - 240.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 235.402 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799   235.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456   235.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767   240.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124   240.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           0.470   241.219    cpu/decoder_n_1
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124   241.343 f  cpu/unit_i_25/O
                         net (fo=24, routed)          2.396   243.739    cpu/unit_i_25_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124   243.863 r  cpu/unit_i_7/O
                         net (fo=7, routed)           2.776   246.639    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.754   248.554    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.734    
                         clock uncertainty           -0.035   248.698    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   248.132    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.132    
                         arrival time                        -246.639    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.237ns  (logic 0.828ns (7.369%)  route 10.409ns (92.631%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 248.556 - 240.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 235.402 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799   235.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456   235.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767   240.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124   240.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           0.470   241.219    cpu/decoder_n_1
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124   241.343 f  cpu/unit_i_25/O
                         net (fo=24, routed)          2.396   243.739    cpu/unit_i_25_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124   243.863 r  cpu/unit_i_7/O
                         net (fo=7, routed)           2.776   246.639    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.756   248.556    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.736    
                         clock uncertainty           -0.035   248.700    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   248.134    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.134    
                         arrival time                        -246.639    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.072ns  (logic 0.828ns (7.478%)  route 10.244ns (92.522%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.551ns = ( 248.551 - 240.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 235.402 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799   235.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456   235.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767   240.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124   240.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           0.470   241.219    cpu/decoder_n_1
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124   241.343 f  cpu/unit_i_25/O
                         net (fo=24, routed)          1.960   243.303    cpu/unit_i_25_n_0
    SLICE_X20Y17         LUT2 (Prop_lut2_I1_O)        0.124   243.427 r  cpu/unit_i_14/O
                         net (fo=7, routed)           3.047   246.474    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.751   248.551    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.731    
                         clock uncertainty           -0.035   248.695    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   248.129    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.129    
                         arrival time                        -246.474    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.184ns  (logic 1.304ns (11.659%)  route 9.880ns (88.341%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.551ns = ( 248.551 - 240.000 ) 
    Source Clock Delay      (SCD):    5.392ns = ( 235.392 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.789   235.392    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456   235.848 f  cpu/mmu\\.addr_select_reg[11]/Q
                         net (fo=12, routed)          4.880   240.728    cpu/mmu_if\\.addr_select[11]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.148   240.876 r  cpu/unit_i_53/O
                         net (fo=1, routed)           0.749   241.625    cpu/unit_i_53_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.328   241.953 r  cpu/unit_i_41/O
                         net (fo=1, routed)           0.159   242.111    cpu/unit_i_41_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I1_O)        0.124   242.235 r  cpu/unit_i_27/O
                         net (fo=3, routed)           0.990   243.225    cpu/unit_i_27_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.124   243.349 f  cpu/unit_i_2/O
                         net (fo=8, routed)           2.255   245.604    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124   245.728 r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.848   246.576    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.751   248.551    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.731    
                         clock uncertainty           -0.035   248.695    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   248.252    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.252    
                         arrival time                        -246.576    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 cpu/mmu\\.addr_select_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_4mhz rise@240.000ns - clk_100mhz rise@230.000ns)
  Data Path Delay:        11.008ns  (logic 0.828ns (7.522%)  route 10.180ns (92.478%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.554ns = ( 248.554 - 240.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 235.402 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                    230.000   230.000 r  
    E3                                                0.000   230.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   230.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   231.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025   233.506    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   233.602 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.799   235.402    cpu/clk_in_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456   235.858 r  cpu/mmu\\.addr_select_reg[8]/Q
                         net (fo=22, routed)          4.767   240.625    cpu/decoder/Q[8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124   240.749 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           0.470   241.219    cpu/decoder_n_1
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124   241.343 f  cpu/unit_i_25/O
                         net (fo=24, routed)          1.937   243.280    cpu/unit_i_25_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.124   243.404 r  cpu/unit_i_8/O
                         net (fo=7, routed)           3.005   246.410    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                    240.000   240.000 r  
    E3                                                0.000   240.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   240.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   241.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   243.331    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   243.422 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         1.507   244.930    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.418   245.348 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           1.361   246.708    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.799 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         1.754   248.554    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180   248.734    
                         clock uncertainty           -0.035   248.698    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   248.132    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        248.132    
                         arrival time                        -246.410    
  -------------------------------------------------------------------
                         slack                                  1.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.440ns (20.555%)  route 1.701ns (79.445%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.622     1.542    cpu/clk_in_BUFG
    SLICE_X49Y22         FDRE                                         r  cpu/mmu\\.addr_select_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  cpu/mmu\\.addr_select_reg[13]/Q
                         net (fo=15, routed)          0.827     2.510    cpu/mmu_if\\.addr_select[13]
    SLICE_X16Y18         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.656 r  cpu/unit_i_40/O[2]
                         net (fo=1, routed)           0.175     2.831    cpu/unit_i_40_n_5
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.108     2.939 r  cpu/unit_i_26/O
                         net (fo=1, routed)           0.143     3.082    cpu/unit_i_26_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.045     3.127 r  cpu/unit_i_2/O
                         net (fo=8, routed)           0.555     3.683    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X55Y16         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.895     3.833    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y16         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism             -0.245     3.587    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.070     3.657    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.231ns (9.921%)  route 2.097ns (90.079%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.620     1.540    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  cpu/mmu\\.addr_select_reg[12]/Q
                         net (fo=13, routed)          1.101     2.782    cpu/mmu_if\\.addr_select[12]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.827 r  cpu/unit_i_36/O
                         net (fo=2, routed)           0.155     2.982    cpu/unit_i_36_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.045     3.027 r  cpu/unit_i_8/O
                         net (fo=7, routed)           0.841     3.868    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.940     3.878    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     3.633    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.816    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.231ns (9.853%)  route 2.113ns (90.147%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.620     1.540    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  cpu/mmu\\.addr_select_reg[12]/Q
                         net (fo=13, routed)          1.101     2.782    cpu/mmu_if\\.addr_select[12]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.827 r  cpu/unit_i_36/O
                         net (fo=2, routed)           0.260     3.087    cpu/unit_i_36_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     3.132 r  cpu/unit_i_7/O
                         net (fo=7, routed)           0.753     3.884    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.940     3.878    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     3.633    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.816    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.276ns (12.630%)  route 1.909ns (87.370%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.626     1.546    cpu/clk_in_BUFG
    SLICE_X51Y16         FDRE                                         r  cpu/mmu\\.addr_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  cpu/mmu\\.addr_select_reg[5]/Q
                         net (fo=15, routed)          1.059     2.746    cpu/mmu_if\\.addr_select[5]
    SLICE_X20Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.791 r  cpu/unit_i_43/O
                         net (fo=1, routed)           0.220     3.011    cpu/unit_i_43_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I4_O)        0.045     3.056 f  cpu/unit_i_27/O
                         net (fo=3, routed)           0.184     3.240    cpu/unit_i_27_n_0
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.045     3.285 r  cpu/unit_i_4/O
                         net (fo=8, routed)           0.446     3.731    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X55Y16         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.895     3.833    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y16         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.245     3.587    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.070     3.657    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.231ns (9.695%)  route 2.152ns (90.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.872ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.620     1.540    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  cpu/mmu\\.addr_select_reg[12]/Q
                         net (fo=13, routed)          1.101     2.782    cpu/mmu_if\\.addr_select[12]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.827 r  cpu/unit_i_36/O
                         net (fo=2, routed)           0.260     3.087    cpu/unit_i_36_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     3.132 r  cpu/unit_i_7/O
                         net (fo=7, routed)           0.791     3.923    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X1Y8          RAMB18E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.934     3.872    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     3.627    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.810    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.361ns (15.978%)  route 1.898ns (84.022%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.620     1.540    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cpu/mmu\\.addr_select_reg[11]/Q
                         net (fo=12, routed)          1.041     2.722    cpu/mmu_if\\.addr_select[11]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.831 r  cpu/unit_i_32/O[3]
                         net (fo=1, routed)           0.257     3.088    cpu/unit_i_32_n_4
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.111     3.199 r  cpu/unit_i_5__0/O
                         net (fo=8, routed)           0.601     3.799    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X52Y15         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.896     3.834    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y15         FDRE                                         r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.245     3.588    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.070     3.658    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.359ns (14.835%)  route 2.061ns (85.165%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.872ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.623     1.543    cpu/clk_in_BUFG
    SLICE_X49Y20         FDRE                                         r  cpu/mmu\\.addr_select_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  cpu/mmu\\.addr_select_reg[10]/Q
                         net (fo=12, routed)          1.011     2.695    cpu/mmu_if\\.addr_select[10]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.805 r  cpu/unit_i_32/O[2]
                         net (fo=1, routed)           0.186     2.991    cpu/unit_i_32_n_5
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.108     3.099 r  cpu/unit_i_6__0/O
                         net (fo=7, routed)           0.864     3.963    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X1Y8          RAMB18E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.934     3.872    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     3.627    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.810    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.231ns (9.489%)  route 2.203ns (90.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.882ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.620     1.540    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  cpu/mmu\\.addr_select_reg[12]/Q
                         net (fo=13, routed)          1.101     2.782    cpu/mmu_if\\.addr_select[12]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.827 r  cpu/unit_i_36/O
                         net (fo=2, routed)           0.155     2.982    cpu/unit_i_36_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.045     3.027 r  cpu/unit_i_8/O
                         net (fo=7, routed)           0.947     3.974    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y2          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.944     3.882    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     3.637    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.820    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.231ns (9.427%)  route 2.219ns (90.573%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.882ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.620     1.540    cpu/clk_in_BUFG
    SLICE_X49Y23         FDRE                                         r  cpu/mmu\\.addr_select_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  cpu/mmu\\.addr_select_reg[12]/Q
                         net (fo=13, routed)          1.101     2.782    cpu/mmu_if\\.addr_select[12]
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.827 r  cpu/unit_i_36/O
                         net (fo=2, routed)           0.260     3.087    cpu/unit_i_36_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.045     3.132 r  cpu/unit_i_7/O
                         net (fo=7, routed)           0.859     3.990    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y2          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.944     3.882    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     3.637    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.820    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/mmu\\.addr_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_4mhz  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk_4mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_4mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.321ns (12.519%)  route 2.243ns (87.481%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.622     1.542    cpu/clk_in_BUFG
    SLICE_X47Y22         FDRE                                         r  cpu/mmu\\.addr_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.683 f  cpu/mmu\\.addr_select_reg[3]/Q
                         net (fo=7, routed)           0.914     2.597    cpu/decoder/Q[3]
    SLICE_X51Y28         LUT4 (Prop_lut4_I0_O)        0.045     2.642 f  cpu/decoder/current_inst[6]_i_4/O
                         net (fo=6, routed)           0.480     3.123    cpu/decoder/mmu\\.addr_select_reg[3]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.045     3.168 r  cpu/decoder/current_inst[6]_i_3/O
                         net (fo=8, routed)           0.190     3.358    cpu/decoder_n_1
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.045     3.403 f  cpu/unit_i_25/O
                         net (fo=24, routed)          0.343     3.745    cpu/unit_i_25_n_0
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.045     3.790 r  cpu/unit_i_22/O
                         net (fo=7, routed)           0.316     4.106    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_4mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.994    _clk_gen/clk_in_BUFG
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  _clk_gen/clk_out_reg/Q
                         net (fo=1, routed)           0.712     2.909    _clk_gen/clk_4mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.938 r  _clk_gen/clk_4mhz_BUFG_inst/O
                         net (fo=181, routed)         0.940     3.878    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     3.633    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.929    mram/unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.929    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  0.177    





