static inline void F_1 ( unsigned int V_1 , unsigned char * V_2 )\r\n{\r\n#ifdef F_2\r\nif ( ( V_1 == 1 ) && V_2 [ 0 ] & 0x80 ) {\r\nV_2 [ 1 ] = 0xff ;\r\nV_2 [ 2 ] = 0xff ;\r\nV_2 [ 3 ] = 0xff ;\r\n}\r\nif ( ( V_1 == 2 ) && V_2 [ 1 ] & 0x80 ) {\r\nV_2 [ 2 ] = 0xff ;\r\nV_2 [ 3 ] = 0xff ;\r\n}\r\n#else\r\nif ( ( V_1 == 1 ) && V_2 [ 3 ] & 0x80 ) {\r\nV_2 [ 2 ] = 0xff ;\r\nV_2 [ 1 ] = 0xff ;\r\nV_2 [ 0 ] = 0xff ;\r\n}\r\nif ( ( V_1 == 2 ) && V_2 [ 2 ] & 0x80 ) {\r\nV_2 [ 1 ] = 0xff ;\r\nV_2 [ 0 ] = 0xff ;\r\n}\r\n#endif\r\n}\r\nstatic int F_3 ( T_1 V_3 , struct V_4 * V_5 ,\r\nstruct V_6 * V_7 )\r\n{\r\nint V_8 , V_9 , V_1 ;\r\nunsigned long * V_10 , * V_11 ;\r\nunsigned char * V_12 , * V_2 ;\r\nunsigned char T_2 * V_13 , * V_14 ;\r\nV_9 = ( V_3 >> 8 ) & 15 ;\r\nV_11 = & V_5 -> V_5 [ V_9 ] ;\r\nV_9 = ( V_3 >> 4 ) & 15 ;\r\nV_10 = & V_5 -> V_5 [ V_9 ] ;\r\nV_1 = 1 << ( V_3 & 3 ) ;\r\nswitch ( V_1 ) {\r\ncase 1 : F_4 () ; break;\r\ncase 2 : F_5 () ; break;\r\ncase 4 : F_6 () ; break;\r\ncase 8 : F_7 () ; break;\r\n}\r\nV_8 = - V_15 ;\r\nswitch ( V_3 >> 12 ) {\r\ncase 0 :\r\nif ( V_3 & 8 ) {\r\nV_13 = ( unsigned char T_2 * ) * V_10 ;\r\nV_13 += V_5 -> V_5 [ 0 ] ;\r\nV_2 = ( unsigned char * ) V_11 ;\r\n* ( unsigned long * ) V_2 = 0 ;\r\n#if ! F_8 ( F_2 )\r\nV_2 += 4 - V_1 ;\r\n#endif\r\nif ( V_7 -> V_16 ( V_2 , V_13 , V_1 ) )\r\ngoto V_17;\r\nF_1 ( V_1 , V_2 ) ;\r\n} else {\r\nV_12 = ( unsigned char * ) V_10 ;\r\n#if ! F_8 ( F_2 )\r\nV_12 += 4 - V_1 ;\r\n#endif\r\nV_14 = ( unsigned char T_2 * ) * V_11 ;\r\nV_14 += V_5 -> V_5 [ 0 ] ;\r\nif ( V_7 -> V_18 ( V_14 , V_12 , V_1 ) )\r\ngoto V_17;\r\n}\r\nV_8 = 0 ;\r\nbreak;\r\ncase 1 :\r\nV_12 = ( unsigned char * ) V_10 ;\r\nV_14 = ( unsigned char T_2 * ) * V_11 ;\r\nV_14 += ( V_3 & 0x000F ) << 2 ;\r\nif ( V_7 -> V_18 ( V_14 , V_12 , 4 ) )\r\ngoto V_17;\r\nV_8 = 0 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_3 & 4 )\r\n* V_11 -= V_1 ;\r\nV_12 = ( unsigned char * ) V_10 ;\r\nV_14 = ( unsigned char T_2 * ) * V_11 ;\r\n#if ! F_8 ( F_2 )\r\nV_12 += 4 - V_1 ;\r\n#endif\r\nif ( V_7 -> V_18 ( V_14 , V_12 , V_1 ) )\r\ngoto V_17;\r\nV_8 = 0 ;\r\nbreak;\r\ncase 5 :\r\nV_13 = ( unsigned char T_2 * ) * V_10 ;\r\nV_13 += ( V_3 & 0x000F ) << 2 ;\r\nV_2 = ( unsigned char * ) V_11 ;\r\n* ( unsigned long * ) V_2 = 0 ;\r\nif ( V_7 -> V_16 ( V_2 , V_13 , 4 ) )\r\ngoto V_17;\r\nV_8 = 0 ;\r\nbreak;\r\ncase 6 :\r\nV_13 = ( unsigned char T_2 * ) * V_10 ;\r\nif ( V_3 & 4 )\r\n* V_10 += V_1 ;\r\nV_2 = ( unsigned char * ) V_11 ;\r\n* ( unsigned long * ) V_2 = 0 ;\r\n#if ! F_8 ( F_2 )\r\nV_2 += 4 - V_1 ;\r\n#endif\r\nif ( V_7 -> V_16 ( V_2 , V_13 , V_1 ) )\r\ngoto V_17;\r\nF_1 ( V_1 , V_2 ) ;\r\nV_8 = 0 ;\r\nbreak;\r\ncase 8 :\r\nswitch ( ( V_3 & 0xFF00 ) >> 8 ) {\r\ncase 0x81 :\r\nV_12 = ( unsigned char * ) & V_5 -> V_5 [ 0 ] ;\r\n#if ! F_8 ( F_2 )\r\nV_12 += 2 ;\r\n#endif\r\nV_14 = ( unsigned char T_2 * ) * V_10 ;\r\nV_14 += ( V_3 & 0x000F ) << 1 ;\r\nif ( V_7 -> V_18 ( V_14 , V_12 , 2 ) )\r\ngoto V_17;\r\nV_8 = 0 ;\r\nbreak;\r\ncase 0x85 :\r\nV_13 = ( unsigned char T_2 * ) * V_10 ;\r\nV_13 += ( V_3 & 0x000F ) << 1 ;\r\nV_2 = ( unsigned char * ) & V_5 -> V_5 [ 0 ] ;\r\n* ( unsigned long * ) V_2 = 0 ;\r\n#if ! F_8 ( F_2 )\r\nV_2 += 2 ;\r\n#endif\r\nif ( V_7 -> V_16 ( V_2 , V_13 , 2 ) )\r\ngoto V_17;\r\nF_1 ( 2 , V_2 ) ;\r\nV_8 = 0 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 9 :\r\nV_13 = ( unsigned char T_2 * ) V_5 -> V_19 ;\r\nV_13 += 4 ;\r\nV_13 += ( V_3 & 0x00FF ) << 1 ;\r\nV_2 = ( unsigned char * ) V_11 ;\r\n* ( unsigned long * ) V_2 = 0 ;\r\n#if ! F_8 ( F_2 )\r\nV_2 += 2 ;\r\n#endif\r\nif ( V_7 -> V_16 ( V_2 , V_13 , 2 ) )\r\ngoto V_17;\r\nF_1 ( 2 , V_2 ) ;\r\nV_8 = 0 ;\r\nbreak;\r\ncase 0xd :\r\nV_13 = ( unsigned char T_2 * ) ( V_5 -> V_19 & ~ 0x3 ) ;\r\nV_13 += 4 ;\r\nV_13 += ( V_3 & 0x00FF ) << 2 ;\r\nV_2 = ( unsigned char * ) V_11 ;\r\n* ( unsigned long * ) V_2 = 0 ;\r\nif ( V_7 -> V_16 ( V_2 , V_13 , 4 ) )\r\ngoto V_17;\r\nV_8 = 0 ;\r\nbreak;\r\n}\r\nreturn V_8 ;\r\nV_17:\r\nF_9 ( L_1 , V_5 , 0 ) ;\r\nreturn - V_15 ;\r\n}\r\nstatic inline int F_10 ( struct V_4 * V_5 ,\r\nT_1 V_20 ,\r\nstruct V_6 * V_7 )\r\n{\r\nT_1 V_3 ;\r\nvoid T_2 * V_21 = ( void T_2 * ) ( V_5 -> V_19 +\r\nF_11 ( V_20 ) ) ;\r\nif ( F_12 ( & V_3 , V_21 , sizeof( V_3 ) ) ) {\r\nif ( F_13 ( V_5 ) )\r\nreturn - V_15 ;\r\nF_14 ( L_2 ,\r\nV_5 , 0 ) ;\r\n}\r\nreturn F_3 ( V_3 , V_5 , V_7 ) ;\r\n}\r\nint F_15 ( T_1 V_3 , struct V_4 * V_5 ,\r\nstruct V_6 * V_7 , int V_22 ,\r\nunsigned long V_23 )\r\n{\r\nT_3 V_10 ;\r\nint V_8 , V_9 ;\r\nif ( F_11 ( V_3 ) != 2 )\r\nreturn - V_24 ;\r\nV_9 = ( V_3 >> 8 ) & 15 ;\r\nV_10 = V_5 -> V_5 [ V_9 ] ;\r\nif ( ! V_22 ) {\r\nF_16 ( V_25 , V_3 , V_5 ) ;\r\nF_17 ( V_26 , 1 ,\r\nV_5 , V_23 ) ;\r\n}\r\nV_8 = - V_15 ;\r\nswitch ( V_3 & 0xF000 ) {\r\ncase 0x0000 :\r\nif ( V_3 == 0x000B ) {\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 )\r\nV_5 -> V_19 = V_5 -> V_27 ;\r\n}\r\nelse if ( ( V_3 & 0x00FF ) == 0x0023 ) {\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 )\r\nV_5 -> V_19 += V_10 + 4 ;\r\n}\r\nelse if ( ( V_3 & 0x00FF ) == 0x0003 ) {\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 ) {\r\nV_5 -> V_27 = V_5 -> V_19 + 4 ;\r\nV_5 -> V_19 += V_10 + 4 ;\r\n}\r\n}\r\nelse {\r\ngoto V_28;\r\n}\r\nbreak;\r\ncase 0x1000 :\r\ngoto V_28;\r\ncase 0x2000 :\r\ngoto V_28;\r\ncase 0x4000 :\r\nif ( ( V_3 & 0x00FF ) == 0x002B ) {\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 )\r\nV_5 -> V_19 = V_10 ;\r\n}\r\nelse if ( ( V_3 & 0x00FF ) == 0x000B ) {\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 ) {\r\nV_5 -> V_27 = V_5 -> V_19 + 4 ;\r\nV_5 -> V_19 = V_10 ;\r\n}\r\n}\r\nelse {\r\ngoto V_28;\r\n}\r\nbreak;\r\ncase 0x5000 :\r\ngoto V_28;\r\ncase 0x6000 :\r\ngoto V_28;\r\ncase 0x8000 :\r\nswitch ( V_3 & 0x0F00 ) {\r\ncase 0x0100 :\r\ngoto V_28;\r\ncase 0x0500 :\r\ngoto V_28;\r\ncase 0x0B00 :\r\nV_8 = 0 ;\r\nbreak;\r\ncase 0x0F00 :\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 ) {\r\n#if F_8 ( V_29 ) || F_8 ( V_30 )\r\nif ( ( V_5 -> V_31 & 0x00000001 ) != 0 )\r\nV_5 -> V_19 += 4 ;\r\nelse\r\n#endif\r\nV_5 -> V_19 += F_18 ( V_3 ) ;\r\n}\r\nbreak;\r\ncase 0x0900 :\r\nV_8 = 0 ;\r\nbreak;\r\ncase 0x0D00 :\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 ) {\r\n#if F_8 ( V_29 ) || F_8 ( V_30 )\r\nif ( ( V_5 -> V_31 & 0x00000001 ) == 0 )\r\nV_5 -> V_19 += 4 ;\r\nelse\r\n#endif\r\nV_5 -> V_19 += F_18 ( V_3 ) ;\r\n}\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x9000 :\r\ngoto V_28;\r\ncase 0xA000 :\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 )\r\nV_5 -> V_19 += F_19 ( V_3 ) ;\r\nbreak;\r\ncase 0xB000 :\r\nV_8 = F_10 ( V_5 , V_3 , V_7 ) ;\r\nif ( V_8 == 0 ) {\r\nV_5 -> V_27 = V_5 -> V_19 + 4 ;\r\nV_5 -> V_19 += F_19 ( V_3 ) ;\r\n}\r\nbreak;\r\ncase 0xD000 :\r\ngoto V_28;\r\n}\r\nreturn V_8 ;\r\nV_28:\r\nV_8 = F_3 ( V_3 , V_5 , V_7 ) ;\r\nif ( V_8 == 0 )\r\nV_5 -> V_19 += F_11 ( V_3 ) ;\r\nreturn V_8 ;\r\n}\r\nT_4 void F_20 ( struct V_4 * V_5 ,\r\nunsigned long V_32 ,\r\nunsigned long V_23 )\r\n{\r\nunsigned long V_33 = 0 ;\r\nT_5 V_34 ;\r\nT_6 V_35 ;\r\nT_1 V_3 ;\r\nint V_36 ;\r\n#ifdef F_21\r\nV_33 = F_22 () ;\r\n#endif\r\nV_34 = F_23 () ;\r\nif ( F_13 ( V_5 ) ) {\r\nint V_37 = V_38 ;\r\nunsigned int V_39 ;\r\nF_24 () ;\r\nF_25 () ;\r\nF_26 ( V_40 ) ;\r\nif ( F_12 ( & V_3 , ( T_1 * ) ( V_5 -> V_19 & ~ 1 ) ,\r\nsizeof( V_3 ) ) ) {\r\nF_26 ( V_34 ) ;\r\ngoto V_41;\r\n}\r\nF_26 ( V_34 ) ;\r\nF_16 ( V_25 , V_3 , V_5 ) ;\r\nV_39 = F_27 () ;\r\nif ( V_39 & V_42 )\r\ngoto V_43;\r\nif ( V_39 & V_44 )\r\ngoto V_41;\r\nelse {\r\nV_5 -> V_19 += F_11 ( V_3 ) ;\r\nreturn;\r\n}\r\nV_43:\r\nif ( V_5 -> V_19 & 1 ) {\r\nV_37 = V_45 ;\r\ngoto V_41;\r\n}\r\nF_26 ( V_40 ) ;\r\nV_36 = F_15 ( V_3 , V_5 ,\r\n& V_46 , 0 ,\r\nV_23 ) ;\r\nF_26 ( V_34 ) ;\r\nif ( V_36 == 0 )\r\nreturn;\r\nV_41:\r\nF_28 ( V_47 L_3\r\nL_4 , V_25 -> V_48 , V_5 -> V_19 ,\r\nV_5 -> V_27 ) ;\r\nV_35 . V_49 = V_50 ;\r\nV_35 . V_51 = 0 ;\r\nV_35 . V_37 = V_37 ;\r\nV_35 . V_52 = ( void T_2 * ) V_23 ;\r\nF_29 ( V_50 , & V_35 , V_25 ) ;\r\n} else {\r\nF_30 () ;\r\nif ( V_5 -> V_19 & 1 )\r\nF_14 ( L_5 , V_5 , V_33 ) ;\r\nF_26 ( V_53 ) ;\r\nif ( F_12 ( & V_3 , ( void T_2 * ) ( V_5 -> V_19 ) ,\r\nsizeof( V_3 ) ) ) {\r\nF_26 ( V_34 ) ;\r\nF_14 ( L_6 , V_5 , 0 ) ;\r\n}\r\nF_16 ( V_25 , V_3 , V_5 ) ;\r\nF_15 ( V_3 , V_5 , & V_46 ,\r\n0 , V_23 ) ;\r\nF_26 ( V_34 ) ;\r\n}\r\n}\r\nint F_31 ( struct V_4 * V_5 )\r\n{\r\nunsigned short V_54 = 0 ;\r\nif ( ! ( V_55 . V_56 & V_57 ) || ( V_5 -> V_31 & V_58 ) )\r\nreturn 0 ;\r\nF_32 ( V_54 , ( ( unsigned short * ) V_5 -> V_19 ) ) ;\r\nV_54 &= 0xf000 ;\r\nif ( ( V_54 == 0xf000 ) || ( V_54 == 0x4000 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nT_4 void F_33 ( unsigned long V_59 )\r\n{\r\nT_6 V_35 ;\r\nswitch ( V_59 ) {\r\ncase V_60 :\r\nV_35 . V_37 = V_61 ;\r\nbreak;\r\ncase V_62 :\r\nV_35 . V_37 = V_63 ;\r\nbreak;\r\n}\r\nF_29 ( V_64 , & V_35 , V_25 ) ;\r\n}\r\nT_4 void F_34 ( void )\r\n{\r\nstruct V_4 * V_5 = F_35 () ;\r\nunsigned long V_33 ;\r\nstruct V_65 * V_66 = V_25 ;\r\n#ifdef F_36\r\nunsigned short V_54 = 0 ;\r\nint V_67 ;\r\nF_32 ( V_54 , ( unsigned short * ) V_5 -> V_19 ) ;\r\nV_67 = F_37 ( V_54 , V_5 ) ;\r\nif ( ! V_67 ) {\r\nV_5 -> V_19 += F_11 ( V_54 ) ;\r\nreturn;\r\n}\r\n#endif\r\n#ifdef F_38\r\nif ( F_31 ( V_5 ) ) {\r\nV_5 -> V_31 |= V_58 ;\r\nV_66 -> V_68 . V_69 . V_70 |= V_58 ;\r\nreturn;\r\n}\r\n#endif\r\nV_33 = F_22 () ;\r\nF_24 () ;\r\nF_39 ( V_71 , V_66 ) ;\r\nF_9 ( L_7 , V_5 , V_33 ) ;\r\n}\r\nstatic int F_40 ( unsigned short V_54 , struct V_4 * V_5 )\r\n{\r\nif ( ( ( V_54 & 0xf000 ) == 0xb000 ) ||\r\n( ( V_54 & 0xf0ff ) == 0x0003 ) ||\r\n( ( V_54 & 0xf0ff ) == 0x400b ) )\r\nV_5 -> V_27 = V_5 -> V_19 + 4 ;\r\nif ( ( V_54 & 0xfd00 ) == 0x8d00 ) {\r\nV_5 -> V_19 += F_18 ( V_54 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_54 & 0xe000 ) == 0xa000 ) {\r\nV_5 -> V_19 += F_19 ( V_54 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_54 & 0xf0df ) == 0x0003 ) {\r\nV_5 -> V_19 += V_5 -> V_5 [ ( V_54 & 0x0f00 ) >> 8 ] + 4 ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_54 & 0xf0df ) == 0x400b ) {\r\nV_5 -> V_19 = V_5 -> V_5 [ ( V_54 & 0x0f00 ) >> 8 ] ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_54 & 0xffff ) == 0x000b ) {\r\nV_5 -> V_19 = V_5 -> V_27 ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nT_4 void F_41 ( void )\r\n{\r\nstruct V_4 * V_5 = F_35 () ;\r\nunsigned long V_54 ;\r\nstruct V_65 * V_66 = V_25 ;\r\nif ( F_42 ( V_5 -> V_19 ) == 0 )\r\nreturn;\r\n#ifdef F_36\r\nF_32 ( V_54 , ( unsigned short * ) V_5 -> V_19 + 1 ) ;\r\nif ( ! F_37 ( V_54 , V_5 ) ) {\r\nF_32 ( V_54 , ( unsigned short * ) V_5 -> V_19 ) ;\r\nif ( ! F_40 ( V_54 , V_5 ) )\r\nreturn;\r\n}\r\n#endif\r\nV_54 = F_22 () ;\r\nF_24 () ;\r\nF_39 ( V_71 , V_66 ) ;\r\nF_9 ( L_8 , V_5 , V_54 ) ;\r\n}\r\nT_4 void F_43 ( void )\r\n{\r\nlong V_72 ;\r\nV_72 = F_22 () ;\r\nF_44 ( L_9 , F_35 () , V_72 ) ;\r\n}\r\nvoid F_45 ( void )\r\n{\r\nextern void * V_73 ;\r\nasm volatile("ldc %0, vbr"\r\n:\r\n: "r" (&vbr_base)\r\n: "memory");\r\nF_46 () ;\r\n}\r\nvoid * F_47 ( unsigned int V_74 , void * V_75 )\r\n{\r\nextern void * V_76 [] ;\r\nvoid * V_77 ;\r\nV_77 = V_76 [ V_74 ] ;\r\nV_76 [ V_74 ] = V_75 ;\r\nreturn V_77 ;\r\n}\r\nvoid T_7 F_48 ( void )\r\n{\r\nF_47 ( V_78 , F_34 ) ;\r\nF_47 ( V_79 , F_41 ) ;\r\n#if F_8 ( V_29 ) && ! F_8 ( V_80 ) || \\r\nF_8 ( F_36 )\r\nF_49 ( 0x800 , F_34 ) ;\r\nF_49 ( 0x820 , F_41 ) ;\r\n#elif F_8 ( V_80 )\r\nF_49 ( 0x800 , V_81 ) ;\r\nF_49 ( 0x820 , V_81 ) ;\r\n#endif\r\n#ifdef F_50\r\nF_47 ( V_82 , V_83 ) ;\r\n#endif\r\n#ifdef F_51\r\nF_47 ( V_60 , F_33 ) ;\r\nF_47 ( V_62 , F_33 ) ;\r\n#ifdef V_80\r\nF_47 ( V_84 , V_85 ) ;\r\n#endif\r\n#endif\r\n#ifdef F_52\r\nF_47 ( F_52 , V_86 ) ;\r\n#endif\r\n}
