
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.06

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.05    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ _220_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.06    0.07    0.27 v _220_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _022_ (net)
                  0.06    0.00    0.27 v spi_cs_n$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.38    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.26    0.00    0.43 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.29    0.00    0.56 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.42    0.41    0.97 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _126_ (net)
                  0.42    0.00    0.97 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.17    0.13    1.10 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.17    0.00    1.10 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.04    0.18    0.35    1.45 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.18    0.00    1.45 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.20    0.33    1.78 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _115_ (net)
                  0.20    0.00    1.78 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.32    0.23    2.01 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.32    0.00    2.01 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.12    2.13 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.18    0.00    2.13 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.06    0.17    0.39    2.52 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _063_ (net)
                  0.17    0.00    2.52 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.39    0.25    2.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.39    0.00    2.77 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.77   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.38    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.26    0.00    0.43 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.29    0.00    0.56 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.42    0.41    0.97 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _126_ (net)
                  0.42    0.00    0.97 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.17    0.13    1.10 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.17    0.00    1.10 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.04    0.18    0.35    1.45 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.18    0.00    1.45 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.20    0.33    1.78 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _115_ (net)
                  0.20    0.00    1.78 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.32    0.23    2.01 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.32    0.00    2.01 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.12    2.13 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.18    0.00    2.13 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.06    0.17    0.39    2.52 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _063_ (net)
                  0.17    0.00    2.52 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.39    0.25    2.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.39    0.00    2.77 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.77   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.43e-03   7.79e-04   1.97e-08   6.21e-03  57.4%
Combinational          3.06e-03   1.54e-03   2.75e-08   4.60e-03  42.6%
Clock                  0.00e+00   0.00e+00   3.99e-09   3.99e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.49e-03   2.32e-03   5.12e-08   1.08e-02 100.0%
                          78.5%      21.5%       0.0%
