# Samples_vlsi_verilog