#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 14 09:56:05 2017
# Process ID: 3488
# Current directory: D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivdoProjects/ip_repo/SCRs_Controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 324.734 ; gain = 113.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:591' bound to instance 'design_1_i' of component 'design_1' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:628]
INFO: [Synth 8-3491] module 'design_1_SCRs_Controller_0_1' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_SCRs_Controller_0_1/synth/design_1_SCRs_Controller_0_1.vhd:56' bound to instance 'SCRs_Controller_0' of component 'design_1_SCRs_Controller_0_1' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:852]
INFO: [Synth 8-638] synthesizing module 'design_1_SCRs_Controller_0_1' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_SCRs_Controller_0_1/synth/design_1_SCRs_Controller_0_1.vhd:89]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SCRs_Controller_v1_0' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:5' bound to instance 'U0' of component 'SCRs_Controller_v1_0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_SCRs_Controller_0_1/synth/design_1_SCRs_Controller_0_1.vhd:159]
INFO: [Synth 8-638] synthesizing module 'SCRs_Controller_v1_0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:55]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5640] Port 'squarewave1' is missing in component declaration [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:58]
WARNING: [Synth 8-5640] Port 'squarewave2' is missing in component declaration [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:58]
WARNING: [Synth 8-5640] Port 'squarewave3' is missing in component declaration [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:58]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SCRs_Controller_v1_0_S00_AXI' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:5' bound to instance 'SCRs_Controller_v1_0_S00_AXI_inst' of component 'SCRs_Controller_v1_0_S00_AXI' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'SCRs_Controller_v1_0_S00_AXI' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:370]
INFO: [Synth 8-3491] module 'ThreePhase_SCRs_Controller' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/src/Sinewaves.vhd:7' bound to instance 'ThreePhase_SCRs_Controller_0' of component 'ThreePhase_SCRs_Controller' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'ThreePhase_SCRs_Controller' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/src/Sinewaves.vhd:26]
	Parameter FullCycle_Counts bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ThreePhase_SCRs_Controller' (1#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/src/Sinewaves.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SCRs_Controller_v1_0_S00_AXI' (2#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'SCRs_Controller_v1_0' (3#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_SCRs_Controller_0_1' (4#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_SCRs_Controller_0_1/synth/design_1_SCRs_Controller_0_1.vhd:89]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:883]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (6#1) [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (7#1) [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (8#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:321]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (9#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:80]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (10#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (11#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (12#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (13#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (14#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (15#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (15#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (16#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (17#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (18#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (18#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (18#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (19#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (20#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (21#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (21#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (21#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (21#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (22#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (23#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (24#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (25#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (27#1) [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (28#1) [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:398]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_100M_0' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:56' bound to instance 'rst_ps7_0_100M' of component 'design_1_rst_ps7_0_100M_0' [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1020]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (29#1) [D:/Xilinix/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (30#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (31#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (32#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (33#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (34#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (35#1) [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1' (36#1) [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd:628]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (37#1) [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_11_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 450.980 ; gain = 239.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SCRs_Controller_v1_0_S00_AXI_inst:SquareWave1 to constant 0 [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:95]
WARNING: [Synth 8-3295] tying undriven pin SCRs_Controller_v1_0_S00_AXI_inst:SquareWave2 to constant 0 [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:95]
WARNING: [Synth 8-3295] tying undriven pin SCRs_Controller_v1_0_S00_AXI_inst:SquareWave3 to constant 0 [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0c22/hdl/SCRs_Controller_v1_0.vhd:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 450.980 ; gain = 239.781
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[0]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[0]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[1]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[1]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[2]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[2]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[3]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[3]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[4]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[4]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[5]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Thyristors[5]'. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivdoProjects/SCRs_SB7/ConstraintsFile.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 697.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 697.453 ; gain = 486.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 697.453 ; gain = 486.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SCRs_Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 697.453 ; gain = 486.254
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 697.453 ; gain = 486.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ThreePhase_SCRs_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module SCRs_Controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_11_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_11_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave1_dly1_reg' (FDC) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave3_dly1_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave3_dly1_reg' (FDC) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly1_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave1_dly2_reg' (FDC) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly2_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave3_dly2_reg' (FDC) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly2_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly2_reg' (FDC) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW3_CrossUp_Pulse_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW1_CrossDwn_Pulse_reg' (FDCE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW2_CrossDwn_Pulse_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW2_CrossDwn_Pulse_reg' (FDCE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW3_CrossDwn_Pulse_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW1_CrossUp_Pulse_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW2_CrossUp_Pulse_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[4]' (FDCE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[3]' (FDCE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[5]' (FDCE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[0]' (FDCE) to 'design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/SCRs_Controller_0/\U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SquareWave2_dly1_reg )
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW1_CrossUp_Pulse_reg) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW2_CrossUp_Pulse_reg) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SW3_CrossUp_Pulse_reg) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[2]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/SynchFlag1_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[0]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[2]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[3]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[4]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[5]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[6]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[7]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[8]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[9]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[10]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[11]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[12]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[13]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[14]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[15]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[16]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[17]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[18]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[19]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter6_reg[20]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[0]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[2]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[3]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[4]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[5]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[6]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[7]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[8]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[9]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[10]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[11]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[12]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[13]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[14]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[15]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[16]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[17]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[18]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[19]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter5_reg[20]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[0]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[2]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[3]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[4]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[5]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[6]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[7]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[8]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[9]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[10]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[11]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[12]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[13]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[14]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[15]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[16]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[17]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[18]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[19]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter4_reg[20]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[0]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[2]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[3]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[4]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[5]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[6]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[7]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[8]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[9]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[10]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[11]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[12]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[13]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[14]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[15]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[16]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[17]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[18]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[19]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter3_reg[20]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[0]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[1]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[2]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[3]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[4]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[5]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[6]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[7]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/PhaseCounter2_reg[8]) is unused and will be removed from module design_1_SCRs_Controller_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 697.453 ; gain = 486.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 828.215 ; gain = 617.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 853.434 ; gain = 642.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     2|
|3     |CARRY4  |    32|
|4     |LUT1    |   190|
|5     |LUT2    |    31|
|6     |LUT3    |   265|
|7     |LUT4    |    72|
|8     |LUT5    |    75|
|9     |LUT6    |   142|
|10    |PS7     |     1|
|11    |SRL16   |     1|
|12    |SRL16E  |    18|
|13    |SRLC32E |    47|
|14    |FDCE    |    34|
|15    |FDR     |     8|
|16    |FDRE    |   743|
|17    |FDSE    |    57|
|18    |IBUF    |     5|
|19    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               |  1867|
|2     |  design_1_i                                       |design_1                                                       |  1847|
|3     |    SCRs_Controller_0                              |design_1_SCRs_Controller_0_1                                   |   347|
|4     |      U0                                           |SCRs_Controller_v1_0                                           |   347|
|5     |        SCRs_Controller_v1_0_S00_AXI_inst          |SCRs_Controller_v1_0_S00_AXI                                   |   347|
|6     |          ThreePhase_SCRs_Controller_0             |ThreePhase_SCRs_Controller                                     |   118|
|7     |    processing_system7_0                           |design_1_processing_system7_0_0                                |   244|
|8     |      inst                                         |processing_system7_v5_5_processing_system7                     |   244|
|9     |    ps7_0_axi_periph                               |design_1_ps7_0_axi_periph_0                                    |  1190|
|10    |      s00_couplers                                 |s00_couplers_imp_UYSKKA                                        |  1190|
|11    |        auto_pc                                    |design_1_auto_pc_0                                             |  1190|
|12    |          inst                                     |axi_protocol_converter_v2_1_11_axi_protocol_converter          |  1190|
|13    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_11_b2s                             |  1190|
|14    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_11_b2s_ar_channel                  |   181|
|15    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm                  |    27|
|16    |                cmd_translator_0                   |axi_protocol_converter_v2_1_11_b2s_cmd_translator_2            |   142|
|17    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_11_b2s_incr_cmd_3                  |    48|
|18    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_11_b2s_wrap_cmd_4                  |    89|
|19    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_11_b2s_r_channel                   |   126|
|20    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1 |    74|
|21    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2 |    38|
|22    |              SI_REG                               |axi_register_slice_v2_1_11_axi_register_slice                  |   643|
|23    |                ar_pipe                            |axi_register_slice_v2_1_11_axic_register_slice                 |   217|
|24    |                aw_pipe                            |axi_register_slice_v2_1_11_axic_register_slice_1               |   232|
|25    |                b_pipe                             |axi_register_slice_v2_1_11_axic_register_slice__parameterized1 |    48|
|26    |                r_pipe                             |axi_register_slice_v2_1_11_axic_register_slice__parameterized2 |   146|
|27    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_11_b2s_aw_channel                  |   174|
|28    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm                  |    18|
|29    |                cmd_translator_0                   |axi_protocol_converter_v2_1_11_b2s_cmd_translator              |   140|
|30    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_11_b2s_incr_cmd                    |    48|
|31    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_11_b2s_wrap_cmd                    |    88|
|32    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_11_b2s_b_channel                   |    64|
|33    |                bid_fifo_0                         |axi_protocol_converter_v2_1_11_b2s_simple_fifo                 |    32|
|34    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0 |     8|
|35    |    rst_ps7_0_100M                                 |design_1_rst_ps7_0_100M_0                                      |    66|
|36    |      U0                                           |proc_sys_reset                                                 |    66|
|37    |        EXT_LPF                                    |lpf                                                            |    23|
|38    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|39    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|40    |        SEQ                                        |sequence_psr                                                   |    38|
|41    |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 862.555 ; gain = 651.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 862.555 ; gain = 368.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 862.555 ; gain = 651.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
293 Infos, 135 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 867.289 ; gain = 629.520
INFO: [Common 17-1381] The checkpoint 'D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 867.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 09:56:59 2017...
