{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 19:21:02 2013 " "Info: Processing started: Tue Apr 30 19:21:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Frecuencimetro -c Frecuencimetro " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Frecuencimetro -c Frecuencimetro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "reloj " "Info: Assuming node \"reloj\" is an undefined clock" {  } { { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 13 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reloj" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "senialGenerador " "Info: Assuming node \"senialGenerador\" is an undefined clock" {  } { { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 14 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "senialGenerador" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reloj register lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] register lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 39.37 MHz 25.4 ns Internal " "Info: Clock \"reloj\" has Internal fmax of 39.37 MHz between source register \"lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" and destination register \"lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" (period= 25.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.400 ns + Longest register register " "Info: + Longest register to register delay is 21.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 1 REG LC5_F28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_F28; Fanout = 3; REG Node = 'lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns LessThan0~3 2 COMB LC3_F27 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC3_F27; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] LessThan0~3 } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.300 ns LessThan0~22 3 COMB LC2_F27 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.300 ns; Loc. = LC2_F27; Fanout = 1; COMB Node = 'LessThan0~22'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~3 LessThan0~22 } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.500 ns LessThan0~23 4 COMB LC7_F27 9 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 11.500 ns; Loc. = LC7_F27; Fanout = 9; COMB Node = 'LessThan0~23'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~22 LessThan0~23 } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 16.600 ns LessThan0~23_wirecell 5 COMB LC1_F28 14 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 16.600 ns; Loc. = LC1_F28; Fanout = 14; COMB Node = 'LessThan0~23_wirecell'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { LessThan0~23 LessThan0~23_wirecell } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 21.400 ns lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 6 REG LC1_F30 4 " "Info: 6: + IC(2.800 ns) + CELL(2.000 ns) = 21.400 ns; Loc. = LC1_F30; Fanout = 4; REG Node = 'lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { LessThan0~23_wirecell lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 57.01 % ) " "Info: Total cell delay = 12.200 ns ( 57.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 42.99 % ) " "Info: Total interconnect delay = 9.200 ns ( 42.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.400 ns" { lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] LessThan0~3 LessThan0~22 LessThan0~23 LessThan0~23_wirecell lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "21.400 ns" { lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] {} LessThan0~3 {} LessThan0~22 {} LessThan0~23 {} LessThan0~23_wirecell {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 2.700ns 0.500ns 0.500ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"reloj\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 2 REG LC1_F30 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_F30; Fanout = 4; REG Node = 'lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"reloj\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC5_F28 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_F28; Fanout = 3; REG Node = 'lpm_counter:pulsosReloj_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.400 ns" { lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] LessThan0~3 LessThan0~22 LessThan0~23 LessThan0~23_wirecell lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "21.400 ns" { lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] {} LessThan0~3 {} LessThan0~22 {} LessThan0~23 {} LessThan0~23_wirecell {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 2.700ns 0.500ns 0.500ns 2.700ns 2.800ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.400ns 2.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} lpm_counter:pulsosReloj_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "senialGenerador register register lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 125.0 MHz Internal " "Info: Clock \"senialGenerador\" Internal fmax is restricted to 125.0 MHz between source register \"lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns + Longest register register " "Info: + Longest register to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC2_I52 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_I52; Fanout = 4; REG Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC2_I52 2 " "Info: 2: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = LC2_I52; Fanout = 2; COMB Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.800 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC3_I52 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC3_I52; Fanout = 2; COMB Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.100 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC4_I52 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 2.100 ns; Loc. = LC4_I52; Fanout = 2; COMB Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.400 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC5_I52 1 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.400 ns; Loc. = LC5_I52; Fanout = 1; COMB Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.700 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC6_I52 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 2.700 ns; Loc. = LC6_I52; Fanout = 2; COMB Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.000 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC7_I52 1 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 3.000 ns; Loc. = LC7_I52; Fanout = 1; COMB Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 3.500 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 8 REG LC8_I52 2 " "Info: 8: + IC(0.000 ns) + CELL(0.500 ns) = 3.500 ns; Loc. = LC8_I52; Fanout = 2; REG Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 100.00 % ) " "Info: Total cell delay = 3.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senialGenerador destination 15.800 ns + Shortest register " "Info: + Shortest clock path from clock \"senialGenerador\" to destination register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns senialGenerador 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'senialGenerador'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { senialGenerador } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 15.800 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 2 REG LC8_I52 2 " "Info: 2: + IC(5.500 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC8_I52; Fanout = 2; REG Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 65.19 % ) " "Info: Total cell delay = 10.300 ns ( 65.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 34.81 % ) " "Info: Total interconnect delay = 5.500 ns ( 34.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { senialGenerador {} senialGenerador~out {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 5.500ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senialGenerador source 15.800 ns - Longest register " "Info: - Longest clock path from clock \"senialGenerador\" to source register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns senialGenerador 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'senialGenerador'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { senialGenerador } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 15.800 ns lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC2_I52 4 " "Info: 2: + IC(5.500 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC2_I52; Fanout = 4; REG Node = 'lpm_counter:pulsosSenial_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 65.19 % ) " "Info: Total cell delay = 10.300 ns ( 65.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 34.81 % ) " "Info: Total interconnect delay = 5.500 ns ( 34.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { senialGenerador {} senialGenerador~out {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 5.500ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { senialGenerador {} senialGenerador~out {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 5.500ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { senialGenerador {} senialGenerador~out {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 5.500ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.500ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { senialGenerador {} senialGenerador~out {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 5.500ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { senialGenerador lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { senialGenerador {} senialGenerador~out {} lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 5.500ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter:pulsosSenial_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } {  } {  } "" } } { "alt_counter_f10ke.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "reloj unidadesDisplay\[0\] salida\[4\] 110.300 ns register " "Info: tco from clock \"reloj\" to destination pin \"unidadesDisplay\[0\]\" through register \"salida\[4\]\" is 110.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"reloj\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns salida\[4\] 2 REG LC2_I29 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I29; Fanout = 4; REG Node = 'salida\[4\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj salida[4] } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj salida[4] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} salida[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "101.900 ns + Longest register pin " "Info: + Longest register to pin delay is 101.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns salida\[4\] 1 REG LC2_I29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_I29; Fanout = 4; REG Node = 'salida\[4\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { salida[4] } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.400 ns) 9.000 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[1\]~16 2 COMB LC5_F6 2 " "Info: 2: + IC(6.600 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC5_F6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[1\]~16'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { salida[4] lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~16 } "NODE_NAME" } } { "db/add_sub_d9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_d9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 14.900 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[2\]~22 3 COMB LC2_F25 2 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 14.900 ns; Loc. = LC2_F25; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~16 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_d9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_d9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 20.300 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[3\]~13 4 COMB LC4_F24 11 " "Info: 4: + IC(2.700 ns) + CELL(2.700 ns) = 20.300 ns; Loc. = LC4_F24; Fanout = 11; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[3\]~13'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~13 } "NODE_NAME" } } { "db/add_sub_d9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_d9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.400 ns) 26.300 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[2\]~26 5 COMB LC4_F6 2 " "Info: 5: + IC(3.600 ns) + CELL(2.400 ns) = 26.300 ns; Loc. = LC4_F6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[2\]~26'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~13 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~26 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 32.200 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[3\]~34 6 COMB LC3_F25 1 " "Info: 6: + IC(3.200 ns) + CELL(2.700 ns) = 32.200 ns; Loc. = LC3_F25; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[3\]~34'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~26 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[3]~34 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 37.600 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[4\]~17 7 COMB LC1_F24 16 " "Info: 7: + IC(2.700 ns) + CELL(2.700 ns) = 37.600 ns; Loc. = LC1_F24; Fanout = 16; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[4\]~17'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[3]~34 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~17 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(2.400 ns) 45.400 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|StageOut\[21\]~84 8 COMB LC1_A27 2 " "Info: 8: + IC(5.400 ns) + CELL(2.400 ns) = 45.400 ns; Loc. = LC1_A27; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|StageOut\[21\]~84'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~17 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[21]~84 } "NODE_NAME" } } { "db/alt_u_div_eke.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/alt_u_div_eke.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(1.400 ns) 53.500 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[2\]~COUT 9 COMB LC4_F9 2 " "Info: 9: + IC(6.700 ns) + CELL(1.400 ns) = 53.500 ns; Loc. = LC4_F9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[21]~84 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 53.800 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[3\]~COUT 10 COMB LC5_F9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 53.800 ns; Loc. = LC5_F9; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 54.100 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[4\]~COUT 11 COMB LC6_F9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 54.100 ns; Loc. = LC6_F9; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 55.300 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[4\]~40 12 COMB LC7_F9 16 " "Info: 12: + IC(0.000 ns) + CELL(1.200 ns) = 55.300 ns; Loc. = LC7_F9; Fanout = 16; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_5\|add_sub_cella\[4\]~40'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~40 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.700 ns) 65.200 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|StageOut\[26\]~85 13 COMB LC4_C45 1 " "Info: 13: + IC(7.200 ns) + CELL(2.700 ns) = 65.200 ns; Loc. = LC4_C45; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|StageOut\[26\]~85'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~40 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[26]~85 } "NODE_NAME" } } { "db/alt_u_div_eke.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/alt_u_div_eke.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(1.400 ns) 73.500 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[2\]~COUT 14 COMB LC5_F10 1 " "Info: 14: + IC(6.900 ns) + CELL(1.400 ns) = 73.500 ns; Loc. = LC5_F10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[26]~85 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 73.800 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[3\]~COUT 15 COMB LC6_F10 1 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 73.800 ns; Loc. = LC6_F10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 74.100 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[4\]~COUT 16 COMB LC7_F10 1 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 74.100 ns; Loc. = LC7_F10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 75.300 ns lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[4\]~39 17 COMB LC8_F10 15 " "Info: 17: + IC(0.000 ns) + CELL(1.200 ns) = 75.300 ns; Loc. = LC8_F10; Fanout = 15; COMB Node = 'lpm_divide:Div0\|lpm_divide_h1m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eke:divider\|add_sub_e9c:add_sub_6\|add_sub_cella\[4\]~39'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~39 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 84.700 ns Add3~2 18 COMB LC4_C37 1 " "Info: 18: + IC(6.700 ns) + CELL(2.700 ns) = 84.700 ns; Loc. = LC4_C37; Fanout = 1; COMB Node = 'Add3~2'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~39 Add3~2 } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 87.600 ns Add3~3 19 COMB LC2_C37 3 " "Info: 19: + IC(0.500 ns) + CELL(2.400 ns) = 87.600 ns; Loc. = LC2_C37; Fanout = 3; COMB Node = 'Add3~3'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Add3~2 Add3~3 } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 93.200 ns codificador7Segmentos:mostrarUnidadesDisplay\|Mux6~6 20 COMB LC1_C45 1 " "Info: 20: + IC(2.900 ns) + CELL(2.700 ns) = 93.200 ns; Loc. = LC1_C45; Fanout = 1; COMB Node = 'codificador7Segmentos:mostrarUnidadesDisplay\|Mux6~6'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Add3~3 codificador7Segmentos:mostrarUnidadesDisplay|Mux6~6 } "NODE_NAME" } } { "codificador7Segmentos.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/codificador7Segmentos.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(5.000 ns) 101.900 ns unidadesDisplay\[0\] 21 PIN PIN_164 0 " "Info: 21: + IC(3.700 ns) + CELL(5.000 ns) = 101.900 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'unidadesDisplay\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { codificador7Segmentos:mostrarUnidadesDisplay|Mux6~6 unidadesDisplay[0] } "NODE_NAME" } } { "Frecuencimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Frecuencímetro/Frecuencimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "39.900 ns ( 39.16 % ) " "Info: Total cell delay = 39.900 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "62.000 ns ( 60.84 % ) " "Info: Total interconnect delay = 62.000 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "101.900 ns" { salida[4] lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~16 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~13 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~26 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[3]~34 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~17 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[21]~84 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~40 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[26]~85 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~39 Add3~2 Add3~3 codificador7Segmentos:mostrarUnidadesDisplay|Mux6~6 unidadesDisplay[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "101.900 ns" { salida[4] {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~16 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~22 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~13 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~26 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[3]~34 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~17 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[21]~84 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~40 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[26]~85 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~39 {} Add3~2 {} Add3~3 {} codificador7Segmentos:mostrarUnidadesDisplay|Mux6~6 {} unidadesDisplay[0] {} } { 0.000ns 6.600ns 3.200ns 2.700ns 3.600ns 3.200ns 2.700ns 5.400ns 6.700ns 0.000ns 0.000ns 0.000ns 7.200ns 6.900ns 0.000ns 0.000ns 0.000ns 6.700ns 0.500ns 2.900ns 3.700ns } { 0.000ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 1.400ns 0.300ns 0.300ns 1.200ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj salida[4] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} salida[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "101.900 ns" { salida[4] lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~16 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~13 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~26 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[3]~34 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~17 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[21]~84 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~40 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[26]~85 lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~39 Add3~2 Add3~3 codificador7Segmentos:mostrarUnidadesDisplay|Mux6~6 unidadesDisplay[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "101.900 ns" { salida[4] {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~16 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~22 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~13 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~26 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[3]~34 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~17 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[21]~84 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5|add_sub_cella[4]~40 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|StageOut[26]~85 {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6|add_sub_cella[4]~39 {} Add3~2 {} Add3~3 {} codificador7Segmentos:mostrarUnidadesDisplay|Mux6~6 {} unidadesDisplay[0] {} } { 0.000ns 6.600ns 3.200ns 2.700ns 3.600ns 3.200ns 2.700ns 5.400ns 6.700ns 0.000ns 0.000ns 0.000ns 7.200ns 6.900ns 0.000ns 0.000ns 0.000ns 6.700ns 0.500ns 2.900ns 3.700ns } { 0.000ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 1.400ns 0.300ns 0.300ns 1.200ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 19:21:02 2013 " "Info: Processing ended: Tue Apr 30 19:21:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
