INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/EX_Mem_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Mem_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_stage
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/Instruct_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/Mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uP16_top
INFO: [VRFC 10-2458] undeclared symbol ID_sel_PC, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:55]
INFO: [VRFC 10-2458] undeclared symbol EX_RFwriteEnab_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol ID_memWriteEnab, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:91]
INFO: [VRFC 10-2458] undeclared symbol ID_memEnab, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:92]
INFO: [VRFC 10-2458] undeclared symbol ID_sel_mem2RF, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:93]
INFO: [VRFC 10-2458] undeclared symbol ID_sel_ALUsrc1, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:94]
INFO: [VRFC 10-2458] undeclared symbol ID_RFwriteEnab, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:96]
INFO: [VRFC 10-2458] undeclared symbol ID_memWriteEnab_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:120]
INFO: [VRFC 10-2458] undeclared symbol ID_memEnab_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol ID_sel_mem2RF_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:122]
INFO: [VRFC 10-2458] undeclared symbol ID_sel_ALUsrc1_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ID_RFwriteEnab_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:125]
INFO: [VRFC 10-2458] undeclared symbol EX_sel_mem2Reg_d, assumed default net type wire [C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sources_1/imports/up16_src/uP16_top.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.srcs/sim_1/imports/provided files/uP16_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uP16_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stan179/Desktop/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
