\hypertarget{classudmaio_1_1_uio_if}{}\doxysection{udmaio\+::Uio\+If\texorpdfstring{$<$}{<} bus\+\_\+type\+\_\+t \texorpdfstring{$>$}{>} Class Template Reference}
\label{classudmaio_1_1_uio_if}\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}


UIO Interface implementing bus access.  




{\ttfamily \#include $<$Uio\+If.\+hpp$>$}



Inheritance diagram for udmaio\+::Uio\+If\texorpdfstring{$<$}{<} bus\+\_\+type\+\_\+t \texorpdfstring{$>$}{>}\+:
% FIG 0


Collaboration diagram for udmaio\+::Uio\+If\texorpdfstring{$<$}{<} bus\+\_\+type\+\_\+t \texorpdfstring{$>$}{>}\+:
% FIG 1
\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{classudmaio_1_1_uio_if_a3bd9b3bc2b57b3fc6eb9aa85cc6bd58a}{Uio\+If\+Bus\+Type}} = bus\+\_\+type\+\_\+t
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual \mbox{\hyperlink{classudmaio_1_1_uio_if_a04e5a62b29a0684197ad7de27019aff5}{$\sim$\+Uio\+If}} ()
\item 
\mbox{\hyperlink{classudmaio_1_1_uio_if_a594dc74763500f1162c98d23fc66b589}{Uio\+If\+Base}} (\mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}} dev)
\begin{DoxyCompactList}\small\item\em Construct the \mbox{\hyperlink{classudmaio_1_1_uio_if}{Uio\+If}} from a \mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
volatile bus\+\_\+type\+\_\+t $\ast$ \mbox{\hyperlink{classudmaio_1_1_uio_if_a3ba493c5afb7aa69dedd68f2d235146a}{\+\_\+reg\+\_\+ptr}} (uint32\+\_\+t offs) const
\item 
bus\+\_\+type\+\_\+t \mbox{\hyperlink{classudmaio_1_1_uio_if_af4c53f60c84950f770eb8ae9ecbe9ca1}{\+\_\+rd}} (uint32\+\_\+t offs) const
\item 
void \mbox{\hyperlink{classudmaio_1_1_uio_if_af98e8c2719202c10ab29d9eddfa37bb8}{\+\_\+wr}} (uint32\+\_\+t offs, bus\+\_\+type\+\_\+t data)
\item 
void \mbox{\hyperlink{classudmaio_1_1_uio_if_a4ac244b81986fd286e1ae116bda56644}{\+\_\+rd\+\_\+mem}} (uint32\+\_\+t offs, void $\ast$\+\_\+\+\_\+restrict\+\_\+\+\_\+ mem, size\+\_\+t size) const override
\item 
void \mbox{\hyperlink{classudmaio_1_1_uio_if_a92b5d432aee1faa8477d1f4c71c2bbc4}{\+\_\+wr\+\_\+mem}} (uint32\+\_\+t offs, const void $\ast$\+\_\+\+\_\+restrict\+\_\+\+\_\+ mem, size\+\_\+t size) override
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}
\subsubsection*{template$<$typename bus\+\_\+type\+\_\+t$>$\newline
class udmaio\+::\+Uio\+If$<$ bus\+\_\+type\+\_\+t $>$}
UIO Interface implementing bus access. 


\begin{DoxyTemplParams}{Template Parameters}
{\em bus\+\_\+type\+\_\+t} & Bus access type (32 or 64 bit) \\
\hline
\end{DoxyTemplParams}


\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classudmaio_1_1_uio_if_a3bd9b3bc2b57b3fc6eb9aa85cc6bd58a}\label{classudmaio_1_1_uio_if_a3bd9b3bc2b57b3fc6eb9aa85cc6bd58a}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!UioIfBusType@{UioIfBusType}}
\index{UioIfBusType@{UioIfBusType}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{UioIfBusType}{UioIfBusType}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
using \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::\+Uio\+If\+Bus\+Type =  bus\+\_\+type\+\_\+t}



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classudmaio_1_1_uio_if_a04e5a62b29a0684197ad7de27019aff5}\label{classudmaio_1_1_uio_if_a04e5a62b29a0684197ad7de27019aff5}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!````~UioIf@{$\sim$UioIf}}
\index{````~UioIf@{$\sim$UioIf}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{$\sim$UioIf()}{~UioIf()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
virtual \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::$\sim$\mbox{\hyperlink{classudmaio_1_1_uio_if}{Uio\+If}} (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classudmaio_1_1_uio_if_af4c53f60c84950f770eb8ae9ecbe9ca1}\label{classudmaio_1_1_uio_if_af4c53f60c84950f770eb8ae9ecbe9ca1}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!\_rd@{\_rd}}
\index{\_rd@{\_rd}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{\_rd()}{\_rd()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
bus\+\_\+type\+\_\+t \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::\+\_\+rd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{offs }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}

\mbox{\Hypertarget{classudmaio_1_1_uio_if_a4ac244b81986fd286e1ae116bda56644}\label{classudmaio_1_1_uio_if_a4ac244b81986fd286e1ae116bda56644}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!\_rd\_mem@{\_rd\_mem}}
\index{\_rd\_mem@{\_rd\_mem}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{\_rd\_mem()}{\_rd\_mem()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
void \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::\+\_\+rd\+\_\+mem (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{offs,  }\item[{void $\ast$\+\_\+\+\_\+restrict\+\_\+\+\_\+}]{mem,  }\item[{size\+\_\+t}]{size }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [protected]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classudmaio_1_1_uio_if_base_a272bbb69bedffb0d12165f8b3d975020}{udmaio\+::\+Uio\+If\+Base}}.

\mbox{\Hypertarget{classudmaio_1_1_uio_if_a3ba493c5afb7aa69dedd68f2d235146a}\label{classudmaio_1_1_uio_if_a3ba493c5afb7aa69dedd68f2d235146a}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!\_reg\_ptr@{\_reg\_ptr}}
\index{\_reg\_ptr@{\_reg\_ptr}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{\_reg\_ptr()}{\_reg\_ptr()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
volatile bus\+\_\+type\+\_\+t $\ast$ \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::\+\_\+reg\+\_\+ptr (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{offs }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}

\mbox{\Hypertarget{classudmaio_1_1_uio_if_af98e8c2719202c10ab29d9eddfa37bb8}\label{classudmaio_1_1_uio_if_af98e8c2719202c10ab29d9eddfa37bb8}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!\_wr@{\_wr}}
\index{\_wr@{\_wr}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{\_wr()}{\_wr()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
void \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::\+\_\+wr (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{offs,  }\item[{bus\+\_\+type\+\_\+t}]{data }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}

\mbox{\Hypertarget{classudmaio_1_1_uio_if_a92b5d432aee1faa8477d1f4c71c2bbc4}\label{classudmaio_1_1_uio_if_a92b5d432aee1faa8477d1f4c71c2bbc4}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!\_wr\_mem@{\_wr\_mem}}
\index{\_wr\_mem@{\_wr\_mem}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{\_wr\_mem()}{\_wr\_mem()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
void \mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}}$<$ bus\+\_\+type\+\_\+t $>$\+::\+\_\+wr\+\_\+mem (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{offs,  }\item[{const void $\ast$\+\_\+\+\_\+restrict\+\_\+\+\_\+}]{mem,  }\item[{size\+\_\+t}]{size }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [protected]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classudmaio_1_1_uio_if_base_a2101c4e2a099a030ca0a06b11f5915b7}{udmaio\+::\+Uio\+If\+Base}}.

\mbox{\Hypertarget{classudmaio_1_1_uio_if_a594dc74763500f1162c98d23fc66b589}\label{classudmaio_1_1_uio_if_a594dc74763500f1162c98d23fc66b589}} 
\index{udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}!UioIfBase@{UioIfBase}}
\index{UioIfBase@{UioIfBase}!udmaio::UioIf$<$ bus\_type\_t $>$@{udmaio::UioIf$<$ bus\_type\_t $>$}}
\doxysubsubsection{\texorpdfstring{UioIfBase()}{UioIfBase()}}
{\footnotesize\ttfamily template$<$typename bus\+\_\+type\+\_\+t $>$ \\
udmaio\+::\+Uio\+If\+Base\+::\+Uio\+If\+Base (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}}}]{dev }\end{DoxyParamCaption})}



Construct the \mbox{\hyperlink{classudmaio_1_1_uio_if}{Uio\+If}} from a \mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}}. 


\begin{DoxyParams}{Parameters}
{\em dev} & \mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}} describing the connection information \\
\hline
\end{DoxyParams}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_uio_if_8hpp}{Uio\+If.\+hpp}}\end{DoxyCompactItemize}
