# Day 3 - Combinational and Sequential Optimization

This document outlines my Day 3 experience in the RISC-V SoC Tapeout project. I explored optimization techniques in digital design. I focused on how combinational and sequential logic can be improved to reduce area, delay, and power consumption while keeping the functionality correct.

---

## Subdivisions

Click on each topic to view detailed notes:

1. [Introduction to Optimization](./Intro_to_Optimization/README.md)  
2. [Combinational Logic Optimization](./Combinational_Logic_Optimization/README.md)  
3. [Sequential Logic Optimization](./Sequential_Logic_Optimization/README.md)  
4. [Sequential Optimization for Unused Outputs](./Sequential_Optimization_for_Unused_Outputs/README.md)  

---

## What I Learned

- The importance of optimization in digital design for efficiency and performance.  
- How combinational circuits can be simplified using Boolean algebra and logic reduction techniques.  
- Different methods to optimize sequential circuits while ensuring state machine correctness.  
- How to handle unused outputs efficiently to avoid unnecessary hardware.  

---

## Key Takeaways

- Optimization helps achieve low power, low area, and high-speed designs.  
- Combinational optimization focuses on reducing redundant logic.  
- Sequential optimization improves FSMs, flip-flop usage, and register design.  
- Eliminating unused outputs prevents waste of silicon area in hardware design.  

---
