/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  reg [7:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[45] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_2z = !(in_data[120] ? celloutsig_1_0z[0] : celloutsig_1_1z);
  assign celloutsig_1_13z = !(celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_0z[0]);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_1z);
  assign celloutsig_1_9z = celloutsig_1_1z | celloutsig_1_6z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 14'h0000;
    else _00_ <= { in_data[49:37], celloutsig_0_3z };
  assign celloutsig_0_0z = ! in_data[49:33];
  assign celloutsig_1_4z = ! { celloutsig_1_0z[7:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = ! { celloutsig_1_0z[6:3], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[143:136] < in_data[144:137];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[54:50] % { 1'h1, in_data[25:24], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~ in_data[154:146];
  assign celloutsig_1_19z = { celloutsig_1_14z[8:7], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z } | celloutsig_1_14z[4:0];
  assign celloutsig_0_8z = & { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = & in_data[129:122];
  assign celloutsig_0_3z = ~^ { in_data[75:47], celloutsig_0_1z };
  assign celloutsig_0_7z = _00_[13:8] << { _00_[5:1], celloutsig_0_3z };
  assign celloutsig_1_14z = { in_data[169:160], celloutsig_1_3z, celloutsig_1_2z } << { in_data[110:101], celloutsig_1_9z, celloutsig_1_13z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_18z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_18z = { celloutsig_1_8z[8:2], celloutsig_1_5z };
  assign { out_data[135:128], out_data[100:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
