strict digraph "" {
	node [label="\N"];
	"1718:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee036dd0>",
		fillcolor=springgreen,
		label="1718:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1721:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036e10>",
		fillcolor=firebrick,
		label="1721:NS
SetRxCIrq <= SetRxCIrq_sync2 & ~SetRxCIrq_sync3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1718:IF" -> "1721:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1718];
	"1719:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0420d0>",
		fillcolor=firebrick,
		label="1719:NS
SetRxCIrq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0420d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1718:IF" -> "1719:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1718];
	"Leaf_1716:AL"	 [def_var="['SetRxCIrq']",
		label="Leaf_1716:AL"];
	"1721:NS" -> "Leaf_1716:AL"	 [cond="[]",
		lineno=None];
	"1719:NS" -> "Leaf_1716:AL"	 [cond="[]",
		lineno=None];
	"1717:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee042250>",
		fillcolor=turquoise,
		label="1717:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1717:BL" -> "1718:IF"	 [cond="[]",
		lineno=None];
	"1716:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee0422d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1716:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_sync2', 'SetRxCIrq_sync3']"];
	"1716:AL" -> "1717:BL"	 [cond="[]",
		lineno=None];
}
