// Seed: 3970545865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_4;
  assign id_4[-1'b0] = 1;
  localparam id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_9 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire _id_9;
  output wire id_8;
  output tri1 id_7;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_13,
      id_16,
      id_14
  );
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_12 = id_18;
  wire id_20;
  assign id_13[id_9 : id_9] = -1;
  assign id_7 = -1;
endmodule
