{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "e86e5b12",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from onnx import TensorProto, helper\n",
    "\n",
    "from finn.custom_op.registry import getCustomOp\n",
    "import finn.core.onnx_exec as oxe\n",
    "import finn.custom_op.general.xnorpopcount as xp\n",
    "from finn.analysis.fpgadataflow.hls_synth_res_estimation import hls_synth_res_estimation\n",
    "from finn.core.datatype import DataType\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.custom_op.general.multithreshold import multithreshold\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "from finn.transformation.general import GiveUniqueNodeNames\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.util.basic import calculate_signed_dot_prod_range, gen_finn_dt_tensor\n",
    "from finn.analysis.fpgadataflow.exp_cycles_per_layer import exp_cycles_per_layer\n",
    "\n",
    "\n",
    "def make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T=None, tdt=None):\n",
    "    mw = W.shape[0]\n",
    "    mh = W.shape[1]\n",
    "    assert mh % pe == 0\n",
    "    assert mw % simd == 0\n",
    "\n",
    "    # there are two ways to implement bipolar weights and inputs for\n",
    "    # StreamingFC:\n",
    "    # - specify their datatypes as such\n",
    "    # - specify their datatypes as BINARY as use binaryXnorMode\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # we'll internally convert weights/inputs to binary and specify the\n",
    "        # datatypes as such, and also set the binaryXnorMode attribute to 1\n",
    "        export_wdt = DataType.BINARY\n",
    "        export_idt = DataType.BINARY\n",
    "        binary_xnor_mode = 1\n",
    "    else:\n",
    "        export_wdt = wdt\n",
    "        export_idt = idt\n",
    "        binary_xnor_mode = 0\n",
    "\n",
    "    inp = helper.make_tensor_value_info(\"inp\", TensorProto.FLOAT, [1, mw])\n",
    "    outp = helper.make_tensor_value_info(\"outp\", TensorProto.FLOAT, [1, mh])\n",
    "    if T is not None:\n",
    "        no_act = 0\n",
    "        node_inp_list = [\"inp\", \"weights\", \"thresh\"]\n",
    "        if odt == DataType.BIPOLAR:\n",
    "            actval = 0\n",
    "        else:\n",
    "            actval = odt.min()\n",
    "    else:\n",
    "        # no thresholds\n",
    "        node_inp_list = [\"inp\", \"weights\"]\n",
    "        actval = 0\n",
    "        no_act = 1\n",
    "    FCLayer_node = helper.make_node(\n",
    "        \"StreamingFCLayer_Batch\",\n",
    "        node_inp_list,\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.fpgadataflow\",\n",
    "        backend=\"fpgadataflow\",\n",
    "        MW=mw,\n",
    "        MH=mh,\n",
    "        SIMD=simd,\n",
    "        PE=pe,\n",
    "        inputDataType=export_idt.name,\n",
    "        weightDataType=export_wdt.name,\n",
    "        outputDataType=odt.name,\n",
    "        ActVal=actval,\n",
    "        binaryXnorMode=binary_xnor_mode,\n",
    "        noActivation=no_act,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[FCLayer_node], name=\"fclayer_graph\", inputs=[inp], outputs=[outp]\n",
    "    )\n",
    "\n",
    "    model = helper.make_model(graph, producer_name=\"fclayer-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "    model.set_tensor_datatype(\"weights\", wdt)\n",
    "    if binary_xnor_mode:\n",
    "        # convert bipolar to binary\n",
    "        model.set_initializer(\"weights\", (W + 1) / 2)\n",
    "    else:\n",
    "        model.set_initializer(\"weights\", W)\n",
    "    if T is not None:\n",
    "        model.set_tensor_datatype(\"thresh\", tdt)\n",
    "        model.set_initializer(\"thresh\", T)\n",
    "    return model\n",
    "\n",
    "\n",
    "def prepare_inputs(input_tensor, idt, wdt):\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert bipolar to binary\n",
    "        return {\"inp\": (input_tensor + 1) / 2}\n",
    "    else:\n",
    "        return {\"inp\": input_tensor}\n",
    "\n",
    "\n",
    "def test_fpgadataflow_fclayer_cppsim(mem_mode, idt, wdt, act, nf, sf, mw, mh):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "    model = model.transform(SetExecMode(\"cppsim\"))\n",
    "    model = model.transform(PrepareCppSim())\n",
    "    model = model.transform(CompileCppSim())\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # execute model\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "\n",
    "    y_produced = y_produced.reshape(y_expected.shape)\n",
    "\n",
    "    assert (y_produced == y_expected).all(), \"cppsim failed\"\n",
    "\n",
    "\n",
    "def test_fpgadataflow_fclayer_rtlsim(mem_mode, idt, wdt, act, nf, sf, mw, mh):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # TODO split up into several dependent tests -- need to check how this\n",
    "    # works for parametrized tests...\n",
    "    model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    model = model.transform(PrepareRTLSim())\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    assert (y_produced.reshape(y_expected.shape) == y_expected).all(), \"rtlsim failed\"\n",
    "\n",
    "    hls_synt_res_est = model.analysis(hls_synth_res_estimation)\n",
    "    assert \"StreamingFCLayer_Batch_0\" in hls_synt_res_est\n",
    "\n",
    "    node = model.get_nodes_by_op_type(\"StreamingFCLayer_Batch\")[0]\n",
    "    inst = getCustomOp(node)\n",
    "    cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "    exp_cycles_dict = model.analysis(exp_cycles_per_layer)\n",
    "    exp_cycles = exp_cycles_dict[node.name]\n",
    "    assert np.isclose(exp_cycles, cycles_rtlsim, atol=15)\n",
    "    assert exp_cycles != 0\n",
    "\n",
    "\n",
    "def test_fpgadataflow_fclayer_large_depth_decoupled_mode_rtlsim(\n",
    "    mem_mode, idt, wdt, act, nf, sf, mw, mh\n",
    "):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # TODO split up into several dependent tests -- need to check how this\n",
    "    # works for parametrized tests...\n",
    "    model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    model = model.transform(PrepareRTLSim())\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    assert (y_produced.reshape(y_expected.shape) == y_expected).all(), \"rtlsim failed\"\n",
    "\n",
    "    hls_synt_res_est = model.analysis(hls_synth_res_estimation)\n",
    "    assert \"StreamingFCLayer_Batch_0\" in hls_synt_res_est\n",
    "\n",
    "    node = model.get_nodes_by_op_type(\"StreamingFCLayer_Batch\")[0]\n",
    "    inst = getCustomOp(node)\n",
    "    cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "    exp_cycles_dict = model.analysis(exp_cycles_per_layer)\n",
    "    exp_cycles = exp_cycles_dict[node.name]\n",
    "    assert np.isclose(exp_cycles, cycles_rtlsim, atol=15)\n",
    "    assert exp_cycles != 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "d1fa8bb1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# mem_mode: const or decoupled\n",
    "#@pytest.mark.parametrize(\"mem_mode\", [\"const\", \"decoupled\", \"external\"])\n",
    "mem_mode = 'decoupled'\n",
    "# activation: None or DataType\n",
    "#@pytest.mark.parametrize(\"act\", [None, DataType.BIPOLAR, DataType.INT4])\n",
    "act = DataType.UINT8\n",
    "# weight datatype\n",
    "#@pytest.mark.parametrize(\"wdt\", [DataType.BIPOLAR, DataType.INT4])\n",
    "wdt = DataType.INT8\n",
    "# input datatype\n",
    "#@pytest.mark.parametrize(\"idt\", [DataType.BIPOLAR, DataType.INT4])\n",
    "idt = DataType.INT8\n",
    "# neuron folding, -1 is maximum possible\n",
    "#@pytest.mark.parametrize(\"nf\", [-1, 2, 1])\n",
    "nf = 32\n",
    "# synapse folding, -1 is maximum possible\n",
    "#@pytest.mark.parametrize(\"sf\", [-1, 2, 1])\n",
    "sf = 64\n",
    "# HLS matrix width (input features)\n",
    "#@pytest.mark.parametrize(\"mw\", [16])\n",
    "mw = 64\n",
    "# HLS matrix height (output features)\n",
    "#@pytest.mark.parametrize(\"mh\", [16])\n",
    "mh = 256\n",
    "test_fpgadataflow_fclayer_cppsim(mem_mode, idt, wdt, act, nf, sf, mw, mh)\n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "0564ee0e",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22252: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22253: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22254: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22255: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22256: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22257: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22258: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22259: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22260: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22261: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:22262: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:67606: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:71739: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75839: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75841: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75843: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75845: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75847: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75849: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75851: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75853: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_32077_p1' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75877: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75879: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75881: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75883: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75885: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75887: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75889: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75893: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75897: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75899: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75901: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75903: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75905: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75907: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75909: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75911: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75913: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75915: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75917: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75919: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75921: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75923: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75925: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75927: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75929: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75931: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75933: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75935: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75937: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75941: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75943: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75945: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75947: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75949: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75951: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75953: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75955: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75957: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75959: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75961: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75963: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75965: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75967: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75969: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75971: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75973: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75975: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75977: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75979: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75981: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75983: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75985: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75987: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75989: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75991: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75993: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75995: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75997: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:75999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76001: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76003: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76005: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76007: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76009: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76011: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76013: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76015: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76017: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76019: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76021: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76023: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76025: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76027: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76029: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76031: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76033: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76035: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76037: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76039: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76041: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76043: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76045: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76047: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76049: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76051: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76053: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76055: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76057: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76059: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76061: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76063: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76065: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76067: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76069: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76071: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76073: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76075: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76077: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76079: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76081: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76083: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76085: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76087: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76089: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76091: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76093: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76095: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76097: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76099: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76101: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76103: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76107: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76109: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76111: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76113: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76115: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76117: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76119: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76121: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76123: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76125: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76129: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76131: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76133: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76135: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76137: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76139: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76141: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76143: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76145: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76147: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76149: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76151: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76153: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76155: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76157: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76159: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76161: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76163: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76165: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76167: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76169: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76171: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76173: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76175: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76177: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76179: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76181: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76183: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76185: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76187: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76189: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76191: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76193: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76195: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76197: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76199: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76201: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76203: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76205: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76207: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76209: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76211: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76213: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76215: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76217: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76219: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76221: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76223: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76225: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76227: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76229: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76231: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76233: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76235: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76237: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76239: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76241: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76243: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76245: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76247: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76249: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76251: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76253: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76255: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76257: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76259: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76261: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76263: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76267: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76269: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76271: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76273: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76275: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76277: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76281: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76285: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76289: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76291: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76293: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76295: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76299: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76303: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76307: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76311: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76313: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76315: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76317: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76319: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76321: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76323: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76325: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76327: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76329: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76331: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76333: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76335: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76339: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76341: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76343: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76345: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76347: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76349: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76351: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76353: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76355: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76357: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76359: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76361: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76363: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76365: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76367: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76369: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76371: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76373: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76375: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76377: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76379: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76381: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76383: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76385: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76387: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76389: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76391: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76393: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76395: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76397: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76399: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76401: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76403: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76405: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76407: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76409: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76411: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76413: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76415: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76417: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76419: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76421: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76423: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76425: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76427: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76429: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76431: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76433: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76435: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76437: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76439: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76441: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76445: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76447: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76449: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76451: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76453: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76455: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76457: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76459: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76463: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76465: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76467: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76469: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76471: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76473: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76475: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76477: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76479: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76481: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76483: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76485: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76489: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76491: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76493: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76495: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76497: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76499: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76501: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76503: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76505: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76507: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76509: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76511: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76515: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76517: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76519: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76521: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76525: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76529: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76531: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76533: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76535: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76537: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76539: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76541: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76543: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76545: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76547: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76549: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76551: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76553: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76555: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76557: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76559: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76561: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76563: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76565: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76567: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76569: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76571: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76573: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76575: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76577: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76579: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76581: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76583: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76585: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76587: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76589: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76591: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76593: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76595: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76597: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76599: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76601: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76603: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76605: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76607: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76609: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76611: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76613: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76615: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76617: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76619: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76621: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76623: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76625: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76627: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76629: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76631: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76633: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76635: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76637: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76639: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76641: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76643: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76645: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76647: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76649: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76651: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76653: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76655: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76657: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76659: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76661: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76663: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76665: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76667: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76669: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76671: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76673: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76675: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76677: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76681: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76683: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76685: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76687: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76689: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76691: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76693: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76695: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76697: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76699: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76701: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76703: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76705: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76707: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76709: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76711: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76713: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76715: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76717: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76719: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76721: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76723: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76725: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76727: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76729: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76731: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76733: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76735: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76737: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76739: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76741: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76743: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76745: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76747: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76749: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76751: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76753: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76755: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76757: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76759: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76761: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76763: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76765: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76767: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76769: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76771: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76773: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76775: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76777: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76779: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76781: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76783: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76785: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76787: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76789: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76791: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76793: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76795: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76797: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76799: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76801: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76803: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76805: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76807: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76809: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76811: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76813: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76815: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76817: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76819: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76821: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76823: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76825: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76827: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76829: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76831: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76833: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76835: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76837: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76839: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76841: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76843: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76845: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76847: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76849: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76851: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76853: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76855: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76857: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76859: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76861: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76863: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76865: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76869: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76871: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76873: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76875: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76877: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76879: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76881: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76883: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76885: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76887: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76889: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76893: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76897: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76899: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76901: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76903: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76905: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76907: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76909: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76911: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76913: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76915: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76917: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76919: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76921: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76923: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76925: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76927: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76929: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76931: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76933: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76935: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76937: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76941: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76943: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76945: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76947: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76949: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76951: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76953: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76955: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76957: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76959: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76961: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76963: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76965: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76967: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76969: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76971: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76973: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76975: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76977: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76979: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76981: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76983: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76985: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76987: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76989: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76991: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76993: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76995: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76997: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:76999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77001: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77003: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77005: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77007: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77009: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77011: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77013: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77015: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77017: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77019: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77021: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77023: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77025: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77027: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77029: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77031: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77033: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77035: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77037: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77039: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77041: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77043: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77045: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77047: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77049: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77051: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77053: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77055: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77057: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77059: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77061: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77063: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77065: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77067: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77069: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77071: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77073: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77075: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77077: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77079: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77081: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77083: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77085: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77087: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77089: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77091: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77093: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77095: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77097: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77099: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77101: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77103: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77107: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77109: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77111: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77113: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77115: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77117: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77119: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77121: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77123: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77125: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77129: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77131: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77133: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77135: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77137: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77139: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77141: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77143: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77145: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77147: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77149: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77151: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77153: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77155: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77157: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77159: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77161: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77163: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77165: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77167: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77169: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77171: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77173: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77175: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77177: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77179: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77181: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77183: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77185: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77187: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77189: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77191: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77193: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77195: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77197: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77199: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77201: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77203: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77205: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77207: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77209: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77211: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77213: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77215: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77217: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77219: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77221: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77223: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77225: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77227: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77229: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77231: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77233: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77235: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77237: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77239: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77241: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77243: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77245: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77247: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77249: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77251: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77253: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77255: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77257: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77259: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77261: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77263: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77267: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77269: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77271: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77273: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77275: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77277: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77281: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77285: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77289: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77291: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77293: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77295: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77299: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77303: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77307: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77311: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77313: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77315: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77317: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77319: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77321: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77323: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77325: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77327: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77329: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77331: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77333: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77335: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77339: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77341: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77343: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77345: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77347: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77349: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77351: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77353: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77355: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77357: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77359: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77361: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77363: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77365: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77367: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77369: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77371: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77373: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77375: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77377: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77379: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77381: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77383: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77385: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77387: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77389: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77391: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77393: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77395: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77397: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77399: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77401: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77403: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77405: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77407: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77409: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77411: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77413: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77415: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77417: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77419: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77421: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77423: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77425: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77427: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77429: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77431: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77433: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77435: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77437: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77439: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77441: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77445: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77447: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77449: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77451: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77453: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77455: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77457: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77459: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77463: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77465: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77467: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77469: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77471: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77473: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77475: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77477: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77479: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77481: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77483: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77485: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77489: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77491: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77493: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77495: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77497: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77499: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77501: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77503: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77505: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77507: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77509: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77511: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77515: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77517: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77519: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77521: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77525: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77529: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77531: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77533: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77535: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77537: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77539: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77541: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77543: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77545: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77547: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77549: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77551: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77553: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77555: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77557: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77559: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77561: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77563: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77565: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77567: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77569: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77571: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77573: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77575: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77577: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77579: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77581: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77583: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77585: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77587: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77589: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77591: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77593: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77595: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77597: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77599: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77601: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77603: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77605: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77607: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77609: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77611: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77613: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77615: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77617: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77619: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77621: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77623: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77625: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77627: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77629: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77631: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77633: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77635: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77637: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77639: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77641: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77643: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77645: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77647: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77649: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77651: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77653: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77655: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77657: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77659: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77661: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77663: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77665: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77667: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77669: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77671: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77673: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77675: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77677: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77681: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77683: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77685: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77687: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77689: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77691: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77693: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77695: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77697: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77699: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77701: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77703: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77705: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77707: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77709: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77711: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77713: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77715: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77717: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77719: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77721: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77723: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77725: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77727: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77729: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77731: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77733: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77735: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77737: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77739: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77741: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77743: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77745: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77747: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77749: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77751: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77753: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77755: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77757: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77759: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77761: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77763: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77765: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77767: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77769: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77771: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77773: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77775: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77777: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77779: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77781: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77783: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77785: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77787: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77789: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77791: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77793: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77795: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77797: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77799: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77801: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77803: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77805: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77807: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77809: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77811: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77813: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77815: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77817: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77819: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77821: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77823: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77825: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77827: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77829: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77831: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77833: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77835: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77837: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77839: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77841: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77843: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77845: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77847: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77849: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77851: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77853: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77855: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77857: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77859: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77861: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77863: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77865: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77869: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77871: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77873: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77875: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77877: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77879: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77881: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77883: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77885: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77887: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77889: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77893: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77897: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77899: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77901: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77903: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77905: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77907: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77909: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77911: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77913: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77915: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77917: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77919: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77921: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77923: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77925: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77927: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77929: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77931: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77933: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77935: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77937: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77941: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77943: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77945: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77947: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77949: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77951: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77953: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77955: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77957: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77959: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77961: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77963: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77965: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77967: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77969: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77971: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77973: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77975: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77977: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77979: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77981: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77983: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77985: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77987: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77989: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77991: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77993: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77995: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77997: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:77999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78001: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78003: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78005: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78007: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78009: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78011: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78013: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78015: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78017: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78019: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78021: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78023: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78025: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78027: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78029: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78031: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78033: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78035: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78037: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78039: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78041: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78043: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78045: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78047: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78049: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78051: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78053: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78055: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78057: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78059: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78061: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78063: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78065: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78067: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78069: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78071: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78073: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78075: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78077: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78079: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78081: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78083: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78085: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78087: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78089: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78091: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78093: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78095: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78097: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78099: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78101: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78103: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78107: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78109: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78111: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78113: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78115: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78117: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78119: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78121: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78123: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78125: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78129: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78131: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78133: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78135: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78137: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78139: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78141: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78143: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78145: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78147: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78149: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78151: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78153: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78155: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78157: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78159: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78161: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78163: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78165: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78167: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78169: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78171: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78173: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78175: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78177: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78179: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78181: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78183: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78185: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78187: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78189: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78191: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78193: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78195: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78197: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78199: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78201: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78203: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78205: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78207: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78209: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78211: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78213: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78215: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78217: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78219: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78221: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78223: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78225: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78227: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78229: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78231: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78233: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78235: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78237: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78239: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78241: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78243: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78245: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78247: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78249: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78251: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78253: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78255: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78257: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78259: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78261: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78263: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78267: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78269: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78271: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78273: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78275: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78277: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78281: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78285: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78289: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78291: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78293: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78295: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78299: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78303: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78307: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78311: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78313: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78315: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78317: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78319: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78321: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78323: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78325: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78327: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78329: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78331: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78333: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78335: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78339: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78341: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78343: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78345: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78347: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78349: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78351: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78353: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78355: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78357: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78359: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78361: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78363: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78365: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78367: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78369: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78371: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78373: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78375: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78377: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78379: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78381: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78383: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78385: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78387: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78389: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78391: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78393: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78395: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78397: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78399: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78401: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78403: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78405: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78407: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78409: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78411: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78413: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78415: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78417: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78419: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78421: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78423: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78425: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78427: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78429: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78431: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78433: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78435: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78437: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78439: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78441: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78445: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78447: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78449: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78451: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78453: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78455: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78457: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78459: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78463: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78465: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78467: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78469: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78471: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78473: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78475: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78477: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78479: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78481: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78483: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78485: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78487: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78489: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78491: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78493: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78495: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78497: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78499: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78501: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78503: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78505: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78507: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78509: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78511: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78513: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78515: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78517: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78519: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78521: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78525: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78529: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 21 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78531: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78533: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_89117' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78535: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_reg_89122' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78537: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_reg_89127' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78539: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_reg_89132' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78541: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_89137' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78543: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_reg_89142' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78545: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_reg_89147' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78547: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_reg_89112' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78551: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78553: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78557: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78559: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78563: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78567: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78569: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78573: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78575: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78577: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78579: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78581: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78583: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78585: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78587: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78591: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78593: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78595: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78597: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78599: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78601: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78603: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78607: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78611: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78617: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78619: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78621: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78623: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78625: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78627: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78629: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78633: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78635: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78639: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78641: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78643: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78645: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78647: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78649: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78651: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78655: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78657: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78659: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78661: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78663: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78665: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78671: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78673: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78675: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78677: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78679: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78681: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78687: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78689: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78691: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78693: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78695: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78697: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78703: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78705: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78707: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78709: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78711: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78713: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78715: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78717: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78719: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78723: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78725: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78727: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78729: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78731: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78733: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78737: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78739: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78741: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78743: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78745: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78747: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78751: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78753: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78755: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78757: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78759: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78761: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78763: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78767: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78769: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78771: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78773: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78775: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78777: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78779: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78781: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78783: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78785: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78787: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78789: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78791: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78793: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78795: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78797: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78799: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78801: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78803: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78805: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78807: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78809: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78811: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78813: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78817: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78819: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78821: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78823: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78825: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78827: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78829: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78831: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78833: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78835: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78837: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78839: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78841: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78843: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78845: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78847: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78849: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78851: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78853: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78855: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78857: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78859: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78863: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78865: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78867: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78869: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78871: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78873: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78875: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78877: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78879: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78881: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78885: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78887: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78889: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78891: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78893: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78897: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78901: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78903: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78905: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78907: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78909: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78911: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78913: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78915: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78917: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78919: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78921: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78923: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78925: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78927: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78929: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78931: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78933: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78935: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78937: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78939: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78941: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78943: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78945: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78947: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78949: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78951: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78953: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78955: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78957: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78959: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78961: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78963: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78967: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78969: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78971: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78973: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78975: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78977: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78981: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78983: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78985: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78987: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78989: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78991: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78993: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78995: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78997: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:78999: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79001: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79003: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79005: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79009: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79011: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79013: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79015: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79017: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79019: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79021: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79023: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79025: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79027: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79029: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79033: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79035: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79037: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79039: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79041: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79043: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79045: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79047: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79049: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79051: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79053: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79055: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79057: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79061: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79063: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79065: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79067: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79069: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79071: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79073: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79075: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79077: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79079: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79081: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79083: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79085: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79087: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79089: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79091: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79093: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79095: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79097: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79099: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79101: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79103: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79105: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79107: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79111: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79113: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79115: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79117: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79119: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79121: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79123: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79127: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79129: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79131: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79133: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79135: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79139: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79141: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79143: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79145: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79147: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79149: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79151: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79155: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79157: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79159: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79161: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79165: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79167: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79169: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79171: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79175: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79179: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79181: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79183: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79185: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79189: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79191: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79193: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79195: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79197: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79203: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79205: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79207: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79209: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79211: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79213: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79215: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79221: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79223: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79225: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79227: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79229: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79231: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79237: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79239: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79241: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79243: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79245: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79247: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79251: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79253: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79255: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79259: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79261: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79265: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79269: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79273: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79275: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79281: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79285: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79287: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79289: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79293: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79295: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79297: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79299: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79301: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79305: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79307: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79313: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79315: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79317: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79321: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79323: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79331: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79333: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79335: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79337: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79339: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79353: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79355: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79357: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79363: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79367: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79369: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79371: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79373: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79375: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79377: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79379: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79381: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79383: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79385: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79387: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79391: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79393: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79397: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79399: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79401: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79407: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79413: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79415: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79421: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79423: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79425: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79429: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79431: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79439: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79447: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79455: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79457: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79461: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79463: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79465: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79467: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79469: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79471: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79473: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79475: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79479: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79481: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79485: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79493: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79495: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79497: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79499: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79501: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79503: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79505: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79507: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79509: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79511: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79513: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79515: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79517: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79519: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79521: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79523: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79525: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79527: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79529: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79531: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79533: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79535: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79537: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79539: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79543: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79545: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79547: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79549: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79551: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79553: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79557: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79559: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79563: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79567: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79569: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79573: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79575: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79577: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79579: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79581: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79583: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79585: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79587: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79591: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79593: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79595: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79597: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79599: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79601: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79603: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79607: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79611: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79617: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79619: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79621: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79623: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79625: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79627: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79629: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79633: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79635: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79639: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79641: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79643: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79645: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79647: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79649: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79651: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79655: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79657: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79659: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79661: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79663: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79665: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79671: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79673: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79675: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79677: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79679: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79681: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79687: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79689: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79691: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79693: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79695: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79697: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79703: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79705: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79707: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79709: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79711: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79713: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79715: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79717: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79719: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79723: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79725: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79727: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79729: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79731: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79733: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79737: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79739: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79741: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79743: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79745: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79747: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79751: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79753: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79755: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79757: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79759: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79761: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79763: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79767: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79769: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79771: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79773: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79775: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79777: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79779: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79781: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79783: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79785: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79787: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79789: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79791: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79793: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79795: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79797: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79799: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79801: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79803: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79805: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79807: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79809: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79811: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79813: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79817: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79819: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79821: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79823: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79825: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79827: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79829: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79831: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79833: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79835: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79837: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79839: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79841: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79843: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79845: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79847: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79849: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79851: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79853: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79855: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79857: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79859: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79863: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79865: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79867: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79869: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79871: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79873: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79875: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79877: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79879: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79881: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79885: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79887: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79889: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79891: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79893: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79897: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79901: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79903: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79905: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79907: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79909: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79911: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79913: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79915: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79917: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79919: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79921: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79923: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79925: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79927: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79929: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79931: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79933: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79935: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79937: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79939: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79941: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79943: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79945: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79947: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79949: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79951: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79953: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79955: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79957: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79959: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79961: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79963: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79967: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79969: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79971: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79973: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79975: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79977: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79981: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79983: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79985: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79987: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79989: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79991: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79993: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79995: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79997: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:79999: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80001: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80003: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80005: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80009: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80011: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80013: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80015: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80017: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80019: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80021: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80023: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80025: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80027: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80029: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80033: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80035: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80037: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80039: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80041: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80043: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80045: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80047: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80049: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80051: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80053: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80055: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80057: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80061: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80063: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80065: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80067: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80069: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80071: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80073: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80075: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80077: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80079: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80081: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80083: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80085: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80087: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80089: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80091: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80093: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80095: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80097: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80099: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80101: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80103: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80105: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80107: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80111: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80113: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80115: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80117: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80119: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80121: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80123: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80127: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80129: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80131: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80133: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80135: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80139: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80141: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80143: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80145: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80147: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80149: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80151: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80155: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80157: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80159: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80161: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80165: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80167: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80169: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80171: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80175: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80179: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80181: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80183: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80185: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80189: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80191: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80193: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80195: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80197: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80203: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80205: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80207: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80209: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80211: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80213: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80215: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80221: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80223: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80225: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80227: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80229: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80231: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80237: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80239: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80241: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80243: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80245: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80247: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80251: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80253: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80255: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80259: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80261: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80265: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80269: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80273: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80275: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80281: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80285: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80287: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80289: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80293: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80295: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80297: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80299: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80301: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80305: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80307: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80313: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80315: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80317: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80321: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80323: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80331: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80333: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80335: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80337: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80339: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80353: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80355: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80357: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80363: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80367: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80369: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80371: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80373: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80375: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80377: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80379: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80381: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80383: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80385: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80387: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80391: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80393: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80397: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80399: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80401: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80407: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80413: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80415: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80421: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80423: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80425: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80429: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80431: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80439: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80447: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80455: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80457: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80461: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80463: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80465: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80467: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80469: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80471: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80473: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80475: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80479: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80481: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80485: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80493: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80495: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80497: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80499: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80501: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80503: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80505: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80507: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80509: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80511: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80513: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80515: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80517: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80519: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80521: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80523: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80525: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80527: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80529: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80531: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80533: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80535: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80537: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80539: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80543: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80545: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80547: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80549: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80551: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80553: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80557: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80559: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80563: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80567: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80569: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80573: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80575: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80577: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80579: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80581: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80583: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80585: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80587: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80591: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80593: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80595: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80597: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80599: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80601: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80603: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80607: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80611: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80617: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80619: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80621: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80623: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80625: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80627: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80629: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80633: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80635: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80639: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80641: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80643: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80645: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80647: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80649: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80651: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80655: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80657: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80659: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80661: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80663: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80665: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80671: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80673: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80675: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80677: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80679: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80681: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80687: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80689: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80691: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80693: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80695: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80697: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80703: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80705: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80707: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80709: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80711: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80713: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80715: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80717: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80719: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80723: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80725: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80727: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80729: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80731: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80733: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80737: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80739: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80741: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80743: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80745: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80747: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80751: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80753: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80755: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80757: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80759: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80761: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80763: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80767: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80769: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80771: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80773: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80775: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80777: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80779: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80781: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80783: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80785: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80787: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80789: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80791: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80793: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80795: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80797: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80799: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80801: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80803: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80805: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80807: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80809: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80811: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80813: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80817: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80819: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80821: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80823: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80825: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80827: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80829: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80831: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80833: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80835: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80837: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80839: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80841: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80843: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80845: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80847: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80849: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80851: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80853: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80855: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80857: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80859: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80863: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80865: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80867: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80869: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80871: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80873: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80875: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80877: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80879: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80881: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80885: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80887: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80889: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80891: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80893: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80897: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80901: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80903: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80905: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80907: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80909: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80911: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80913: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80915: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80917: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80919: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80921: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80923: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80925: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80927: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80929: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80931: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80933: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80935: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80937: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80939: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80941: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80943: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80945: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80947: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80949: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80951: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80953: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80955: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80957: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80959: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80961: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80963: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80967: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80969: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80971: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80973: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80975: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80977: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80981: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80983: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80985: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80987: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80989: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80991: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80993: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80995: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80997: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:80999: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81001: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81003: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81005: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81009: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81011: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81013: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81015: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81017: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81019: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81021: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81023: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81025: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81027: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81029: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81033: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81035: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81037: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81039: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81041: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81043: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81045: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81047: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81049: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81051: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81053: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81055: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81057: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81061: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81063: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81065: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81067: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81069: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81071: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81073: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81075: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81077: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81079: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81081: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81083: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81085: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81087: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81089: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81091: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81093: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81095: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81097: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81099: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81101: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81103: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81105: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81107: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81111: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81113: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81115: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81117: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81119: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81121: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81123: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81127: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81129: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81131: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81133: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81135: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81139: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81141: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81143: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81145: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81147: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81149: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81151: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81155: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81157: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81159: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81161: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81165: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81167: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81169: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81171: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81175: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81179: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81181: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81183: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81185: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81189: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81191: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81193: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81195: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81197: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81203: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81205: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81207: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81209: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81211: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81213: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81215: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81221: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81223: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81225: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81227: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81229: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81231: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81237: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81239: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81241: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81243: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81245: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81247: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81251: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81253: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81255: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81259: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81261: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81265: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81269: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81273: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81275: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81281: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81285: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81287: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81289: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81293: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81295: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81297: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81299: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81301: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81305: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81307: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81313: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81315: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81317: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81321: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81323: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81331: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81333: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81335: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81337: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81339: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81353: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81355: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81357: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81363: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81367: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81369: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81371: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81373: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81375: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81377: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81379: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81381: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81383: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81385: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81387: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81391: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81393: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81397: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81399: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81401: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81407: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81413: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81415: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81421: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81423: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81425: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81429: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81431: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81439: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81447: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81455: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81457: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81461: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81463: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81465: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81467: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81469: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81471: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81473: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81475: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81479: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81481: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81485: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81493: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81495: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81497: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81499: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81501: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81503: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81505: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81507: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81509: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81511: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81513: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81515: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81517: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81519: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81521: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81523: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81525: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81527: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81529: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81531: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81533: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81535: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81537: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81539: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81543: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81545: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81547: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81549: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81551: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81553: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81557: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81559: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81563: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81567: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81569: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81573: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81575: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81577: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81579: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81581: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81583: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81585: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81587: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81591: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81593: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81595: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81597: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81599: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81601: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81603: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81607: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81611: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81617: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81619: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81621: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81623: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81625: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81627: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81629: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81633: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81635: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81639: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81641: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81643: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81645: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81647: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81649: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81651: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81655: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81657: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81659: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81661: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81663: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81665: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81671: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81673: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81675: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81677: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81679: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81681: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81687: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81689: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81691: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81693: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81695: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81697: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81703: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81705: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81707: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81709: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81711: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81713: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81715: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81717: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81719: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81723: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81725: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81727: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81729: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81731: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81733: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81737: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81739: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81741: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81743: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81745: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81747: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81751: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81753: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81755: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81757: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81759: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81761: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81763: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81767: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81769: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81771: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81773: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81775: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81777: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81779: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81781: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81783: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81785: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81787: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81789: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81791: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81793: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81795: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81797: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81799: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81801: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81803: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81805: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81807: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81809: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81811: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81813: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81817: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81819: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81821: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81823: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81825: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81827: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81829: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81831: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81833: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81835: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81837: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81839: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81841: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81843: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81845: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81847: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81849: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81851: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81853: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81855: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81857: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81859: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81863: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81865: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81867: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81869: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81871: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81873: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81875: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81877: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81879: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81881: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81885: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81887: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81889: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81891: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81893: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81897: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81901: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81903: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81905: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81907: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81909: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81911: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81913: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81915: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81917: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81919: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81921: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81923: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81925: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81927: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81929: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81931: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81933: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81935: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81937: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81939: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81941: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81943: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81945: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81947: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81949: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81951: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81953: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81955: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81957: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81959: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81961: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81963: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81967: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81969: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81971: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81973: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81975: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81977: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81981: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81983: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81985: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81987: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81989: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81991: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81993: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81995: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81997: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:81999: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82001: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82003: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82005: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82009: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82011: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82013: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82015: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82017: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82019: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82021: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82023: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82025: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82027: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82029: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82033: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82035: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82037: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82039: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82041: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82043: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82045: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82047: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82049: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82051: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82053: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82055: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82057: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82061: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82063: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82065: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82067: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82069: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82071: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82073: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82075: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82077: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82079: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82081: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82083: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82085: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82087: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82089: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82091: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82093: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82095: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82097: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82099: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82101: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82103: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82105: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82107: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82111: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82113: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82115: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82117: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82119: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82121: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82123: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82127: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82129: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82131: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82133: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82135: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82139: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82141: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82143: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82145: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82147: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82149: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82151: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82155: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82157: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82159: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82161: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82165: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82167: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82169: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82171: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82175: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82179: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82181: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82183: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82185: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82189: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82191: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82193: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82195: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82197: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82203: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82205: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82207: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82209: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82211: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82213: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82215: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82221: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82223: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82225: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82227: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82229: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82231: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82237: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82239: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82241: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82243: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82245: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82247: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82251: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82253: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82255: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82259: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82261: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82263: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82265: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82269: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82273: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82275: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82279: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82281: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82285: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82287: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82289: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82293: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82295: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82297: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82299: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82301: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82305: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82307: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82313: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82315: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82317: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82321: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82323: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82331: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82333: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82335: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82337: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82339: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82343: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82353: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82355: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82357: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82363: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82367: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82369: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82371: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82373: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82375: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82377: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82379: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82381: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82383: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82385: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82387: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82391: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82393: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82397: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82399: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82401: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82407: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82413: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82415: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82421: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82423: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82425: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82427: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82429: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82431: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82439: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82445: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82447: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82451: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82455: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82457: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82461: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82463: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82465: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82467: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82469: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82471: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82473: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82475: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82479: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82481: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82485: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82493: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82495: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82497: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82499: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82501: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82503: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82505: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82507: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82509: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82511: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82513: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82515: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82517: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82519: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82521: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82523: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82525: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82527: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82529: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82531: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82533: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82535: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82537: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82539: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82543: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82545: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82547: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82549: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82551: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82553: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82557: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82559: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82563: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82567: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82569: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82573: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82575: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82577: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82579: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82581: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82583: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82585: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82587: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82591: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82593: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82595: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82597: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82599: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82601: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82603: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82607: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82611: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_32150_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82617: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82619: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82621: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82623: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82625: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82627: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:82629: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_reg_89152' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86715: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3483_reg_107553' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_721_fu_47933_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86719: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3485_reg_107558' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_722_fu_47951_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86723: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3487_reg_107563' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_723_fu_47969_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86727: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3489_reg_107568' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_724_fu_47987_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86731: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3491_reg_107573' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_725_fu_48005_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_99_fu_35223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86737: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3493_reg_107578' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_726_fu_48023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86741: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3495_reg_107583' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_727_fu_48041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86745: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3497_reg_107588' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_728_fu_48059_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86749: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3499_reg_107593' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_729_fu_48077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86753: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3501_reg_107598' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_730_fu_48095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_100_fu_35241_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86759: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3503_reg_107603' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_731_fu_48113_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86763: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3505_reg_107608' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_732_fu_48131_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86767: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3507_reg_107613' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_733_fu_48149_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86771: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3509_reg_107618' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_734_fu_48167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86775: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3511_reg_107623' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_735_fu_48185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_101_fu_35259_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86781: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3513_reg_107628' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_736_fu_48203_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86785: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3515_reg_107633' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_737_fu_48221_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86789: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3517_reg_107638' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_738_fu_48239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86793: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3519_reg_107643' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_739_fu_48257_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86797: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3521_reg_107648' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_740_fu_48275_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_102_fu_35277_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86803: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3523_reg_107653' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_741_fu_48293_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86807: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3525_reg_107658' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_742_fu_48311_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86811: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_743_fu_48333_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86815: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_744_fu_48355_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86819: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_745_fu_48377_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_103_fu_35295_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86825: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_746_fu_48399_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86829: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_747_fu_48421_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86833: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_748_fu_48443_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86837: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_749_fu_48465_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86841: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_750_fu_48487_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_104_fu_35313_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86847: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_751_fu_48509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86851: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_752_fu_48531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86855: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_753_fu_48553_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86859: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_754_fu_48575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86863: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_755_fu_48597_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_105_fu_35331_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86869: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_756_fu_48619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86873: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_757_fu_48641_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86877: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_758_fu_48663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86881: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_759_fu_48685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86885: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_760_fu_48707_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_106_fu_35349_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_761_fu_48729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_762_fu_48751_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86899: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_763_fu_48773_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86903: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_765_reg_107773' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_766_reg_107778' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_767_reg_107783' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_107_fu_35367_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_768_fu_49634_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_769_fu_49643_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_770_fu_49652_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_771_fu_49661_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_772_fu_49670_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_773_fu_49679_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_774_fu_49688_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_775_fu_49697_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_776_fu_49706_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_777_fu_49715_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_108_fu_35385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_33649_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_778_fu_49724_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_779_fu_49733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_780_fu_49750_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_781_fu_49768_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_782_fu_49786_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_783_fu_49804_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_784_fu_49822_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_785_fu_49840_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_786_fu_49858_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_787_fu_49876_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_109_fu_35403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_788_fu_49894_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_789_fu_49912_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_790_fu_49930_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_791_fu_49948_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_792_fu_49966_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_793_fu_49984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_794_fu_50002_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_795_fu_50020_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_796_fu_50038_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_797_fu_50056_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_110_fu_35421_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_798_fu_50074_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_799_fu_50092_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_800_fu_50110_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_801_fu_50128_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_802_fu_50146_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_803_fu_50164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_804_fu_50182_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_805_fu_50200_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_806_fu_50218_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:86999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_807_fu_50236_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_111_fu_35439_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_808_fu_50254_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_809_fu_50272_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_810_fu_50290_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_811_fu_50308_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_812_fu_50326_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_813_fu_50344_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_814_fu_50362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_815_fu_50380_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_816_fu_50398_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_817_fu_50416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_112_fu_35457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_818_fu_50434_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_819_fu_50452_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_820_fu_50470_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_821_fu_50488_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_822_fu_50506_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_823_fu_50524_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_824_fu_50542_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_825_fu_50560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_826_fu_50578_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_827_fu_50596_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_113_fu_35475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_828_fu_50614_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_829_fu_50632_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_830_fu_50650_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_831_fu_50668_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_832_fu_50686_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_833_fu_50704_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_834_fu_50722_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_835_fu_50740_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_836_fu_50758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_837_fu_50776_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_114_fu_35493_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_838_fu_50794_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_839_fu_50812_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_840_fu_50830_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_841_fu_50848_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_842_fu_50866_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_843_fu_50884_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_844_fu_50902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_845_fu_50920_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_846_fu_50938_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_847_fu_50956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_115_fu_35511_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_848_fu_50974_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_849_fu_50992_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_850_fu_51010_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_851_fu_51028_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_852_fu_51046_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_853_fu_51064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_854_fu_51082_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_855_fu_51100_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_856_fu_51118_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_857_fu_51136_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_116_fu_35529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_858_fu_51154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_859_fu_51172_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_860_fu_51190_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_861_fu_51208_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_862_fu_51226_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_863_fu_51244_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_864_fu_51262_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_865_fu_51280_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_866_fu_51298_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_867_fu_51316_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_117_fu_35547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_868_fu_51334_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_869_fu_51352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_870_fu_51370_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_871_fu_51388_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_872_fu_51406_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_873_fu_51424_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_874_fu_51442_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_875_fu_51460_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_876_fu_51478_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_877_fu_51496_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_118_fu_35565_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_33658_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_878_fu_51514_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_879_fu_51532_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_880_fu_51550_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_881_fu_51568_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_882_fu_51586_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_883_fu_51604_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_884_fu_51622_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_885_fu_51640_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_886_fu_51658_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_887_fu_51676_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_119_fu_35583_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_888_fu_51694_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_889_fu_51712_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_890_fu_51730_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_891_fu_51748_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_892_fu_51766_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_893_fu_51784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_894_fu_51802_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_895_fu_51820_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_896_fu_51838_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_897_fu_51856_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_120_fu_35601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_898_fu_51874_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_899_fu_51892_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_900_fu_51910_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_901_fu_51928_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_902_fu_51946_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87213: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3847_reg_108463' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_903_fu_51964_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87217: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3849_reg_108468' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_904_fu_51982_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87221: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3851_reg_108473' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_121_fu_35619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_905_fu_52000_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87227: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3853_reg_108478' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_906_fu_52018_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87231: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3855_reg_108483' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_907_fu_52036_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87235: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3857_reg_108488' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_908_fu_52054_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87239: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3859_reg_108493' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_909_fu_52072_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87243: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3861_reg_108498' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_122_fu_35637_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_910_fu_52090_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87249: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3863_reg_108503' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_911_fu_52108_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87253: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3865_reg_108508' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_912_fu_52126_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87257: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3867_reg_108513' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_913_fu_52144_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87261: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3869_reg_108518' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_914_fu_52162_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3871_reg_108523' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_123_fu_35655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_915_fu_52180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87271: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3873_reg_108528' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_916_fu_52198_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87275: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3875_reg_108533' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_917_fu_52216_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3877_reg_108538' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_918_fu_52234_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3879_reg_108543' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_919_fu_52252_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3881_reg_108548' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_124_fu_35673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_920_fu_52270_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87293: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3883_reg_108553' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_921_fu_52288_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3885_reg_108558' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_922_fu_52306_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3887_reg_108563' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_923_fu_52324_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3889_reg_108568' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_924_fu_52342_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3891_reg_108573' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_125_fu_35691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_925_fu_52360_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87315: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3893_reg_108578' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_926_fu_52378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87319: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3895_reg_108583' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_927_fu_52396_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87323: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3897_reg_108588' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_928_fu_52414_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87327: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3899_reg_108593' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_929_fu_52432_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87331: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3901_reg_108598' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_126_fu_35709_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_930_fu_52450_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3903_reg_108603' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_931_fu_52468_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87341: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3905_reg_108608' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_932_fu_52486_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87345: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3907_reg_108613' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_933_fu_52504_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87349: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3909_reg_108618' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_934_fu_52522_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87353: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3911_reg_108623' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_127_fu_35727_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_935_fu_52540_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87359: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3913_reg_108628' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_936_fu_52558_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87363: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3915_reg_108633' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_937_fu_52576_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87367: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3917_reg_108638' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_938_fu_52594_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87371: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3919_reg_108643' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_939_fu_52612_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87375: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3921_reg_108648' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_128_fu_35745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_33667_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_940_fu_52630_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87383: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3923_reg_108653' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_941_fu_52648_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87387: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3925_reg_108658' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_942_fu_52666_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87391: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3927_reg_108663' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_943_fu_52684_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87395: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3929_reg_108668' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_944_fu_52702_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87399: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3931_reg_108673' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_129_fu_35763_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_945_fu_52720_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87405: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3933_reg_108678' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_946_fu_52738_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87409: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3935_reg_108683' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_947_fu_52756_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87413: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3937_reg_108688' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_948_fu_52774_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87417: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3939_reg_108693' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_949_fu_52792_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87421: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3941_reg_108698' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_130_fu_35781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_950_fu_52810_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87427: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3943_reg_108703' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_951_fu_52828_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87431: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3945_reg_108708' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_952_fu_52846_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87435: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3947_reg_108713' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_953_fu_52864_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87439: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3949_reg_108718' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_954_fu_52882_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3951_reg_108723' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_131_fu_35799_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_955_fu_52900_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87449: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3953_reg_108728' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_956_fu_52918_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87453: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3955_reg_108733' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_957_fu_52936_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87457: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3957_reg_108738' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_958_fu_52954_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3959_reg_108743' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_959_fu_52972_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87465: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3961_reg_108748' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_132_fu_35817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_960_fu_52990_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87471: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3963_reg_108753' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_961_fu_53008_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87475: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3965_reg_108758' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_962_fu_53026_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87479: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3967_reg_108763' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_963_fu_53044_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87483: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3969_reg_108768' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_964_fu_53062_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3971_reg_108773' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_133_fu_35835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_965_fu_53080_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87493: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3973_reg_108778' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_966_fu_53098_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87497: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3975_reg_108783' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_967_fu_53116_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87501: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3977_reg_108788' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_968_fu_53134_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87505: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3979_reg_108793' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_969_fu_53152_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87509: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3981_reg_108798' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_134_fu_35853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_970_fu_53170_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87515: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3983_reg_108803' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_971_fu_53188_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87519: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3985_reg_108808' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_972_fu_53206_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3987_reg_108813' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_973_fu_53224_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3989_reg_108818' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_974_fu_53242_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87531: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3991_reg_108823' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_135_fu_35871_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_975_fu_53260_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87537: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3993_reg_108828' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_976_fu_53278_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87541: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3995_reg_108833' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_977_fu_53296_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87545: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3997_reg_108838' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_978_fu_53314_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87549: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3999_reg_108843' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_979_fu_53332_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87553: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4001_reg_108848' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_136_fu_35889_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_980_fu_53350_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87559: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4003_reg_108853' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_981_fu_53368_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87563: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4005_reg_108858' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_982_fu_53386_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87567: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4007_reg_108863' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_983_fu_53404_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87571: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4009_reg_108868' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_984_fu_53422_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87575: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4011_reg_108873' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_137_fu_35907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_985_fu_53440_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87581: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4013_reg_108878' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_986_fu_53458_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87585: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4015_reg_108883' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_987_fu_53476_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87589: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4017_reg_108888' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_988_fu_53494_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87593: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4019_reg_108893' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_989_fu_53512_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87597: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4021_reg_108898' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_138_fu_35925_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_33676_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_990_fu_53530_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87605: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4023_reg_108903' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_991_fu_53548_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87609: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4025_reg_108908' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_992_fu_53566_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87613: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4027_reg_108913' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_993_fu_53584_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87617: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4029_reg_108918' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_994_fu_53602_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87621: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4031_reg_108923' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_139_fu_35943_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_995_fu_53620_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87627: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4033_reg_108928' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_996_fu_53638_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87631: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4035_reg_108933' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_997_fu_53656_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87635: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4037_reg_108938' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_998_fu_53674_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87639: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_999_fu_53696_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87643: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_140_fu_35961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1000_fu_53718_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87649: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1001_fu_53740_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87653: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1002_fu_53762_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87657: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1003_fu_53784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87661: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1004_fu_53806_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87665: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_141_fu_35979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1005_fu_53828_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87671: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1006_fu_53850_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87675: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1007_fu_53872_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1008_fu_53894_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87683: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1009_fu_53916_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87687: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_142_fu_35997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1010_fu_53938_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87693: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1011_fu_53960_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87697: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1012_fu_53982_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87701: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1013_fu_54004_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87705: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1014_fu_54026_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87709: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_143_fu_36015_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1015_fu_54048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87715: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1016_fu_54070_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87719: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1017_fu_54092_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87723: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1018_fu_54114_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87727: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1020_reg_109048' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1021_reg_109053' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87733: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2329_reg_104668' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1022_reg_109058' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1023_fu_54975_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1024_fu_54984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1025_fu_54993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1026_fu_55002_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1027_fu_55011_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1028_fu_55020_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1029_fu_55029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1030_fu_55038_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1031_fu_55047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_144_fu_36033_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1032_fu_55056_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1033_fu_55065_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1034_fu_55074_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1035_fu_55091_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1036_fu_55109_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1037_fu_55127_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1038_fu_55145_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1039_fu_55163_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1040_fu_55181_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1041_fu_55199_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87777: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2331_reg_104673' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1042_fu_55217_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1043_fu_55235_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1044_fu_55253_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1045_fu_55271_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1046_fu_55289_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1047_fu_55307_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1048_fu_55325_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1049_fu_55343_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1050_fu_55361_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1051_fu_55379_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_145_fu_36051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1052_fu_55397_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1053_fu_55415_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1054_fu_55433_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1055_fu_55451_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1056_fu_55469_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1057_fu_55487_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1058_fu_55505_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1059_fu_55523_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1060_fu_55541_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1061_fu_55559_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87821: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2333_reg_104678' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_33685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1062_fu_55577_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1063_fu_55595_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1064_fu_55613_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1065_fu_55631_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1066_fu_55649_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1067_fu_55667_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1068_fu_55685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1069_fu_55703_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1070_fu_55721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1071_fu_55739_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_146_fu_36069_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1072_fu_55757_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1073_fu_55775_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1074_fu_55793_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1075_fu_55811_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1076_fu_55829_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1077_fu_55847_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1078_fu_55865_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1079_fu_55883_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1080_fu_55901_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1081_fu_55919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2335_reg_104683' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1082_fu_55937_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1083_fu_55955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1084_fu_55973_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1085_fu_55991_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1086_fu_56009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1087_fu_56027_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1088_fu_56045_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1089_fu_56063_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1090_fu_56081_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1091_fu_56099_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_147_fu_36087_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1092_fu_56117_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1093_fu_56135_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1094_fu_56153_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1095_fu_56171_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1096_fu_56189_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1097_fu_56207_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1098_fu_56225_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1099_fu_56243_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1100_fu_56261_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1101_fu_56279_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87911: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2337_reg_104688' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1102_fu_56297_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1103_fu_56315_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1104_fu_56333_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1105_fu_56351_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1106_fu_56369_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1107_fu_56387_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1108_fu_56405_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1109_fu_56423_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1110_fu_56441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1111_fu_56459_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_148_fu_36105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1112_fu_56477_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1113_fu_56495_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1114_fu_56513_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1115_fu_56531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1116_fu_56549_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1117_fu_56567_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1118_fu_56585_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1119_fu_56603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1120_fu_56621_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1121_fu_56639_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87955: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2339_reg_104693' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1122_fu_56657_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1123_fu_56675_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1124_fu_56693_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1125_fu_56711_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1126_fu_56729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1127_fu_56747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1128_fu_56765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1129_fu_56783_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1130_fu_56801_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1131_fu_56819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_149_fu_36123_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1132_fu_56837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1133_fu_56855_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1134_fu_56873_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1135_fu_56891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1136_fu_56909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1137_fu_56927_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1138_fu_56945_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1139_fu_56963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1140_fu_56981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1141_fu_56999_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:87999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2341_reg_104698' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1142_fu_57017_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1143_fu_57035_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1144_fu_57053_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1145_fu_57071_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1146_fu_57089_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1147_fu_57107_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1148_fu_57125_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1149_fu_57143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1150_fu_57161_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1151_fu_57179_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_150_fu_36141_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1152_fu_57197_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1153_fu_57215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1154_fu_57233_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1155_fu_57251_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1156_fu_57269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1157_fu_57287_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1158_fu_57305_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1159_fu_57323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1160_fu_57341_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1161_fu_57359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88043: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2343_reg_104703' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_33694_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1162_fu_57377_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88049: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4367_reg_109763' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1163_fu_57395_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88053: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4369_reg_109768' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1164_fu_57413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88057: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4371_reg_109773' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1165_fu_57431_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88061: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4373_reg_109778' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1166_fu_57449_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88065: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4375_reg_109783' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_151_fu_36159_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1167_fu_57467_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88071: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4377_reg_109788' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1168_fu_57485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88075: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4379_reg_109793' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1169_fu_57503_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88079: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4381_reg_109798' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1170_fu_57521_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88083: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4383_reg_109803' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1171_fu_57539_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88087: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4385_reg_109808' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88089: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2345_reg_104708' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1172_fu_57557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88093: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4387_reg_109813' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1173_fu_57575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88097: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4389_reg_109818' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1174_fu_57593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88101: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4391_reg_109823' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1175_fu_57611_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4393_reg_109828' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1176_fu_57629_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88109: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4395_reg_109833' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_152_fu_36177_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1177_fu_57647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88115: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4397_reg_109838' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1178_fu_57665_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88119: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4399_reg_109843' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1179_fu_57683_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88123: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4401_reg_109848' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1180_fu_57701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4403_reg_109853' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1181_fu_57719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88131: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4405_reg_109858' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88133: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2347_reg_104713' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1182_fu_57737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88137: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4407_reg_109863' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1183_fu_57755_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88141: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4409_reg_109868' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1184_fu_57773_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88145: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4411_reg_109873' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1185_fu_57791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88149: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4413_reg_109878' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1186_fu_57809_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88153: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4415_reg_109883' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_153_fu_36195_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1187_fu_57827_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88159: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4417_reg_109888' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1188_fu_57845_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88163: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4419_reg_109893' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1189_fu_57863_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88167: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4421_reg_109898' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1190_fu_57881_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88171: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4423_reg_109903' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1191_fu_57899_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88175: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4425_reg_109908' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88177: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2349_reg_104718' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1192_fu_57917_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88181: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4427_reg_109913' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1193_fu_57935_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88185: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4429_reg_109918' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1194_fu_57953_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88189: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4431_reg_109923' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1195_fu_57971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88193: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4433_reg_109928' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1196_fu_57989_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88197: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4435_reg_109933' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_154_fu_36213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1197_fu_58007_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88203: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4437_reg_109938' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1198_fu_58025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88207: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4439_reg_109943' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1199_fu_58043_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88211: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4441_reg_109948' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1200_fu_58061_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88215: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4443_reg_109953' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1201_fu_58079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88219: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4445_reg_109958' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88221: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2351_reg_104723' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1202_fu_58097_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88225: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4447_reg_109963' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1203_fu_58115_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88229: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4449_reg_109968' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1204_fu_58133_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88233: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4451_reg_109973' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1205_fu_58151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88237: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4453_reg_109978' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1206_fu_58169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88241: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4455_reg_109983' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_155_fu_36231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1207_fu_58187_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88247: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4457_reg_109988' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1208_fu_58205_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88251: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4459_reg_109993' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1209_fu_58223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88255: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4461_reg_109998' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1210_fu_58241_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88259: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4463_reg_110003' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1211_fu_58259_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88263: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4465_reg_110008' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2353_reg_104728' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_33711_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1212_fu_58277_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88271: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4467_reg_110013' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1213_fu_58295_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88275: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4469_reg_110018' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1214_fu_58313_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4471_reg_110023' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1215_fu_58331_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4473_reg_110028' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1216_fu_58349_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4475_reg_110033' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_156_fu_36249_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1217_fu_58367_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88293: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4477_reg_110038' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1218_fu_58385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4479_reg_110043' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1219_fu_58403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4481_reg_110048' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1220_fu_58421_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4483_reg_110053' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1221_fu_58439_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4485_reg_110058' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88311: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2355_reg_104733' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1222_fu_58457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88315: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4487_reg_110063' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1223_fu_58475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88319: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4489_reg_110068' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1224_fu_58493_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88323: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4491_reg_110073' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1225_fu_58511_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88327: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4493_reg_110078' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1226_fu_58529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88331: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4495_reg_110083' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_157_fu_36267_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1227_fu_58547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4497_reg_110088' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1228_fu_58565_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88341: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4499_reg_110093' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1229_fu_58583_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88345: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4501_reg_110098' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1230_fu_58601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88349: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4503_reg_110103' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1231_fu_58619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88353: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4505_reg_110108' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88355: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2357_reg_104738' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1232_fu_58637_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88359: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4507_reg_110113' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1233_fu_58655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88363: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4509_reg_110118' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1234_fu_58673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88367: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4511_reg_110123' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1235_fu_58691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88371: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4513_reg_110128' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1236_fu_58709_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88375: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4515_reg_110133' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_158_fu_36285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1237_fu_58727_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88381: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4517_reg_110138' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1238_fu_58745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88385: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4519_reg_110143' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1239_fu_58763_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88389: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4521_reg_110148' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1240_fu_58781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88393: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4523_reg_110153' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1241_fu_58799_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88397: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4525_reg_110158' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88399: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2359_reg_104743' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1242_fu_58817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88403: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4527_reg_110163' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1243_fu_58835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88407: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4529_reg_110168' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1244_fu_58853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88411: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4531_reg_110173' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1245_fu_58871_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88415: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4533_reg_110178' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1246_fu_58889_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88419: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4535_reg_110183' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_159_fu_36303_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1247_fu_58907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88425: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4537_reg_110188' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1248_fu_58925_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88429: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4539_reg_110193' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1249_fu_58943_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88433: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4541_reg_110198' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1250_fu_58961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88437: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4543_reg_110203' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1251_fu_58979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88441: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4545_reg_110208' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2361_reg_104748' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1252_fu_58997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88447: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4547_reg_110213' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1253_fu_59015_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88451: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4549_reg_110218' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1254_fu_59033_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88455: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1255_fu_59055_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88459: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1256_fu_59077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88463: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_160_fu_36321_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1257_fu_59099_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88469: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1258_fu_59121_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88473: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1259_fu_59143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88477: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1260_fu_59165_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88481: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1261_fu_59187_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88485: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2363_reg_104753' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_33729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1262_fu_59209_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88493: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1263_fu_59231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88497: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1264_fu_59253_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88501: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1265_fu_59275_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88505: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1266_fu_59297_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88509: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_161_fu_36339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1267_fu_59319_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88515: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1268_fu_59341_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88519: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1269_fu_59363_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1270_fu_59385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1271_fu_59407_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88531: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88533: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2365_reg_104758' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1272_fu_59429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88537: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1273_fu_59451_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88541: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1275_reg_110323' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1276_reg_110328' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1277_reg_110333' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1278_fu_60312_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1279_fu_60321_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1280_fu_60330_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_162_fu_36357_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1281_fu_60339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1282_fu_60348_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1283_fu_60357_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1284_fu_60366_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1285_fu_60375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1286_fu_60384_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1287_fu_60393_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1288_fu_60402_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1289_fu_60411_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1290_fu_60428_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88577: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2367_reg_104763' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1291_fu_60446_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1292_fu_60464_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1293_fu_60482_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1294_fu_60500_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1295_fu_60518_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1296_fu_60536_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1297_fu_60554_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1298_fu_60572_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1299_fu_60590_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1300_fu_60608_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_163_fu_36375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1301_fu_60626_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1302_fu_60644_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88605: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1303_fu_60662_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1304_fu_60680_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1305_fu_60698_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1306_fu_60716_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1307_fu_60734_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1308_fu_60752_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1309_fu_60770_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1310_fu_60788_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88621: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2369_reg_104768' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1311_fu_60806_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1312_fu_60824_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88627: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1313_fu_60842_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1314_fu_60860_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1315_fu_60878_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1316_fu_60896_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1317_fu_60914_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1318_fu_60932_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1319_fu_60950_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1320_fu_60968_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_164_fu_36393_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1321_fu_60986_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1322_fu_61004_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1323_fu_61022_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1324_fu_61040_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1325_fu_61058_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1326_fu_61076_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1327_fu_61094_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1328_fu_61112_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1329_fu_61130_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1330_fu_61148_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88665: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2371_reg_104773' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1331_fu_61166_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1332_fu_61184_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1333_fu_61202_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1334_fu_61220_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1335_fu_61238_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1336_fu_61256_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1337_fu_61274_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1338_fu_61292_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1339_fu_61310_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1340_fu_61328_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_165_fu_36411_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1341_fu_61346_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1342_fu_61364_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1343_fu_61382_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1344_fu_61400_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1345_fu_61418_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1346_fu_61436_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1347_fu_61454_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1348_fu_61472_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1349_fu_61490_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1350_fu_61508_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88709: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2373_reg_104778' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_33747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1351_fu_61526_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1352_fu_61544_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1353_fu_61562_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1354_fu_61580_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1355_fu_61598_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1356_fu_61616_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1357_fu_61634_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1358_fu_61652_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1359_fu_61670_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1360_fu_61688_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_166_fu_36429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1361_fu_61706_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1362_fu_61724_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1363_fu_61742_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1364_fu_61760_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1365_fu_61778_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1366_fu_61796_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1367_fu_61814_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1368_fu_61832_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1369_fu_61850_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1370_fu_61868_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88755: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2375_reg_104783' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1371_fu_61886_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1372_fu_61904_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1373_fu_61922_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1374_fu_61940_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1375_fu_61958_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1376_fu_61976_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1377_fu_61994_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1378_fu_62012_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1379_fu_62030_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1380_fu_62048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_167_fu_36447_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1381_fu_62066_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1382_fu_62084_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1383_fu_62102_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1384_fu_62120_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1385_fu_62138_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1386_fu_62156_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1387_fu_62174_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1388_fu_62192_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1389_fu_62210_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1390_fu_62228_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88799: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2377_reg_104788' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1391_fu_62246_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1392_fu_62264_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1393_fu_62282_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1394_fu_62300_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1395_fu_62318_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1396_fu_62336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1397_fu_62354_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1398_fu_62372_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1399_fu_62390_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1400_fu_62408_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_168_fu_36465_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1401_fu_62426_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1402_fu_62444_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1403_fu_62462_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1404_fu_62480_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1405_fu_62498_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1406_fu_62516_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1407_fu_62534_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1408_fu_62552_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1409_fu_62570_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1410_fu_62588_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88843: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2379_reg_104793' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1411_fu_62606_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1412_fu_62624_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1413_fu_62642_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1414_fu_62660_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1415_fu_62678_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1416_fu_62696_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1417_fu_62714_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1418_fu_62732_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1419_fu_62750_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1420_fu_62768_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_169_fu_36483_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1421_fu_62786_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1422_fu_62804_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1423_fu_62822_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88873: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4889_reg_111068' generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1424_fu_62840_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88877: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4891_reg_111073' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1425_fu_62858_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88881: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4893_reg_111078' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1426_fu_62876_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88885: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4895_reg_111083' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88887: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2381_reg_104798' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1427_fu_62894_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4897_reg_111088' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1428_fu_62912_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4899_reg_111093' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1429_fu_62930_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88899: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4901_reg_111098' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1430_fu_62948_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88903: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4903_reg_111103' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1431_fu_62966_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88907: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4905_reg_111108' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_170_fu_36501_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1432_fu_62984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88913: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4907_reg_111113' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1433_fu_63002_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88917: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4909_reg_111118' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1434_fu_63020_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88921: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4911_reg_111123' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1435_fu_63038_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88925: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4913_reg_111128' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1436_fu_63056_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88929: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4915_reg_111133' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88931: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2383_reg_104803' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_33765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_reg_103948' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1437_fu_63074_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4917_reg_111138' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1438_fu_63092_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88943: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4919_reg_111143' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1439_fu_63110_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88947: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4921_reg_111148' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1440_fu_63128_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88951: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4923_reg_111153' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1441_fu_63146_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88955: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4925_reg_111158' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_171_fu_36519_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1442_fu_63164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88961: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4927_reg_111163' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1443_fu_63182_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88965: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4929_reg_111168' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1444_fu_63200_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88969: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4931_reg_111173' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1445_fu_63218_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88973: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4933_reg_111178' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1446_fu_63236_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88977: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4935_reg_111183' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88979: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2385_reg_104808' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1447_fu_63254_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88983: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4937_reg_111188' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1448_fu_63272_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88987: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4939_reg_111193' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1449_fu_63290_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88991: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4941_reg_111198' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1450_fu_63308_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88995: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4943_reg_111203' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1451_fu_63326_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:88999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4945_reg_111208' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_172_fu_36537_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1452_fu_63344_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89005: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4947_reg_111213' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1453_fu_63362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89009: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4949_reg_111218' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1454_fu_63380_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89013: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4951_reg_111223' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1455_fu_63398_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89017: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4953_reg_111228' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1456_fu_63416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89021: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4955_reg_111233' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89023: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2387_reg_104813' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1457_fu_63434_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89027: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4957_reg_111238' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1458_fu_63452_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89031: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4959_reg_111243' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1459_fu_63470_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89035: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4961_reg_111248' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1460_fu_63488_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89039: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4963_reg_111253' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1461_fu_63506_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89043: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4965_reg_111258' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_173_fu_36555_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1462_fu_63524_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89049: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4967_reg_111263' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1463_fu_63542_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89053: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4969_reg_111268' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1464_fu_63560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89057: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4971_reg_111273' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1465_fu_63578_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89061: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4973_reg_111278' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1466_fu_63596_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89065: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4975_reg_111283' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89067: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2389_reg_104818' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1467_fu_63614_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89071: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4977_reg_111288' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1468_fu_63632_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89075: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4979_reg_111293' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1469_fu_63650_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89079: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4981_reg_111298' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1470_fu_63668_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89083: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4983_reg_111303' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1471_fu_63686_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89087: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4985_reg_111308' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_174_fu_36573_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1472_fu_63704_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89093: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4987_reg_111313' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1473_fu_63722_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89097: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4989_reg_111318' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1474_fu_63740_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89101: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4991_reg_111323' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1475_fu_63758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4993_reg_111328' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1476_fu_63776_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89109: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4995_reg_111333' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89111: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2391_reg_104823' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1477_fu_63794_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89115: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4997_reg_111338' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1478_fu_63812_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89119: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4999_reg_111343' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1479_fu_63830_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89123: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5001_reg_111348' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1480_fu_63848_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5003_reg_111353' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1481_fu_63866_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89131: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5005_reg_111358' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_175_fu_36591_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1482_fu_63884_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89137: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5007_reg_111363' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1483_fu_63902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89141: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5009_reg_111368' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1484_fu_63920_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89145: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5011_reg_111373' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1485_fu_63938_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89149: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5013_reg_111378' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1486_fu_63956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89153: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5015_reg_111383' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89155: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2393_reg_104828' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_33783_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1487_fu_63974_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89161: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5017_reg_111388' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1488_fu_63992_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89165: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5019_reg_111393' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1489_fu_64010_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89169: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5021_reg_111398' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1490_fu_64028_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89173: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5023_reg_111403' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1491_fu_64046_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89177: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5025_reg_111408' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_176_fu_36609_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1492_fu_64064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89183: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5027_reg_111413' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1493_fu_64082_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89187: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5029_reg_111418' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1494_fu_64100_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89191: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5031_reg_111423' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1495_fu_64118_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89195: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5033_reg_111428' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1496_fu_64136_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89199: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5035_reg_111433' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89201: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2395_reg_104833' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1497_fu_64154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89205: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5037_reg_111438' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1498_fu_64172_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89209: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5039_reg_111443' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1499_fu_64190_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89213: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5041_reg_111448' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1500_fu_64208_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89217: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5043_reg_111453' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1501_fu_64226_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89221: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5045_reg_111458' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_177_fu_36627_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1502_fu_64244_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89227: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5047_reg_111463' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1503_fu_64262_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89231: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5049_reg_111468' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1504_fu_64280_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89235: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5051_reg_111473' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1505_fu_64298_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89239: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5053_reg_111478' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1506_fu_64316_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89243: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5055_reg_111483' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89245: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2397_reg_104838' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1507_fu_64334_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89249: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5057_reg_111488' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1508_fu_64352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89253: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5059_reg_111493' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1509_fu_64370_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89257: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5061_reg_111498' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1510_fu_64388_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89261: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5063_reg_111503' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1511_fu_64406_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5065_reg_111508' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_178_fu_36645_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1512_fu_64424_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89271: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1513_fu_64446_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89275: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1514_fu_64468_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1515_fu_64490_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1516_fu_64512_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89289: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2399_reg_104843' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1517_fu_64534_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89293: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1518_fu_64556_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1519_fu_64578_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1520_fu_64600_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1521_fu_64622_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_179_fu_36663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1522_fu_64644_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89315: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1523_fu_64666_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89319: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1524_fu_64688_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89323: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1525_fu_64710_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89327: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1526_fu_64732_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89331: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89333: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2401_reg_104848' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1527_fu_64754_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1528_fu_64776_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89341: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1530_reg_111598' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1531_reg_111603' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1532_reg_111608' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1533_fu_65637_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1534_fu_65646_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1535_fu_65655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_180_fu_36681_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1536_fu_65664_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1537_fu_65673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1538_fu_65682_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1539_fu_65691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1540_fu_65700_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1541_fu_65709_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1542_fu_65718_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1543_fu_65727_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1544_fu_65736_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1545_fu_65753_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89377: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2403_reg_104853' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_33801_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1546_fu_65771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1547_fu_65789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1548_fu_65807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1549_fu_65825_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1550_fu_65843_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1551_fu_65861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1552_fu_65879_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1553_fu_65897_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1554_fu_65915_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1555_fu_65933_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_181_fu_36699_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1556_fu_65951_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1557_fu_65969_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1558_fu_65987_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1559_fu_66005_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1560_fu_66023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1561_fu_66041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1562_fu_66059_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1563_fu_66077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1564_fu_66095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1565_fu_66113_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89423: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2405_reg_104858' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1566_fu_66131_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1567_fu_66149_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1568_fu_66167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1569_fu_66185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1570_fu_66203_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1571_fu_66221_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1572_fu_66239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1573_fu_66257_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1574_fu_66275_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1575_fu_66293_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_182_fu_36717_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1576_fu_66311_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1577_fu_66329_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1578_fu_66347_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1579_fu_66365_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1580_fu_66383_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1581_fu_66401_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1582_fu_66419_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1583_fu_66437_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1584_fu_66455_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1585_fu_66473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89467: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2407_reg_104863' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1586_fu_66491_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1587_fu_66509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1588_fu_66527_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1589_fu_66545_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1590_fu_66563_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1591_fu_66581_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1592_fu_66599_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1593_fu_66617_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1594_fu_66635_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1595_fu_66653_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_183_fu_36735_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1596_fu_66671_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1597_fu_66689_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1598_fu_66707_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1599_fu_66725_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1600_fu_66743_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1601_fu_66761_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1602_fu_66779_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1603_fu_66797_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1604_fu_66815_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1605_fu_66833_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89511: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2409_reg_104868' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1606_fu_66851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1607_fu_66869_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1608_fu_66887_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1609_fu_66905_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1610_fu_66923_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1611_fu_66941_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1612_fu_66959_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1613_fu_66977_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1614_fu_66995_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1615_fu_67013_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_184_fu_36753_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1616_fu_67031_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1617_fu_67049_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1618_fu_67067_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1619_fu_67085_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1620_fu_67103_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1621_fu_67121_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1622_fu_67139_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1623_fu_67157_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1624_fu_67175_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1625_fu_67193_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89555: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2411_reg_104873' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1626_fu_67211_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1627_fu_67229_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1628_fu_67247_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1629_fu_67265_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1630_fu_67283_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1631_fu_67301_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1632_fu_67319_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1633_fu_67337_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1634_fu_67355_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1635_fu_67373_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_185_fu_36771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1636_fu_67391_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1637_fu_67409_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1638_fu_67427_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1639_fu_67445_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1640_fu_67463_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1641_fu_67481_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1642_fu_67499_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1643_fu_67517_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1644_fu_67535_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1645_fu_67553_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89599: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2413_reg_104878' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_33819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1646_fu_67571_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89605: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1647_fu_67589_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1648_fu_67607_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1649_fu_67625_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1650_fu_67643_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1651_fu_67661_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1652_fu_67679_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1653_fu_67697_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1654_fu_67715_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1655_fu_67733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_186_fu_36789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1656_fu_67751_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89627: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1657_fu_67769_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1658_fu_67787_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1659_fu_67805_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1660_fu_67823_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1661_fu_67841_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1662_fu_67859_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1663_fu_67877_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1664_fu_67895_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1665_fu_67913_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89645: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2415_reg_104883' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1666_fu_67931_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1667_fu_67949_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1668_fu_67967_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1669_fu_67985_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1670_fu_68003_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1671_fu_68021_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1672_fu_68039_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1673_fu_68057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1674_fu_68075_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1675_fu_68093_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_187_fu_36807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89669: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5393_reg_112328' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1676_fu_68111_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89673: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5395_reg_112333' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1677_fu_68129_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89677: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5397_reg_112338' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1678_fu_68147_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89681: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5399_reg_112343' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1679_fu_68165_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89685: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5401_reg_112348' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1680_fu_68183_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89689: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2417_reg_104888' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89691: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5403_reg_112353' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1681_fu_68201_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89695: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5405_reg_112358' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1682_fu_68219_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89699: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5407_reg_112363' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1683_fu_68237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89703: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5409_reg_112368' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1684_fu_68255_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89707: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5411_reg_112373' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1685_fu_68273_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_188_fu_36825_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89713: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5413_reg_112378' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1686_fu_68291_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89717: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5415_reg_112383' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1687_fu_68309_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89721: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5417_reg_112388' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1688_fu_68327_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89725: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5419_reg_112393' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1689_fu_68345_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89729: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5421_reg_112398' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1690_fu_68363_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89733: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2419_reg_104893' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89735: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5423_reg_112403' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1691_fu_68381_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89739: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5425_reg_112408' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1692_fu_68399_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89743: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5427_reg_112413' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1693_fu_68417_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89747: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5429_reg_112418' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1694_fu_68435_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89751: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5431_reg_112423' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1695_fu_68453_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_189_fu_36843_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89757: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5433_reg_112428' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1696_fu_68471_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89761: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5435_reg_112433' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1697_fu_68489_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89765: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5437_reg_112438' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1698_fu_68507_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89769: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5439_reg_112443' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1699_fu_68525_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89773: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5441_reg_112448' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1700_fu_68543_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89777: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2421_reg_104898' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89779: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5443_reg_112453' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1701_fu_68561_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89783: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5445_reg_112458' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1702_fu_68579_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89787: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5447_reg_112463' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1703_fu_68597_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89791: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5449_reg_112468' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1704_fu_68615_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89795: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5451_reg_112473' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1705_fu_68633_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_190_fu_36861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89801: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5453_reg_112478' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1706_fu_68651_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89805: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5455_reg_112483' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1707_fu_68669_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89809: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5457_reg_112488' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1708_fu_68687_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89813: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5459_reg_112493' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1709_fu_68705_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89817: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5461_reg_112498' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1710_fu_68723_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89821: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2423_reg_104903' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_33837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89825: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5463_reg_112503' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1711_fu_68741_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89829: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5465_reg_112508' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1712_fu_68759_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89833: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5467_reg_112513' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1713_fu_68777_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89837: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5469_reg_112518' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1714_fu_68795_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89841: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5471_reg_112523' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1715_fu_68813_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_191_fu_36879_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89847: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5473_reg_112528' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1716_fu_68831_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89851: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5475_reg_112533' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1717_fu_68849_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89855: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5477_reg_112538' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1718_fu_68867_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89859: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5479_reg_112543' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1719_fu_68885_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89863: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5481_reg_112548' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1720_fu_68903_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2425_reg_104908' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89869: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5483_reg_112553' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1721_fu_68921_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89873: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5485_reg_112558' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1722_fu_68939_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89877: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5487_reg_112563' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1723_fu_68957_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89881: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5489_reg_112568' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1724_fu_68975_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89885: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5491_reg_112573' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1725_fu_68993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_192_fu_36897_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5493_reg_112578' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1726_fu_69011_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5495_reg_112583' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1727_fu_69029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89899: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5497_reg_112588' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1728_fu_69047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89903: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5499_reg_112593' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1729_fu_69065_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89907: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5501_reg_112598' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1730_fu_69083_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89911: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2427_reg_104913' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89913: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5503_reg_112603' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1731_fu_69101_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89917: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5505_reg_112608' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1732_fu_69119_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89921: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5507_reg_112613' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1733_fu_69137_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89925: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5509_reg_112618' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1734_fu_69155_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89929: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5511_reg_112623' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1735_fu_69173_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_193_fu_36915_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89935: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5513_reg_112628' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1736_fu_69191_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5515_reg_112633' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1737_fu_69209_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89943: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5517_reg_112638' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1738_fu_69227_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89947: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5519_reg_112643' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1739_fu_69245_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89951: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5521_reg_112648' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1740_fu_69263_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89955: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2429_reg_104918' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89957: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5523_reg_112653' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1741_fu_69281_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89961: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5525_reg_112658' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1742_fu_69299_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89965: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5527_reg_112663' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1743_fu_69317_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89969: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5529_reg_112668' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1744_fu_69335_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89973: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5531_reg_112673' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1745_fu_69353_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_194_fu_36933_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89979: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5533_reg_112678' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1746_fu_69371_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89983: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5535_reg_112683' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1747_fu_69389_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89987: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5537_reg_112688' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1748_fu_69407_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89991: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5539_reg_112693' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1749_fu_69425_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89995: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5541_reg_112698' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1750_fu_69443_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:89999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2431_reg_104923' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90001: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5543_reg_112703' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1751_fu_69461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90005: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5545_reg_112708' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1752_fu_69479_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90009: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5547_reg_112713' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1753_fu_69497_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90013: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5549_reg_112718' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1754_fu_69515_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90017: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5551_reg_112723' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1755_fu_69533_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_195_fu_36951_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90023: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5553_reg_112728' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1756_fu_69551_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90027: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5555_reg_112733' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1757_fu_69569_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90031: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5557_reg_112738' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1758_fu_69587_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90035: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5559_reg_112743' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1759_fu_69605_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90039: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5561_reg_112748' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1760_fu_69623_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90043: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2433_reg_104928' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_33855_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90047: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5563_reg_112753' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1761_fu_69641_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90051: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5565_reg_112758' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1762_fu_69659_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90055: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5567_reg_112763' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1763_fu_69677_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90059: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1764_fu_69699_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90063: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1765_fu_69721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_196_fu_36969_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90069: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1766_fu_69743_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90073: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1767_fu_69765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90077: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1768_fu_69787_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90081: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1769_fu_69809_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90085: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1770_fu_69831_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90089: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2435_reg_104933' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90091: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1771_fu_69853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90095: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1772_fu_69875_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90099: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1773_fu_69897_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90103: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1774_fu_69919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90107: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1775_fu_69941_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_197_fu_36987_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90113: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1776_fu_69963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90117: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1777_fu_69985_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90121: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1778_fu_70007_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90125: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1779_fu_70029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90129: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1780_fu_70051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90133: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2437_reg_104938' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90135: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1781_fu_70073_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90139: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1782_fu_70095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90143: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1783_fu_70117_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90147: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1785_reg_112873' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1786_reg_112878' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1787_reg_112883' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_198_fu_37005_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1788_fu_70978_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1789_fu_70987_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1790_fu_70996_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1791_fu_71005_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1792_fu_71014_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1793_fu_71023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1794_fu_71032_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1795_fu_71041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1796_fu_71050_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1797_fu_71059_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90177: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2439_reg_104943' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1798_fu_71068_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1799_fu_71077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1800_fu_71094_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1801_fu_71112_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1802_fu_71130_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1803_fu_71148_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1804_fu_71166_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1805_fu_71184_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1806_fu_71202_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1807_fu_71220_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_199_fu_37023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1808_fu_71238_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1809_fu_71256_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1810_fu_71274_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1811_fu_71292_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1812_fu_71310_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1813_fu_71328_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1814_fu_71346_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1815_fu_71364_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1816_fu_71382_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1817_fu_71400_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90221: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2441_reg_104948' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1818_fu_71418_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1819_fu_71436_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1820_fu_71454_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1821_fu_71472_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1822_fu_71490_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1823_fu_71508_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1824_fu_71526_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1825_fu_71544_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1826_fu_71562_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1827_fu_71580_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_200_fu_37041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1828_fu_71598_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1829_fu_71616_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1830_fu_71634_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1831_fu_71652_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1832_fu_71670_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1833_fu_71688_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1834_fu_71706_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1835_fu_71724_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1836_fu_71742_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1837_fu_71760_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90265: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2443_reg_104953' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_33873_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1838_fu_71778_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1839_fu_71796_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1840_fu_71814_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1841_fu_71832_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1842_fu_71850_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1843_fu_71868_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1844_fu_71886_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1845_fu_71904_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1846_fu_71922_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1847_fu_71940_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_201_fu_37059_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1848_fu_71958_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1849_fu_71976_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1850_fu_71994_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1851_fu_72012_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1852_fu_72030_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1853_fu_72048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1854_fu_72066_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1855_fu_72084_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1856_fu_72102_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1857_fu_72120_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90311: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2445_reg_104958' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1858_fu_72138_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1859_fu_72156_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1860_fu_72174_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1861_fu_72192_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1862_fu_72210_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1863_fu_72228_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1864_fu_72246_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1865_fu_72264_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1866_fu_72282_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1867_fu_72300_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_202_fu_37077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1868_fu_72318_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1869_fu_72336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1870_fu_72354_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1871_fu_72372_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1872_fu_72390_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1873_fu_72408_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1874_fu_72426_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1875_fu_72444_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1876_fu_72462_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1877_fu_72480_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90355: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2447_reg_104963' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1878_fu_72498_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1879_fu_72516_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1880_fu_72534_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1881_fu_72552_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1882_fu_72570_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1883_fu_72588_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1884_fu_72606_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1885_fu_72624_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1886_fu_72642_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1887_fu_72660_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_203_fu_37095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1888_fu_72678_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1889_fu_72696_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1890_fu_72714_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1891_fu_72732_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1892_fu_72750_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1893_fu_72768_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1894_fu_72786_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1895_fu_72804_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1896_fu_72822_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1897_fu_72840_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90399: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2449_reg_104968' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1898_fu_72858_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1899_fu_72876_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1900_fu_72894_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1901_fu_72912_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1902_fu_72930_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1903_fu_72948_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1904_fu_72966_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1905_fu_72984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1906_fu_73002_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1907_fu_73020_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_204_fu_37113_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1908_fu_73038_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1909_fu_73056_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1910_fu_73074_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1911_fu_73092_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1912_fu_73110_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1913_fu_73128_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1914_fu_73146_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1915_fu_73164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1916_fu_73182_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1917_fu_73200_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2451_reg_104973' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1918_fu_73218_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1919_fu_73236_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1920_fu_73254_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1921_fu_73272_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1922_fu_73290_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1923_fu_73308_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1924_fu_73326_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1925_fu_73344_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5893_reg_113578' generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1926_fu_73362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_205_fu_37131_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90467: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5895_reg_113583' generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1927_fu_73380_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90471: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5897_reg_113588' generates 18 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1928_fu_73398_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90475: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5899_reg_113593' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1929_fu_73416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90479: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5901_reg_113598' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1930_fu_73434_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90483: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5903_reg_113603' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1931_fu_73452_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2453_reg_104978' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_33891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90491: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5905_reg_113608' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1932_fu_73470_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90495: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5907_reg_113613' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1933_fu_73488_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90499: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5909_reg_113618' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1934_fu_73506_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90503: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5911_reg_113623' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1935_fu_73524_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90507: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5913_reg_113628' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1936_fu_73542_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_206_fu_37149_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5915_reg_113633' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1937_fu_73560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90517: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5917_reg_113638' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1938_fu_73578_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90521: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5919_reg_113643' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1939_fu_73596_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90525: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5921_reg_113648' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1940_fu_73614_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90529: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5923_reg_113653' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1941_fu_73632_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90533: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2455_reg_104983' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90535: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5925_reg_113658' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1942_fu_73650_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90539: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5927_reg_113663' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1943_fu_73668_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90543: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5929_reg_113668' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1944_fu_73686_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90547: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5931_reg_113673' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1945_fu_73704_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90551: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5933_reg_113678' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1946_fu_73722_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_207_fu_37167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90557: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5935_reg_113683' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1947_fu_73740_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90561: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5937_reg_113688' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1948_fu_73758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90565: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5939_reg_113693' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1949_fu_73776_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90569: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5941_reg_113698' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1950_fu_73794_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90573: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5943_reg_113703' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1951_fu_73812_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90577: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2457_reg_104988' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90579: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5945_reg_113708' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1952_fu_73830_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90583: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5947_reg_113713' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1953_fu_73848_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90587: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5949_reg_113718' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1954_fu_73866_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90591: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5951_reg_113723' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1955_fu_73884_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90595: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5953_reg_113728' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1956_fu_73902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_208_fu_37185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90601: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5955_reg_113733' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1957_fu_73920_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90605: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5957_reg_113738' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1958_fu_73938_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90609: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5959_reg_113743' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1959_fu_73956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90613: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5961_reg_113748' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1960_fu_73974_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90617: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5963_reg_113753' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1961_fu_73992_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90621: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2459_reg_104993' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90623: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5965_reg_113758' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1962_fu_74010_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90627: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5967_reg_113763' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1963_fu_74028_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90631: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5969_reg_113768' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1964_fu_74046_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90635: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5971_reg_113773' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1965_fu_74064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90639: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5973_reg_113778' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1966_fu_74082_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_209_fu_37203_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90645: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5975_reg_113783' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1967_fu_74100_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90649: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5977_reg_113788' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1968_fu_74118_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90653: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5979_reg_113793' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1969_fu_74136_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90657: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5981_reg_113798' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1970_fu_74154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90661: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5983_reg_113803' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1971_fu_74172_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90665: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2461_reg_104998' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90667: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5985_reg_113808' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1972_fu_74190_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90671: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5987_reg_113813' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1973_fu_74208_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90675: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5989_reg_113818' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1974_fu_74226_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5991_reg_113823' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1975_fu_74244_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90683: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5993_reg_113828' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1976_fu_74262_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_210_fu_37221_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90689: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5995_reg_113833' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1977_fu_74280_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90693: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5997_reg_113838' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1978_fu_74298_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90697: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5999_reg_113843' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1979_fu_74316_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90701: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6001_reg_113848' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1980_fu_74334_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90705: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6003_reg_113853' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1981_fu_74352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90709: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2463_reg_105003' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_33909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90713: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6005_reg_113858' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1982_fu_74370_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90717: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6007_reg_113863' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1983_fu_74388_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90721: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6009_reg_113868' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1984_fu_74406_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90725: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6011_reg_113873' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1985_fu_74424_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90729: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6013_reg_113878' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1986_fu_74442_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_211_fu_37239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90735: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6015_reg_113883' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1987_fu_74460_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90739: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6017_reg_113888' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1988_fu_74478_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90743: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6019_reg_113893' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1989_fu_74496_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90747: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6021_reg_113898' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1990_fu_74514_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90751: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6023_reg_113903' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1991_fu_74532_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90755: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2465_reg_105008' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90757: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6025_reg_113908' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1992_fu_74550_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90761: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6027_reg_113913' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1993_fu_74568_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90765: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6029_reg_113918' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1994_fu_74586_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90769: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6031_reg_113923' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1995_fu_74604_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90773: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6033_reg_113928' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1996_fu_74622_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_212_fu_37257_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90779: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6035_reg_113933' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1997_fu_74640_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90783: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6037_reg_113938' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1998_fu_74658_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90787: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6039_reg_113943' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1999_fu_74676_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90791: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6041_reg_113948' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2000_fu_74694_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90795: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6043_reg_113953' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2001_fu_74712_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90799: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2467_reg_105013' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90801: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6045_reg_113958' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2002_fu_74730_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90805: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6047_reg_113963' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2003_fu_74748_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90809: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6049_reg_113968' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2004_fu_74766_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90813: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6051_reg_113973' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2005_fu_74784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90817: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6053_reg_113978' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2006_fu_74802_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_213_fu_37275_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90823: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6055_reg_113983' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2007_fu_74820_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90827: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6057_reg_113988' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2008_fu_74838_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90831: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6059_reg_113993' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2009_fu_74856_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90835: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6061_reg_113998' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2010_fu_74874_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90839: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6063_reg_114003' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2011_fu_74892_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90843: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2469_reg_105018' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90845: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6065_reg_114008' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2012_fu_74910_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90849: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6067_reg_114013' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2013_fu_74928_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90853: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6069_reg_114018' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2014_fu_74946_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90857: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6071_reg_114023' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2015_fu_74964_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90861: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6073_reg_114028' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2016_fu_74982_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_214_fu_37293_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2017_fu_75004_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90871: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2018_fu_75026_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90875: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2019_fu_75048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90879: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2020_fu_75070_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90883: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2021_fu_75092_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90887: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2471_reg_105023' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90889: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2022_fu_75114_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90893: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2023_fu_75136_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90897: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2024_fu_75158_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90901: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2025_fu_75180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90905: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2026_fu_75202_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_215_fu_37311_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90911: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2027_fu_75224_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90915: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2028_fu_75246_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90919: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2029_fu_75268_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90923: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2030_fu_75290_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90927: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2031_fu_75312_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90931: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2473_reg_105028' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_33927_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90935: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2032_fu_75334_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2033_fu_75356_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90943: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2034_fu_75378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90947: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2035_fu_75400_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90951: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2036_fu_75422_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_216_fu_37329_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90957: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2037_fu_75444_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90961: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2038_fu_75466_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90965: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90967: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2475_reg_105033' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_217_fu_37347_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90971: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2477_reg_105038' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_218_fu_37365_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90975: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2479_reg_105043' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_219_fu_37383_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90979: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2481_reg_105048' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_220_fu_37401_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90983: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2483_reg_105053' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_33945_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_reg_103953' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_221_fu_37419_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90991: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2485_reg_105058' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_222_fu_37437_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90995: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2487_reg_105063' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_223_fu_37455_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:90999: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2489_reg_105068' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_224_fu_37473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91003: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2491_reg_105073' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_225_fu_37491_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91007: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2493_reg_105078' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_33963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_226_fu_37509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91013: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2495_reg_105083' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_227_fu_37527_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91017: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2497_reg_105088' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_228_fu_37545_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91021: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2499_reg_105093' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_229_fu_37563_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91025: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2501_reg_105098' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_230_fu_37581_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91029: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_33981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_231_fu_37603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91035: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_232_fu_37625_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91039: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_233_fu_37647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91043: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_234_fu_37669_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91047: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_235_fu_37691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91051: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_33999_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_236_fu_37713_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91057: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_237_fu_37735_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91061: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_238_fu_37757_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91065: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_239_fu_37779_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91069: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_240_fu_37801_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91073: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_34017_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_241_fu_37823_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91079: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_242_fu_37845_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91083: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_243_fu_37867_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91087: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_244_fu_37889_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91091: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_245_fu_37911_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91095: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_34035_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_246_fu_37933_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91101: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_247_fu_37955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_248_fu_37977_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91109: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_249_fu_37999_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91113: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_250_fu_38021_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91117: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_34053_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_251_fu_38043_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91123: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_252_fu_38065_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_253_fu_38087_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91131: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_255_reg_105223' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_256_reg_105228' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_257_reg_105233' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_258_fu_38948_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_34071_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_259_fu_38957_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_260_fu_38966_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_261_fu_38975_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_262_fu_38984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_263_fu_38993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_264_fu_39002_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_265_fu_39011_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_266_fu_39020_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_267_fu_39029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_268_fu_39038_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_34089_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_269_fu_39047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_270_fu_39064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_271_fu_39082_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_272_fu_39100_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_273_fu_39118_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_274_fu_39136_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_275_fu_39154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_276_fu_39172_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_277_fu_39190_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_278_fu_39208_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_34107_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_279_fu_39226_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_280_fu_39244_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_281_fu_39262_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_282_fu_39280_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_283_fu_39298_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_284_fu_39316_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_285_fu_39334_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_286_fu_39352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_287_fu_39370_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_288_fu_39388_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_34125_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_reg_103958' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_289_fu_39406_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_290_fu_39424_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_291_fu_39442_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_292_fu_39460_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_293_fu_39478_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_294_fu_39496_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_295_fu_39514_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_296_fu_39532_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_297_fu_39550_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_298_fu_39568_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_34143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_299_fu_39586_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_300_fu_39604_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_301_fu_39622_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_302_fu_39640_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_303_fu_39658_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_304_fu_39676_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_305_fu_39694_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_306_fu_39712_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_307_fu_39730_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_308_fu_39748_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_34161_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_309_fu_39766_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_310_fu_39784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_311_fu_39802_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_312_fu_39820_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_313_fu_39838_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_314_fu_39856_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_315_fu_39874_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_316_fu_39892_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_317_fu_39910_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_318_fu_39928_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_34179_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_319_fu_39946_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_320_fu_39964_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_321_fu_39982_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_322_fu_40000_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_323_fu_40018_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_324_fu_40036_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_325_fu_40054_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_326_fu_40072_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_327_fu_40090_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_328_fu_40108_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_34197_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_329_fu_40126_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_330_fu_40144_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_331_fu_40162_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_332_fu_40180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_333_fu_40198_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_334_fu_40216_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_335_fu_40234_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_336_fu_40252_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_337_fu_40270_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_338_fu_40288_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_34215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_339_fu_40306_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_340_fu_40324_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_341_fu_40342_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_342_fu_40360_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_343_fu_40378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_344_fu_40396_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_345_fu_40414_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_346_fu_40432_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_347_fu_40450_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_348_fu_40468_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_34233_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_349_fu_40486_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_350_fu_40504_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_351_fu_40522_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_352_fu_40540_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_353_fu_40558_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_354_fu_40576_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_355_fu_40594_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_356_fu_40612_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_357_fu_40630_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_358_fu_40648_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_34251_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_359_fu_40666_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_360_fu_40684_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_361_fu_40702_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_362_fu_40720_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_363_fu_40738_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_364_fu_40756_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_365_fu_40774_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_366_fu_40792_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_367_fu_40810_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_368_fu_40828_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_34269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_369_fu_40846_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_370_fu_40864_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_371_fu_40882_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_372_fu_40900_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_373_fu_40918_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_374_fu_40936_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_375_fu_40954_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_376_fu_40972_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_377_fu_40990_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_378_fu_41008_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_34287_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_379_fu_41026_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_380_fu_41044_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_381_fu_41062_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_382_fu_41080_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_383_fu_41098_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_384_fu_41116_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_385_fu_41134_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_386_fu_41152_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_387_fu_41170_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_388_fu_41188_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_34305_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_33595_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_389_fu_41206_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_390_fu_41224_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_391_fu_41242_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_392_fu_41260_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_393_fu_41278_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_394_fu_41296_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_395_fu_41314_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_396_fu_41332_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_397_fu_41350_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_398_fu_41368_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_34323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_399_fu_41386_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91457: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2841_reg_105948' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_400_fu_41404_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2843_reg_105953' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_401_fu_41422_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91465: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2845_reg_105958' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_402_fu_41440_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91469: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2847_reg_105963' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_403_fu_41458_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91473: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2849_reg_105968' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_34341_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_404_fu_41476_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91479: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2851_reg_105973' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_405_fu_41494_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91483: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2853_reg_105978' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_406_fu_41512_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2855_reg_105983' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_407_fu_41530_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91491: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2857_reg_105988' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_408_fu_41548_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91495: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2859_reg_105993' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_34359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_409_fu_41566_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91501: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2861_reg_105998' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_410_fu_41584_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91505: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2863_reg_106003' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_411_fu_41602_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91509: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2865_reg_106008' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_412_fu_41620_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2867_reg_106013' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_413_fu_41638_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91517: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2869_reg_106018' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_34377_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_414_fu_41656_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2871_reg_106023' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_415_fu_41674_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2873_reg_106028' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_416_fu_41692_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91531: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2875_reg_106033' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_417_fu_41710_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91535: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2877_reg_106038' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_418_fu_41728_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91539: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2879_reg_106043' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_34395_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_419_fu_41746_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91545: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2881_reg_106048' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_420_fu_41764_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91549: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2883_reg_106053' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_421_fu_41782_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91553: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2885_reg_106058' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_422_fu_41800_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91557: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2887_reg_106063' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_423_fu_41818_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91561: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2889_reg_106068' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_34413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_424_fu_41836_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91567: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2891_reg_106073' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_425_fu_41854_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91571: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2893_reg_106078' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_426_fu_41872_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91575: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2895_reg_106083' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_427_fu_41890_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91579: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2897_reg_106088' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_428_fu_41908_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91583: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2899_reg_106093' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_34431_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_429_fu_41926_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91589: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2901_reg_106098' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_430_fu_41944_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91593: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2903_reg_106103' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_431_fu_41962_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91597: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2905_reg_106108' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_432_fu_41980_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91601: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2907_reg_106113' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_433_fu_41998_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91605: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2909_reg_106118' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_34449_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_434_fu_42016_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91611: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2911_reg_106123' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_435_fu_42034_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91615: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2913_reg_106128' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_436_fu_42052_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91619: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2915_reg_106133' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_437_fu_42070_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91623: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2917_reg_106138' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_438_fu_42088_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91627: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2919_reg_106143' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_34467_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_439_fu_42106_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91633: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2921_reg_106148' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_440_fu_42124_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91637: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2923_reg_106153' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_441_fu_42142_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91641: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2925_reg_106158' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_442_fu_42160_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91645: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2927_reg_106163' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_443_fu_42178_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91649: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2929_reg_106168' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_34485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_33604_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_444_fu_42196_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91657: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2931_reg_106173' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_445_fu_42214_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91661: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2933_reg_106178' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_446_fu_42232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91665: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2935_reg_106183' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_447_fu_42250_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91669: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2937_reg_106188' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_448_fu_42268_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91673: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2939_reg_106193' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_34503_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_449_fu_42286_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2941_reg_106198' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_450_fu_42304_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91683: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2943_reg_106203' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_451_fu_42322_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91687: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2945_reg_106208' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_452_fu_42340_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91691: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2947_reg_106213' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_453_fu_42358_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91695: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2949_reg_106218' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_34521_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_454_fu_42376_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91701: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2951_reg_106223' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_455_fu_42394_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91705: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2953_reg_106228' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_456_fu_42412_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91709: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2955_reg_106233' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_457_fu_42430_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91713: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2957_reg_106238' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_458_fu_42448_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91717: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2959_reg_106243' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_34539_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_459_fu_42466_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91723: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2961_reg_106248' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_460_fu_42484_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91727: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2963_reg_106253' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_461_fu_42502_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91731: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2965_reg_106258' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_462_fu_42520_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91735: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2967_reg_106263' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_463_fu_42538_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91739: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2969_reg_106268' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_34557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_464_fu_42556_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91745: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2971_reg_106273' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_465_fu_42574_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91749: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2973_reg_106278' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_466_fu_42592_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91753: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2975_reg_106283' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_467_fu_42610_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91757: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2977_reg_106288' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_468_fu_42628_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91761: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2979_reg_106293' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_63_fu_34575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_469_fu_42646_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91767: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2981_reg_106298' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_470_fu_42664_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91771: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2983_reg_106303' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_471_fu_42682_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91775: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2985_reg_106308' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_472_fu_42700_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91779: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2987_reg_106313' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_473_fu_42718_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91783: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2989_reg_106318' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_64_fu_34593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_474_fu_42736_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91789: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2991_reg_106323' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_475_fu_42754_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91793: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2993_reg_106328' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_476_fu_42772_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91797: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2995_reg_106333' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_477_fu_42790_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91801: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2997_reg_106338' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_478_fu_42808_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91805: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2999_reg_106343' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_65_fu_34611_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_479_fu_42826_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91811: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3001_reg_106348' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_480_fu_42844_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91815: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3003_reg_106353' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_481_fu_42862_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91819: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3005_reg_106358' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_482_fu_42880_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91823: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3007_reg_106363' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_483_fu_42898_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91827: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3009_reg_106368' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_66_fu_34629_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_484_fu_42916_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91833: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3011_reg_106373' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_485_fu_42934_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91837: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3013_reg_106378' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_486_fu_42952_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91841: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3015_reg_106383' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_487_fu_42970_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91845: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3017_reg_106388' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_488_fu_42988_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91849: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_67_fu_34647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_489_fu_43010_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91855: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_490_fu_43032_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91859: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_491_fu_43054_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91863: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_492_fu_43076_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91867: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_493_fu_43098_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91871: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_68_fu_34665_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_33613_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_494_fu_43120_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91879: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_495_fu_43142_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91883: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_496_fu_43164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91887: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_497_fu_43186_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91891: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_498_fu_43208_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91895: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_69_fu_34683_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_499_fu_43230_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91901: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_500_fu_43252_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91905: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_501_fu_43274_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91909: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_502_fu_43296_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91913: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_503_fu_43318_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91917: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_70_fu_34701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_504_fu_43340_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91923: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_505_fu_43362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91927: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_506_fu_43384_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91931: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_507_fu_43406_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91935: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_508_fu_43428_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91939: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_71_fu_34719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_510_reg_106498' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_511_reg_106503' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_512_reg_106508' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_513_fu_44289_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_514_fu_44298_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_515_fu_44307_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_516_fu_44316_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_517_fu_44325_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_518_fu_44334_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_519_fu_44343_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_72_fu_34737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_520_fu_44352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_521_fu_44361_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_522_fu_44370_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_523_fu_44379_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_524_fu_44388_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_525_fu_44405_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_526_fu_44423_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_527_fu_44441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_528_fu_44459_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_529_fu_44477_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_73_fu_34755_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_530_fu_44495_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_531_fu_44513_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_532_fu_44531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_533_fu_44549_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_534_fu_44567_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_535_fu_44585_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:91999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_536_fu_44603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_537_fu_44621_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_538_fu_44639_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_539_fu_44657_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_74_fu_34773_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_540_fu_44675_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_541_fu_44693_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_542_fu_44711_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_543_fu_44729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_544_fu_44747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_545_fu_44765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_546_fu_44783_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_547_fu_44801_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_548_fu_44819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_549_fu_44837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_75_fu_34791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_550_fu_44855_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_551_fu_44873_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_552_fu_44891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_553_fu_44909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_554_fu_44927_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_555_fu_44945_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_556_fu_44963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_557_fu_44981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_558_fu_44999_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_559_fu_45017_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_76_fu_34809_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_560_fu_45035_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_561_fu_45053_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_562_fu_45071_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_563_fu_45089_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_564_fu_45107_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_565_fu_45125_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_566_fu_45143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_567_fu_45161_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_568_fu_45179_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_569_fu_45197_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_77_fu_34827_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_570_fu_45215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_571_fu_45233_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_572_fu_45251_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_573_fu_45269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_574_fu_45287_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_575_fu_45305_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_576_fu_45323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_577_fu_45341_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_578_fu_45359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_579_fu_45377_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_78_fu_34845_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_33622_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_580_fu_45395_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_581_fu_45413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_582_fu_45431_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_583_fu_45449_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_584_fu_45467_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_585_fu_45485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_586_fu_45503_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_587_fu_45521_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_588_fu_45539_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_589_fu_45557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_79_fu_34863_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_590_fu_45575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_591_fu_45593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_592_fu_45611_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_593_fu_45629_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_594_fu_45647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_595_fu_45665_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_596_fu_45683_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_597_fu_45701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_598_fu_45719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_599_fu_45737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_80_fu_34881_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_600_fu_45755_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_601_fu_45773_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_602_fu_45791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_603_fu_45809_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_604_fu_45827_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_605_fu_45845_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_606_fu_45863_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_607_fu_45881_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_608_fu_45899_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_609_fu_45917_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_81_fu_34899_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_610_fu_45935_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_611_fu_45953_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_612_fu_45971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_613_fu_45989_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_614_fu_46007_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_615_fu_46025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_616_fu_46043_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_617_fu_46061_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_618_fu_46079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_619_fu_46097_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_82_fu_34917_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_620_fu_46115_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_621_fu_46133_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_622_fu_46151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_623_fu_46169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_624_fu_46187_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_625_fu_46205_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_626_fu_46223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_627_fu_46241_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_628_fu_46259_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_629_fu_46277_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_83_fu_34935_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_630_fu_46295_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_631_fu_46313_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_632_fu_46331_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_633_fu_46349_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_634_fu_46367_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_635_fu_46385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_636_fu_46403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_637_fu_46421_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_638_fu_46439_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_639_fu_46457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_84_fu_34953_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_640_fu_46475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_641_fu_46493_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_642_fu_46511_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_643_fu_46529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_644_fu_46547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_645_fu_46565_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_646_fu_46583_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_647_fu_46601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_648_fu_46619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_649_fu_46637_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_85_fu_34971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_650_fu_46655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_651_fu_46673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_652_fu_46691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_653_fu_46709_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_654_fu_46727_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_655_fu_46745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_656_fu_46763_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_657_fu_46781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_658_fu_46799_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_659_fu_46817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_86_fu_34989_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_660_fu_46835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_661_fu_46853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3365_reg_107258' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_662_fu_46871_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92283: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3367_reg_107263' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_663_fu_46889_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92287: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3369_reg_107268' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_664_fu_46907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92291: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3371_reg_107273' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_665_fu_46925_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_87_fu_35007_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92297: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3373_reg_107278' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_666_fu_46943_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92301: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3375_reg_107283' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_667_fu_46961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92305: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3377_reg_107288' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_668_fu_46979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92309: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3379_reg_107293' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_669_fu_46997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92313: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3381_reg_107298' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_670_fu_47015_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_88_fu_35025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_33631_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92321: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3383_reg_107303' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_671_fu_47033_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92325: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3385_reg_107308' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_672_fu_47051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92329: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3387_reg_107313' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_673_fu_47069_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92333: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3389_reg_107318' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_674_fu_47087_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92337: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3391_reg_107323' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_675_fu_47105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_89_fu_35043_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92343: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3393_reg_107328' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_676_fu_47123_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92347: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3395_reg_107333' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_677_fu_47141_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92351: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3397_reg_107338' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_678_fu_47159_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92355: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3399_reg_107343' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_679_fu_47177_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92359: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3401_reg_107348' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_680_fu_47195_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_90_fu_35061_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92365: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3403_reg_107353' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_681_fu_47213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92369: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3405_reg_107358' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_682_fu_47231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92373: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3407_reg_107363' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_683_fu_47249_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92377: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3409_reg_107368' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_684_fu_47267_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92381: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3411_reg_107373' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_685_fu_47285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_91_fu_35079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92387: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3413_reg_107378' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_686_fu_47303_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92391: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3415_reg_107383' generates 19 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_687_fu_47321_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92395: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3417_reg_107388' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_688_fu_47339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92399: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3419_reg_107393' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_689_fu_47357_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92403: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3421_reg_107398' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_690_fu_47375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_92_fu_35097_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92409: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3423_reg_107403' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_691_fu_47393_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92413: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3425_reg_107408' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_692_fu_47411_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92417: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3427_reg_107413' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_693_fu_47429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92421: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3429_reg_107418' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_694_fu_47447_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92425: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3431_reg_107423' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_695_fu_47465_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_93_fu_35115_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92431: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3433_reg_107428' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_696_fu_47483_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92435: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3435_reg_107433' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_697_fu_47501_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92439: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3437_reg_107438' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_698_fu_47519_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92443: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3439_reg_107443' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_699_fu_47537_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92447: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3441_reg_107448' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_700_fu_47555_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_94_fu_35133_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92453: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3443_reg_107453' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_701_fu_47573_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92457: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3445_reg_107458' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_702_fu_47591_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92461: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3447_reg_107463' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_703_fu_47609_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92465: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3449_reg_107468' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_704_fu_47627_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92469: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3451_reg_107473' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_705_fu_47645_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_95_fu_35151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92475: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3453_reg_107478' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_706_fu_47663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92479: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3455_reg_107483' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_707_fu_47681_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92483: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3457_reg_107488' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_708_fu_47699_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92487: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3459_reg_107493' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_709_fu_47717_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92491: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3461_reg_107498' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_710_fu_47735_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_96_fu_35169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92497: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3463_reg_107503' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_711_fu_47753_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92501: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3465_reg_107508' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_712_fu_47771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92505: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3467_reg_107513' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_713_fu_47789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92509: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3469_reg_107518' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_714_fu_47807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92513: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3471_reg_107523' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_715_fu_47825_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_97_fu_35187_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92519: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3473_reg_107528' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_716_fu_47843_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92523: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3475_reg_107533' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_717_fu_47861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92527: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3477_reg_107538' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_718_fu_47879_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92531: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3479_reg_107543' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_719_fu_47897_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92535: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3481_reg_107548' generates 20 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_720_fu_47915_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_98_fu_35205_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_33640_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92543: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_load_reg_89101' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92545: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1030_reg_116623' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92547: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1031_reg_116628' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92549: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1032_fu_80989_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1033_reg_116633' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92553: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1034_reg_116638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92555: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1035_fu_81005_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92557: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1036_reg_119693' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1037_reg_116643' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92561: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1038_reg_116648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1039_fu_81027_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92565: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_reg_114398' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92567: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1040_reg_116653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92569: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1041_reg_116658' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92571: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1042_fu_81043_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92573: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1043_reg_119698' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92575: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1045_reg_120488' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1046_reg_116663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92579: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1047_reg_116668' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92581: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1048_fu_81065_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1049_reg_116673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1050_reg_116678' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92587: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_105_fu_76779_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92589: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1051_fu_81081_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92591: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1052_reg_119703' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1053_reg_116683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92595: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1054_reg_116688' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92597: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1055_fu_81103_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92599: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1056_reg_116693' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92601: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1057_reg_116698' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92603: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1058_fu_81119_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92605: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1059_reg_119708' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92607: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1060_reg_120493' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_reg_119128' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92611: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1061_reg_116703' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92613: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1062_reg_116708' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92615: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1063_fu_81141_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92617: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1064_reg_116713' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1065_reg_116718' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92621: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1066_fu_81157_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92623: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1067_reg_119713' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1068_reg_116723' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92627: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1069_reg_116728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1070_fu_81179_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92631: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_fu_85695_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92633: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1071_reg_116733' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92635: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1072_reg_116738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92637: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1073_fu_81195_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92639: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1074_reg_119718' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92641: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1075_reg_120498' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92643: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1077_reg_120728' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1078_reg_116743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1079_reg_116748' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92649: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1080_fu_81217_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92651: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1081_reg_116753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92653: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_108_reg_114403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92655: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1082_reg_116758' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92657: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1083_fu_81233_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92659: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1084_reg_119723' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92661: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1085_reg_116763' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1086_reg_116768' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92665: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1087_fu_81255_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92667: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1088_reg_116773' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92669: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1089_reg_116778' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92671: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1090_fu_81271_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92673: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1091_reg_119728' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92675: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_109_reg_114408' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92677: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1092_fu_86749_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92679: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1093_reg_116783' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92681: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1094_reg_116788' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92683: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1095_fu_81293_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92685: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1096_reg_116793' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92687: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1097_reg_116798' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92689: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1098_fu_81309_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92691: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1099_reg_119733' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92693: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1100_reg_116803' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92695: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1101_reg_116808' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92697: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_fu_76801_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92699: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1102_fu_81331_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92701: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1103_reg_116813' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92703: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1104_reg_116818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92705: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1105_fu_81347_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92707: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1106_reg_119738' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92709: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1107_fu_86765_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92711: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1108_reg_120503_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1109_reg_116823' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92715: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1110_reg_116828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92717: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1111_fu_81369_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92719: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_111_reg_114413' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92721: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1112_reg_116833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92723: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1113_reg_116838' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92725: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1114_fu_81385_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92727: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1115_reg_119743' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92729: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1116_reg_116843' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92731: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1117_reg_116848' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92733: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1118_fu_81407_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92735: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1119_reg_116853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92737: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1120_reg_116858' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1121_fu_81423_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_reg_114418' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92743: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1122_reg_119748' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92745: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1123_fu_86787_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92747: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1124_reg_116863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92749: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1125_reg_116868' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92751: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1126_fu_81445_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92753: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1127_reg_116873' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92755: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1128_reg_116878' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92757: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1129_fu_81461_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92759: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1130_reg_119753' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92761: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1131_reg_116883' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_fu_76817_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92765: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_114158' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92767: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1132_reg_116888' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92769: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1133_fu_81483_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92771: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1134_reg_116893' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92773: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1135_reg_116898' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92775: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1136_fu_81499_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92777: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1137_reg_119758' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92779: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1138_fu_86803_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92781: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1139_reg_120508_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92783: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1141_reg_120808' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1142_reg_116903' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92787: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_114_reg_119133' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92789: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1143_reg_116908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92791: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1144_fu_81521_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92793: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1145_reg_116913' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92795: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1146_reg_116918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1147_fu_81537_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92799: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1148_reg_119763' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1149_reg_116923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92803: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1150_reg_116928' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1151_fu_81559_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1152_reg_116933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92809: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_reg_114423' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92811: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1153_reg_116938' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92813: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1154_fu_81575_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1155_reg_119768' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92817: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1156_fu_86825_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92819: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1157_reg_116943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92821: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1158_reg_116948' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92823: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1159_fu_81597_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1160_reg_116953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92827: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1161_reg_116958' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92829: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1162_fu_81613_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92831: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_reg_114428' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92833: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1163_reg_119773' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92835: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1164_reg_116963' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92837: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1165_reg_116968' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92839: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1166_fu_81635_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92841: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1167_reg_116973' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92843: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1168_reg_116978' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92845: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1169_fu_81651_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92847: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1170_reg_119778' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92849: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1171_fu_86841_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92851: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1172_reg_120513' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_fu_76839_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1173_reg_116983' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1174_reg_116988' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1175_fu_81673_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92861: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1176_reg_116993' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92863: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1177_reg_116998' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92865: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1178_fu_81689_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92867: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1179_reg_119783' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92869: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1180_reg_117003' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92871: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1181_reg_117008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1182_fu_81711_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92875: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_118_reg_114433' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92877: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1183_reg_117013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92879: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1184_reg_117018' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92881: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1185_fu_81727_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1186_reg_119788' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92885: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1187_fu_86863_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92887: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1188_reg_117023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92889: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1189_reg_117028' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1190_fu_81749_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92893: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1191_reg_117033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92895: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1192_reg_117038' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92897: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_reg_114438' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92899: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1193_fu_81765_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92901: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1194_reg_119793' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92903: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1195_reg_117043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92905: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1196_reg_117048' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92907: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1197_fu_81787_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92909: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1198_reg_117053' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92911: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1199_reg_117058' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92913: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1200_fu_81803_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92915: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1201_reg_119798' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92917: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1202_fu_86879_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92919: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_fu_76855_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92921: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1203_reg_120518' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92923: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1204_reg_120733_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92925: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1205_reg_117063' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92927: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1206_reg_117068' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92929: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1207_fu_81825_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92931: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1208_reg_117073' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92933: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1209_reg_117078' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92935: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1210_fu_81841_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92937: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1211_reg_119803' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92939: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1212_reg_117083' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92941: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_121_reg_119138' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92943: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1213_reg_117088' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92945: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1214_fu_81863_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92947: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1215_reg_117093' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92949: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1216_reg_117098' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92951: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1217_fu_81879_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92953: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1218_reg_119808' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92955: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1219_fu_86901_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92957: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1220_reg_117103' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92959: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1221_reg_117108' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92961: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1222_fu_81901_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92963: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_122_fu_85711_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92965: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1223_reg_117113' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92967: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1224_reg_117118' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92969: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1225_fu_81917_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92971: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1226_reg_119813' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92973: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1227_reg_117123' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92975: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1228_reg_117128' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92977: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1229_fu_81939_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92979: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1230_reg_117133' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92981: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1231_reg_117138' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92983: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1232_fu_81955_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92985: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_reg_120328_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92987: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_119068' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92989: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1233_reg_119818' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92991: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1234_fu_86917_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92993: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1235_reg_120523' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92995: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1236_reg_117143' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92997: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1237_reg_117148' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:92999: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1238_fu_81977_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93001: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1239_reg_117153' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93003: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1240_reg_117158' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93005: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1241_fu_81993_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1242_reg_119823' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93009: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_125_reg_120788' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93011: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1243_reg_117163' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93013: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1244_reg_117168' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93015: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1245_fu_82015_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93017: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1246_reg_117173' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93019: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1247_reg_117178' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93021: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1248_fu_82031_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93023: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1249_reg_119828' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93025: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1250_fu_86939_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93027: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1251_reg_117183' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93029: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1252_reg_117188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93031: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_reg_114443' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93033: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1253_fu_82053_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93035: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1254_reg_117193' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93037: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1255_reg_117198' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93039: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1256_fu_82069_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93041: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1257_reg_119833' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93043: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1258_reg_117203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1259_reg_117208' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93047: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1260_fu_82091_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93049: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1261_reg_117213' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1262_reg_117218' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93053: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_127_reg_114448' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93055: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1263_fu_82107_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93057: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1264_reg_119838' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93059: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1265_fu_86955_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93061: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1266_reg_120528' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93063: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1267_reg_120738_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1529_fu_64798_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93067: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1271_fu_64814_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93069: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1272_fu_64824_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1273_fu_64834_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93073: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1275_reg_117223' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93075: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_fu_76877_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93077: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1276_fu_64856_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93079: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1277_fu_64866_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93081: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1278_reg_117228' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93083: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1279_fu_64882_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1280_fu_64892_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93087: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1281_reg_117233' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93089: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1283_reg_119843' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93091: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1284_reg_117238' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93093: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1285_reg_117243' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93095: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1286_fu_82150_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_129_reg_114453' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93099: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1287_reg_117248' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1288_reg_117253' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93103: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1289_fu_82166_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93105: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1290_reg_119848' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1291_reg_117258' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93109: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1292_reg_117263' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93111: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1293_fu_82188_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1294_reg_117268' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93115: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1295_reg_117273' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93117: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1296_fu_82204_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_reg_114458' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93121: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1297_reg_119853' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93123: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1299_reg_120533' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93125: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1300_reg_117278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93127: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1301_reg_117283' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93129: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1302_fu_82226_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93131: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1303_reg_117288' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93133: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1304_reg_117293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93135: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1305_fu_82242_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1306_reg_119858' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1307_reg_117298' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93141: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_fu_76893_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93143: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1308_reg_117303' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93145: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1309_fu_82264_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93147: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1310_reg_117308' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93149: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1311_reg_117313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93151: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1312_fu_82280_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1313_reg_119863' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93155: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1314_reg_120538' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93157: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1315_reg_117318' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93159: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1316_reg_117323' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93161: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1317_fu_82302_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_reg_119143' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93165: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1318_reg_117328' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1319_reg_117333' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93169: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1320_fu_82318_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93171: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1321_reg_119868' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93173: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1322_reg_117338' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93175: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1323_reg_117343' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93177: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1324_fu_82340_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93179: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1325_reg_117348' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93181: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1326_reg_117353' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93183: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1327_fu_82356_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93185: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_133_reg_114463' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1328_reg_119873' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93189: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1329_reg_120543' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93191: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1331_reg_120743' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93193: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1332_reg_117358' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1333_reg_117363' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93197: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1334_fu_82378_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93199: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1335_reg_117368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93201: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1336_reg_117373' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93203: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1337_fu_82394_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93205: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1338_reg_119878' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93207: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_reg_114468' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93209: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_reg_114163' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1339_reg_117378' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93213: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1340_reg_117383' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93215: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1341_fu_82416_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93217: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1342_reg_117388' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93219: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1343_reg_117393' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93221: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1344_fu_82432_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93223: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1345_reg_119883' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93225: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1346_fu_87022_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1347_reg_117398' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1348_reg_117403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93231: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_135_fu_76915_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93233: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1349_fu_82454_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93235: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1350_reg_117408' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1351_reg_117413' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93239: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1352_fu_82470_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93241: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1353_reg_119888' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93243: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1354_reg_117418' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1355_reg_117423' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93247: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1356_fu_82492_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93249: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1357_reg_117428' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93251: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1358_reg_117433' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93253: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_reg_114473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93255: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1359_fu_82508_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93257: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1360_reg_119893' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93259: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1361_fu_87038_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93261: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1362_reg_120548_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1363_reg_117438' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93265: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1364_reg_117443' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93267: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1365_fu_82530_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1366_reg_117448' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93271: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1367_reg_117453' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93273: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1368_fu_82546_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93275: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_reg_114478' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1369_reg_119898' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93279: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1370_reg_117458' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93281: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1371_reg_117463' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93283: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1372_fu_82568_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93285: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1373_reg_117468' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93287: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1374_reg_117473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93289: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1375_fu_82584_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1376_reg_119903' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93293: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1377_fu_87060_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93295: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1378_reg_117478' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93297: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_138_fu_76931_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93299: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1379_reg_117483' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93301: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1380_fu_82606_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1381_reg_117488' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93305: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1382_reg_117493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93307: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1383_fu_82622_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1384_reg_119908' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1385_reg_117498' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1386_reg_117503' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93315: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1387_fu_82644_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1388_reg_117508' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_reg_119148' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93321: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1389_reg_117513' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93323: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1390_fu_82660_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1391_reg_119913' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93327: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1392_fu_87076_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93329: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1393_reg_120553_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93331: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1395_reg_120813' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93333: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1396_reg_117518' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1397_reg_117523' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93337: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1398_fu_82682_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93339: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1399_reg_117528' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93341: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_85733_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1400_reg_117533' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93345: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1401_fu_82698_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93347: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1402_reg_119918' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1403_reg_117538' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1404_reg_117543' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93353: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1405_fu_82720_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1406_reg_117548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1407_reg_117553' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93359: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1408_fu_82736_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1409_reg_119923' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_reg_114483' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93365: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1410_fu_87098_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93367: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1411_reg_117558' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1412_reg_117563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93371: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1413_fu_82758_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93373: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1414_reg_117568' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93375: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1415_reg_117573' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93377: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1416_fu_82774_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93379: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1417_reg_119928' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1418_reg_117578' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1419_reg_117583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_142_reg_114488' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1420_fu_82796_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93389: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1421_reg_117588' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93391: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1422_reg_117593' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93393: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1423_fu_82812_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1424_reg_119933' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93397: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1425_fu_87114_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93399: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1426_reg_120558' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93401: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1427_reg_117598' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1428_reg_117603' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93405: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1429_fu_82834_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93407: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_fu_76953_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1430_reg_117608' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93411: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1431_reg_117613' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93413: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1432_fu_82850_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93415: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1433_reg_119938' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93417: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1434_reg_117618' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93419: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1435_reg_117623' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93421: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1436_fu_82872_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1437_reg_117628' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1438_reg_117633' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93427: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1439_fu_82888_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_reg_114493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_reg_114168' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1440_reg_119943' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93435: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1441_fu_87136_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1442_reg_117638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1443_reg_117643' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93441: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1444_fu_82910_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93443: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1445_reg_117648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1446_reg_117653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93447: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1447_fu_82926_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93449: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1448_reg_119948' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1449_reg_117658' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_reg_114498' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93455: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1450_reg_117663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93457: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1451_fu_82948_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93459: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1452_reg_117668' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1453_reg_117673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93463: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1454_fu_82964_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93465: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1455_reg_119953' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93467: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1456_fu_87152_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93469: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1457_reg_120563' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93471: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1458_reg_120748_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93473: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1459_reg_117678' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93475: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_146_fu_76969_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1460_reg_117683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93479: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1461_fu_82986_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93481: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1462_reg_117688' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1463_reg_117693' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93485: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1464_fu_83002_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93487: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1465_reg_119958' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93489: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1466_reg_117698' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93491: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1467_reg_117703' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93493: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1468_fu_83024_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1469_reg_117708' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93497: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_reg_119153' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1470_reg_117713' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93501: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1471_fu_83040_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93503: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1472_reg_119963' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93505: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1473_fu_87174_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93507: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1474_reg_117718' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93509: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1475_reg_117723' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93511: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1476_fu_83062_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93513: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1477_reg_117728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93515: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1478_reg_117733' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93517: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1479_fu_83078_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93519: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_148_reg_114503' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93521: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1480_reg_119968' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93523: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1481_reg_117738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93525: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1482_reg_117743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93527: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1483_fu_83100_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93529: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1484_reg_117748' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93531: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1485_reg_117753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93533: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1486_fu_83116_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93535: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1487_reg_119973' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93537: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1488_fu_87190_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93539: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1489_reg_120568' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93541: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_149_reg_114508' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93543: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1490_reg_117758' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93545: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1491_reg_117763' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93547: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1492_fu_83138_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1493_reg_117768' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1494_reg_117773' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1495_fu_83154_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93555: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1496_reg_119978' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93557: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1497_reg_117778' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1498_reg_117783' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93561: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1499_fu_83176_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_fu_76991_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93565: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1500_reg_117788' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93567: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1501_reg_117793' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93569: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1502_fu_83192_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93571: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1503_reg_119983' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93573: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1504_fu_87212_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93575: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1505_reg_117798' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1506_reg_117803' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93579: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1507_fu_83214_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93581: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1508_reg_117808' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1509_reg_117813' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_151_reg_114513' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93587: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1510_fu_83230_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93589: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1511_reg_119988' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93591: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1512_reg_117818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1513_reg_117823' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93595: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1514_fu_83252_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93597: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1515_reg_117828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93599: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1516_reg_117833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93601: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1517_fu_83268_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93603: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1518_reg_119993' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93605: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1519_fu_87228_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93607: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_152_reg_114518' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93609: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1520_reg_120573' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93611: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1521_reg_120753_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1784_fu_70139_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93615: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1525_fu_70155_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93617: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1526_fu_70165_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1527_fu_70175_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93621: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1529_reg_117838' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93623: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1530_fu_70197_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1531_fu_70207_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93627: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1532_reg_117843' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_fu_77007_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93631: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1533_fu_70223_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93633: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1534_fu_70233_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93635: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1535_reg_117848' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1537_reg_119998' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93639: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1538_reg_117853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93641: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1539_reg_117858' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93643: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1540_fu_83311_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1541_reg_117863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1542_reg_117868' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93649: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1543_fu_83327_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93651: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_154_reg_119158' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93653: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_76345_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93655: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1544_reg_120003' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93657: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1545_reg_117873' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93659: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1546_reg_117878' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93661: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1547_fu_83349_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1548_reg_117883' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93665: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1549_reg_117888' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93667: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1550_fu_83365_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1551_reg_120008' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93671: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1553_reg_120578' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93673: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1554_reg_117893' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93675: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_85749_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93677: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1555_reg_117898' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93679: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1556_fu_83387_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93681: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1557_reg_117903' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93683: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1558_reg_117908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93685: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1559_fu_83403_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93687: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1560_reg_120013' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93689: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1561_reg_117913' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93691: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1562_reg_117918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93693: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1563_fu_83425_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93695: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1564_reg_117923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93697: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_reg_120333' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93699: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1565_reg_117928' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93701: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1566_fu_83441_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93703: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1567_reg_120018' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93705: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1568_reg_120583' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93707: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1569_reg_117933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93709: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1570_reg_117938' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93711: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1571_fu_83463_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1572_reg_117943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93715: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1573_reg_117948' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93717: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1574_fu_83479_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93719: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_157_reg_114523' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1575_reg_120023' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93723: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1576_reg_117953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93725: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1577_reg_117958' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93727: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1578_fu_83501_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93729: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1579_reg_117963' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93731: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1580_reg_117968' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93733: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1581_fu_83517_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1582_reg_120028' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93737: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1583_reg_120588' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93739: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1585_reg_120758' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_158_reg_114528' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93743: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1586_reg_117973' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93745: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1587_reg_117978' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93747: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1588_fu_83539_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93749: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1589_reg_117983' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93751: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1590_reg_117988' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93753: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1591_fu_83555_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93755: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1592_reg_120033' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93757: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1593_reg_117993' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93759: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1594_reg_117998' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93761: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1595_fu_83577_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_fu_77029_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93765: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1596_reg_118003' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93767: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1597_reg_118008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93769: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1598_fu_83593_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93771: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1599_reg_120038' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93773: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1600_fu_87295_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93775: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1601_reg_118013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93777: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1602_reg_118018' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93779: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1603_fu_83615_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93781: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1604_reg_118023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93783: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1605_reg_118028' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_160_reg_114533' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1606_fu_83631_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93789: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1607_reg_120043' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93791: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1608_reg_118033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93793: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1609_reg_118038' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93795: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1610_fu_83653_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93797: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1611_reg_118043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93799: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1612_reg_118048' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93801: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1613_fu_83669_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93803: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1614_reg_120048' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93805: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1615_fu_87311_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_reg_114538' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93809: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1616_reg_120593_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93811: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1617_reg_118053' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93813: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1618_reg_118058' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93815: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1619_fu_83691_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93817: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1620_reg_118063' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93819: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1621_reg_118068' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93821: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1622_fu_83707_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93823: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1623_reg_120053' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1624_reg_118073' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93827: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1625_reg_118078' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93829: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_fu_77045_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93831: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1626_fu_83729_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93833: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1627_reg_118083' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93835: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1628_reg_118088' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93837: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1629_fu_83745_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93839: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1630_reg_120058' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93841: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1631_fu_87333_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93843: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1632_reg_118093' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93845: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1633_reg_118098' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93847: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1634_fu_83767_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93849: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1635_reg_118103' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93851: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_163_reg_119163' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93853: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1636_reg_118108' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93855: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1637_fu_83783_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93857: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1638_reg_120063' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93859: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1639_reg_118113' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93861: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1640_reg_118118' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93863: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1641_fu_83805_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93865: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1642_reg_118123' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93867: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1643_reg_118128' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93869: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1644_fu_83821_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93871: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1645_reg_120068' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93873: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_reg_114543' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93875: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_reg_114173' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93877: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1646_fu_87349_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93879: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1647_reg_120598_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93881: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1649_reg_120818' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93883: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1650_reg_118133' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93885: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1651_reg_118138' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93887: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1652_fu_83843_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93889: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1653_reg_118143' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93891: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1654_reg_118148' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93893: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1655_fu_83859_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1656_reg_120073' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93897: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_reg_114548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93899: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1657_reg_118153' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93901: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1658_reg_118158' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93903: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1659_fu_83881_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93905: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1660_reg_118163' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93907: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1661_reg_118168' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93909: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1662_fu_83897_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93911: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1663_reg_120078' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93913: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1664_fu_87371_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93915: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1665_reg_118173' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93917: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1666_reg_118178' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93919: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_fu_77067_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93921: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1667_fu_83919_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93923: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1668_reg_118183' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93925: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1669_reg_118188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93927: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1670_fu_83935_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93929: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1671_reg_120083' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93931: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1672_reg_118193' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93933: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1673_reg_118198' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93935: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1674_fu_83957_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93937: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1675_reg_118203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93939: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1676_reg_118208' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93941: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_167_reg_114553' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93943: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1677_fu_83973_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93945: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1678_reg_120088' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93947: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1679_fu_87387_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93949: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1680_reg_120603' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93951: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1681_reg_118213' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93953: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1682_reg_118218' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1683_fu_83995_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93957: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1684_reg_118223' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93959: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1685_reg_118228' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93961: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1686_fu_84011_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93963: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_reg_114558' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1687_reg_120093' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93967: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1688_reg_118233' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1689_reg_118238' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93971: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1690_fu_84033_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93973: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1691_reg_118243' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93975: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1692_reg_118248' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93977: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1693_fu_84049_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1694_reg_120098' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93981: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1695_fu_87409_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93983: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1696_reg_118253' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93985: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_fu_77083_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93987: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1697_reg_118258' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93989: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1698_fu_84071_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93991: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1699_reg_118263' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93993: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1700_reg_118268' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93995: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1701_fu_84087_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93997: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1702_reg_120103' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:93999: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1703_reg_118273' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94001: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1704_reg_118278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94003: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1705_fu_84109_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94005: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1706_reg_118283' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_170_reg_119168' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94009: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1707_reg_118288' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94011: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1708_fu_84125_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94013: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1709_reg_120108' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94015: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1710_fu_87425_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94017: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1711_reg_120608' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94019: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1712_reg_120763_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94021: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1713_reg_118293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94023: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1714_reg_118298' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94025: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1715_fu_84147_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94027: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1716_reg_118303' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94029: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_171_fu_85771_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94031: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1717_reg_118308' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94033: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1718_fu_84163_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94035: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1719_reg_120113' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94037: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1720_reg_118313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94039: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1721_reg_118318' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94041: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1722_fu_84185_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94043: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1723_reg_118323' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1724_reg_118328' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94047: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1725_fu_84201_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94049: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1726_reg_120118' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_reg_114563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94053: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1727_fu_87447_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1728_reg_118333' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94057: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1729_reg_118338' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94059: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1730_fu_84223_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94061: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1731_reg_118343' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94063: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1732_reg_118348' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94065: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1733_fu_84239_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94067: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1734_reg_120123' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94069: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1735_reg_118353' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1736_reg_118358' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94073: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_173_reg_114568' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94075: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1737_fu_84261_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94077: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1738_reg_118363' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94079: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1739_reg_118368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94081: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1740_fu_84277_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94083: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1741_reg_120128' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94085: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1742_fu_87463_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94087: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1743_reg_120613' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1744_reg_118373' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94091: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1745_reg_118378' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94093: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1746_fu_84299_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94095: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_fu_77105_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_reg_114178' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94099: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1747_reg_118383' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1748_reg_118388' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94103: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1749_fu_84315_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94105: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1750_reg_120133' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1751_reg_118393' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94109: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1752_reg_118398' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94111: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1753_fu_84337_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1754_reg_118403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94115: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1755_reg_118408' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94117: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1756_fu_84353_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_reg_114573' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94121: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1757_reg_120138' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94123: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1758_fu_87485_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94125: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1759_reg_118413' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94127: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1760_reg_118418' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94129: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1761_fu_84375_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94131: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1762_reg_118423' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94133: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1763_reg_118428' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94135: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1764_fu_84391_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1765_reg_120143' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1766_reg_118433' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94141: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_176_reg_114578' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94143: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1767_reg_118438' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94145: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1768_fu_84413_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94147: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1769_reg_118443' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94149: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1770_reg_118448' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94151: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1771_fu_84429_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1772_reg_120148' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94155: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1773_fu_87501_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94157: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1774_reg_120618' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94159: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1775_reg_120768_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2039_fu_75488_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94163: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_fu_77121_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94165: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1779_fu_75504_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1780_fu_75514_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94169: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1781_fu_75524_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94171: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1783_reg_118453' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94173: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1784_fu_75546_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94175: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1785_fu_75556_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94177: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1786_reg_118458' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94179: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1787_fu_75572_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94181: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1788_fu_75582_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94183: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1789_reg_118463' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94185: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_178_reg_119173' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94187: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1791_reg_120153' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94189: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1792_reg_118468' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94191: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1793_reg_118473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94193: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1794_fu_84472_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1795_reg_118478' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94197: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1796_reg_118483' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94199: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1797_fu_84488_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94201: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1798_reg_120158' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94203: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1799_reg_118488' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94205: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1800_reg_118493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94207: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_reg_114583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94209: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1801_fu_84510_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1802_reg_118498' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94213: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1803_reg_118503' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94215: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1804_fu_84526_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1805_reg_120163' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94219: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1807_reg_120623' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94221: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1808_reg_118508' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94223: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1809_reg_118513' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94225: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1810_fu_84548_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1811_reg_118518' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_reg_114588' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94231: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1812_reg_118523' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94233: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1813_fu_84564_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94235: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1814_reg_120168' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1815_reg_118528' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94239: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1816_reg_118533' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94241: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1817_fu_84586_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94243: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1818_reg_118538' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1819_reg_118543' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94247: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1820_fu_84602_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1821_reg_120173' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94251: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_fu_77143_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94253: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1822_reg_120628' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94255: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1823_reg_118548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94257: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1824_reg_118553' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94259: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1825_fu_84624_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1826_reg_118558' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1827_reg_118563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94265: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1828_fu_84640_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1829_reg_120178' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1830_reg_118568' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94271: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1831_reg_118573' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94273: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_182_reg_114593' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94275: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1832_fu_84662_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94277: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1833_reg_118578' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94279: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1834_reg_118583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94281: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1835_fu_84678_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1836_reg_120183' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94285: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1837_reg_120633' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94287: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1839_reg_120773' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94289: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1840_reg_118588' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94291: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1841_reg_118593' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94293: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1842_fu_84700_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94295: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_reg_114598' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94297: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1843_reg_118598' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94299: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1844_reg_118603' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94301: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1845_fu_84716_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1846_reg_120188' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94305: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1847_reg_118608' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1848_reg_118613' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94309: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1849_fu_84738_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1850_reg_118618' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1851_reg_118623' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94315: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1852_fu_84754_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94317: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_184_fu_77159_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94319: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_76361_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94321: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1853_reg_120193' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94323: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1854_fu_87568_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1855_reg_118628' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94327: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1856_reg_118633' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94329: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1857_fu_84776_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94331: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1858_reg_118638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94333: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1859_reg_118643' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94335: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1860_fu_84792_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94337: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1861_reg_120198' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94339: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1862_reg_118648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_reg_119178' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1863_reg_118653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94345: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1864_fu_84814_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94347: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1865_reg_118658' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1866_reg_118663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94351: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1867_fu_84830_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94353: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1868_reg_120203' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94355: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1869_fu_87584_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94357: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1870_reg_120638_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94359: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1871_reg_118668' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1872_reg_118673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94363: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_fu_85787_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94365: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1873_fu_84852_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94367: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1874_reg_118678' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1875_reg_118683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94371: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1876_fu_84868_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94373: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1877_reg_120208' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94375: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1878_reg_118688' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94377: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1879_reg_118693' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94379: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1880_fu_84890_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1881_reg_118698' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1882_reg_118703' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94385: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_187_reg_120338' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1883_fu_84906_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1884_reg_120213' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94391: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1885_fu_87606_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94393: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1886_reg_118708' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94395: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1887_reg_118713' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94397: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1888_fu_84928_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94399: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1889_reg_118718' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94401: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1890_reg_118723' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94403: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1891_fu_84944_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1892_reg_120218' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94407: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_120673_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1893_reg_118728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94411: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1894_reg_118733' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94413: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1895_fu_84966_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1896_reg_118738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94417: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1897_reg_118743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94419: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1898_fu_84982_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94421: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1899_reg_120223' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94423: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1900_fu_87622_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94425: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1901_reg_120643_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94427: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1903_reg_120823' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_reg_114603' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1904_reg_118748' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94433: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1905_reg_118753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94435: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1906_fu_85004_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1907_reg_118758' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1908_reg_118763' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94441: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1909_fu_85020_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1910_reg_120228' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1911_reg_118768' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1912_reg_118773' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94449: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1913_fu_85042_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_reg_114608' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1914_reg_118778' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94455: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1915_reg_118783' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94457: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1916_fu_85058_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1917_reg_120233' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94461: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1918_fu_87644_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1919_reg_118788' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94465: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1920_reg_118793' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94467: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1921_fu_85080_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94469: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1922_reg_118798' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94471: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1923_reg_118803' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94473: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_191_fu_77181_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94475: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1924_fu_85096_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1925_reg_120238' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1926_reg_118808' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94481: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1927_reg_118813' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94483: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1928_fu_85118_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1929_reg_118818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94487: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1930_reg_118823' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94489: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1931_fu_85134_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1932_reg_120243' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94493: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1933_fu_87660_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_reg_114613' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94497: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1934_reg_120648' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1935_reg_118828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94501: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1936_reg_118833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94503: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1937_fu_85156_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94505: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1938_reg_118838' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94507: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1939_reg_118843' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94509: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1940_fu_85172_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94511: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1941_reg_120248' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94513: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1942_reg_118848' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94515: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1943_reg_118853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94517: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_reg_114618' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94519: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1944_fu_85194_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94521: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1945_reg_118858' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94523: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1946_reg_118863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94525: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1947_fu_85210_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94527: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1948_reg_120253' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94529: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1949_fu_87682_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94531: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1950_reg_118868' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94533: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1951_reg_118873' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94535: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1952_fu_85232_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94537: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1953_reg_118878' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_fu_77197_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_reg_119073' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94543: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1954_reg_118883' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94545: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1955_fu_85248_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94547: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1956_reg_120258' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1957_reg_118888' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1958_reg_118893' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1959_fu_85270_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94555: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1960_reg_118898' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94557: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1961_reg_118903' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94559: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1962_fu_85286_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1963_reg_120263' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94563: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_195_reg_119183' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94565: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1964_fu_87698_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94567: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1965_reg_120653' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94569: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1966_reg_120778_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94571: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1967_reg_118908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94573: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1968_reg_118913' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94575: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1969_fu_85308_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1970_reg_118918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94579: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1971_reg_118923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94581: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1972_fu_85324_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94583: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1973_reg_120268' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_reg_114623' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94587: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1974_reg_118928' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94589: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1975_reg_118933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94591: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1976_fu_85346_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1977_reg_118938' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94595: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1978_reg_118943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94597: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1979_fu_85362_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94599: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1980_reg_120273' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94601: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1981_fu_87720_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1982_reg_118948' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94605: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1983_reg_118953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94607: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_197_reg_114628' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94609: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1984_fu_85384_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94611: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1985_reg_118958' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94613: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1986_reg_118963' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94615: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1987_fu_85400_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94617: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1988_reg_120278' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1989_reg_118968' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94621: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1990_reg_118973' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94623: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1991_fu_85422_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1992_reg_118978' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94627: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1993_reg_118983' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_198_fu_77219_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94631: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1994_fu_85438_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94633: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1995_reg_120283' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94635: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1996_fu_87736_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94637: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1997_reg_120658' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94639: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1998_reg_118988' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94641: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1999_reg_118993' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94643: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2000_fu_85460_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2001_reg_118998' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2002_reg_119003' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94649: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2003_fu_85476_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94651: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_reg_114633' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2004_reg_120288' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94655: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2005_reg_119008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94657: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2006_reg_119013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94659: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2007_fu_85498_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94661: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2008_reg_119018' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2009_reg_119023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94665: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2010_fu_85514_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2011_reg_120293' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94669: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2012_fu_87758_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94671: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2013_reg_119028' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94673: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_200_reg_114638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94675: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2014_reg_119033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94677: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2015_fu_85536_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94679: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2016_reg_119038' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94681: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2017_reg_119043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94683: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2018_fu_85552_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2019_reg_120298' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94687: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2020_reg_119048' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94689: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2021_reg_119053' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94691: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2022_fu_85574_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94693: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2023_reg_119058' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94695: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_201_fu_77235_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94697: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2024_reg_119063' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94699: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2025_fu_85590_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2026_reg_120303' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94703: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2027_fu_87774_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94705: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2028_reg_120663' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94707: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2029_reg_120783_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94709: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_reg_119188' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94711: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_203_fu_85809_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_reg_114643' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94715: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_114183' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94717: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_38125_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94719: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_reg_114648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94721: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_206_fu_77257_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94723: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_207_reg_114653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94725: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_reg_114658' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94727: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_209_fu_77273_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94729: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_reg_119193' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94731: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_reg_114663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94733: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_212_reg_114668' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94735: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_fu_77295_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94737: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_reg_114673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94739: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_reg_114188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_reg_114678' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94743: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_216_fu_77311_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94745: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_reg_119198' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94747: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_fu_85825_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94749: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_219_reg_120343' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94751: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_220_reg_114683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94753: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_reg_114688' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94755: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_222_fu_77333_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94757: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_reg_114693' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94759: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_reg_114698' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94761: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_76383_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_225_fu_77349_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_reg_119203' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94767: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_227_reg_114703' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94769: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_reg_114708' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94771: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_fu_77371_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94773: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_reg_114713' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94775: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_231_reg_114718' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94777: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_fu_77387_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94779: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_233_reg_119208' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94781: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_85847_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94783: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_reg_114193' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_reg_114723' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94787: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_236_reg_114728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94789: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_fu_77409_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94791: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_reg_114733' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94793: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_reg_114738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94795: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_240_fu_77425_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94797: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_reg_119213' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94799: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_reg_114743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_reg_114748' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94803: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_244_fu_77447_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94805: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_reg_114198' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_reg_114753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94809: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_246_reg_114758' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_247_fu_77463_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94813: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_reg_119218' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94815: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_249_fu_85863_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94817: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_250_reg_120348' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94819: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_reg_120678_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_509_fu_43450_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94823: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_255_fu_43466_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_256_fu_43476_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94827: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_76399_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94829: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_257_fu_43486_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94831: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_259_reg_114763' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94833: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_260_fu_43508_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94835: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_261_fu_43518_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94837: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_262_reg_114768' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94839: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_263_fu_43534_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94841: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_264_fu_43544_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94843: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_265_reg_114773' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94845: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_267_reg_119223' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94847: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_268_reg_114778' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94849: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_reg_119078' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94851: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_269_reg_114783' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_270_fu_77506_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_271_reg_114788' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_272_reg_114793' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_273_fu_77522_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_274_reg_119228' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94863: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_275_reg_114798' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94865: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_276_reg_114803' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94867: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_277_fu_77544_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94869: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_278_reg_114808' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94871: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_120308' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94873: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_279_reg_114813' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94875: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_280_fu_77560_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94877: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_281_reg_119233' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94879: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_283_reg_120353' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94881: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_284_reg_114818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94883: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_285_reg_114823' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94885: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_286_fu_77582_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94887: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_287_reg_114828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94889: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_288_reg_114833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_289_fu_77598_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94893: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_reg_114203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_290_reg_119238' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94897: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_291_reg_114838' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94899: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_292_reg_114843' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94901: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_293_fu_77620_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94903: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_294_reg_114848' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94905: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_295_reg_114853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94907: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_296_fu_77636_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94909: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_297_reg_119243' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94911: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_298_reg_120358' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94913: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_299_reg_114858' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94915: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_reg_114208' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94917: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_300_reg_114863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94919: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_301_fu_77658_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94921: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_302_reg_114868' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94923: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_303_reg_114873' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94925: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_304_fu_77674_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94927: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_305_reg_119248' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94929: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_306_reg_114878' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94931: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_307_reg_114883' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94933: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_308_fu_77696_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94935: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_309_reg_114888' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94937: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_76421_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94939: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_38135_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94941: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_310_reg_114893' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94943: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_311_fu_77712_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94945: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_312_reg_119253' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94947: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_313_reg_120363' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94949: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_315_reg_120683' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94951: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_316_reg_114898' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94953: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_317_reg_114903' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_318_fu_77734_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94957: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_319_reg_114908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94959: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_320_reg_114913' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94961: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_reg_114213' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94963: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_321_fu_77750_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_322_reg_119258' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94967: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_323_reg_114918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_324_reg_114923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94971: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_325_fu_77772_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94973: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_326_reg_114928' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94975: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_327_reg_114933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94977: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_328_fu_77788_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_329_reg_119263' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94981: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_330_fu_85930_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94983: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_reg_114218' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94985: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_331_reg_114938' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94987: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_332_reg_114943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94989: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_333_fu_77810_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94991: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_334_reg_114948' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94993: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_335_reg_114953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94995: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_336_fu_77826_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94997: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_337_reg_119268' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:94999: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_338_reg_114958' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95001: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_339_reg_114963' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95003: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_340_fu_77848_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95005: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_76437_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95007: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_341_reg_114968' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95009: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_342_reg_114973' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95011: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_343_fu_77864_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95013: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_344_reg_119273' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95015: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_345_fu_85946_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95017: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_346_reg_120368_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95019: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_347_reg_114978' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95021: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_348_reg_114983' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95023: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_349_fu_77886_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95025: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_350_reg_114988' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95027: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_reg_119083' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95029: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_351_reg_114993' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95031: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_352_fu_77902_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95033: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_353_reg_119278' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95035: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_354_reg_114998' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95037: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_355_reg_115003' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95039: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_356_fu_77924_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95041: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_357_reg_115008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95043: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_358_reg_115013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95045: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_359_fu_77940_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95047: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_360_reg_119283' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95049: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_114223' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95051: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_361_fu_85968_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95053: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_362_reg_115018' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_363_reg_115023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95057: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_364_fu_77962_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95059: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_365_reg_115028' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95061: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_366_reg_115033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95063: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_367_fu_77978_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95065: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_368_reg_119288' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95067: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_369_reg_115038' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95069: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_370_reg_115043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_reg_114228' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95073: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_371_fu_78000_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95075: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_372_reg_115048' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95077: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_373_reg_115053' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95079: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_374_fu_78016_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95081: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_375_reg_119293' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95083: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_376_fu_85984_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95085: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_377_reg_120373_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95087: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_379_reg_120793' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_380_reg_115058' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95091: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_381_reg_115063' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95093: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_76459_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95095: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_382_fu_78038_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_383_reg_115068' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95099: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_384_reg_115073' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95101: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_385_fu_78054_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95103: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_386_reg_119298' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95105: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_387_reg_115078' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_388_reg_115083' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95109: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_389_fu_78076_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95111: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_390_reg_115088' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_391_reg_115093' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95115: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_reg_114233' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95117: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_392_fu_78092_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95119: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_393_reg_119303' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95121: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_394_fu_86006_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95123: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_395_reg_115098' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95125: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_396_reg_115103' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95127: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_397_fu_78114_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95129: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_398_reg_115108' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95131: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_399_reg_115113' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95133: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_400_fu_78130_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95135: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_401_reg_119308' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95137: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_reg_114238' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_402_reg_115118' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95141: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_403_reg_115123' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95143: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_404_fu_78152_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95145: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_405_reg_115128' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95147: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_406_reg_115133' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95149: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_407_fu_78168_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95151: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_408_reg_119313' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95153: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_409_fu_86022_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95155: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_410_reg_120378' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95157: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_411_reg_115138' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95159: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_76475_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95161: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_38145_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95163: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_412_reg_115143' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95165: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_413_fu_78190_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_414_reg_115148' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95169: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_415_reg_115153' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95171: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_416_fu_78206_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95173: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_417_reg_119318' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95175: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_418_reg_115158' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95177: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_419_reg_115163' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95179: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_420_fu_78228_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95181: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_421_reg_115168' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95183: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_119088' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95185: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_422_reg_115173' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95187: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_423_fu_78244_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95189: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_424_reg_119323' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95191: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_425_fu_86044_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95193: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_426_reg_115178' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_427_reg_115183' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95197: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_428_fu_78266_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95199: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_429_reg_115188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95201: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_430_reg_115193' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95203: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_431_fu_78282_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95205: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_reg_120313' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95207: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_432_reg_119328' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95209: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_433_reg_115198' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_434_reg_115203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95213: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_435_fu_78304_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95215: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_436_reg_115208' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95217: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_437_reg_115213' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95219: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_438_fu_78320_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95221: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_439_reg_119333' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95223: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_440_fu_86060_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95225: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_441_reg_120383' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_114243' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95229: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_442_reg_120688_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95231: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_443_reg_115218' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95233: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_444_reg_115223' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95235: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_445_fu_78342_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_446_reg_115228' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95239: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_447_reg_115233' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95241: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_448_fu_78358_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95243: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_449_reg_119338' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_450_reg_115238' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95247: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_451_reg_115243' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95249: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_reg_114248' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95251: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_452_fu_78380_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95253: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_453_reg_115248' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95255: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_454_reg_115253' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95257: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_455_fu_78396_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95259: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_456_reg_119343' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95261: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_457_fu_86082_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_458_reg_115258' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95265: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_459_reg_115263' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95267: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_460_fu_78418_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_461_reg_115268' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95271: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_76497_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95273: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_462_reg_115273' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95275: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_463_fu_78434_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95277: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_464_reg_119348' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95279: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_465_reg_115278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95281: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_466_reg_115283' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95283: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_467_fu_78456_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95285: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_468_reg_115288' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95287: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_469_reg_115293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95289: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_470_fu_78472_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_471_reg_119353' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_reg_114253' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95295: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_472_fu_86098_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95297: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_473_reg_120388' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95299: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_474_reg_115298' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95301: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_475_reg_115303' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95303: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_476_fu_78494_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95305: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_477_reg_115308' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_478_reg_115313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95309: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_479_fu_78510_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_480_reg_119358' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_481_reg_115318' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95315: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_reg_114258' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_482_reg_115323' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95319: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_483_fu_78532_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95321: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_484_reg_115328' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95323: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_485_reg_115333' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95325: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_486_fu_78548_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95327: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_487_reg_119363' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95329: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_488_fu_86120_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95331: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_489_reg_115338' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95333: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_490_reg_115343' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95335: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_491_fu_78570_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95337: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_76513_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95339: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_492_reg_115348' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_493_reg_115353' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95343: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_494_fu_78586_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95345: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_495_reg_119368' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95347: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_496_reg_115358' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_497_reg_115363' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95351: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_498_fu_78608_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_499_reg_115368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_500_reg_115373' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95357: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_501_fu_78624_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95359: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_reg_119093' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95361: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_502_reg_119373' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95363: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_503_fu_86136_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95365: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_504_reg_120393' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95367: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_505_reg_120693_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_764_fu_48795_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95371: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_509_fu_48811_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95373: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_510_fu_48821_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95375: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_511_fu_48831_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95377: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_513_reg_115378' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_514_fu_48853_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_reg_114263' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95383: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_114148' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_515_fu_48863_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_516_reg_115383' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95389: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_517_fu_48879_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95391: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_518_fu_48889_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95393: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_519_reg_115388' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95395: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_521_reg_119378' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95397: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_522_reg_115393' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95399: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_523_reg_115398' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95401: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_524_fu_78667_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_525_reg_115403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_114268' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_526_reg_115408' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95409: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_527_fu_78683_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95411: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_528_reg_119383' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_529_reg_115413' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_530_reg_115418' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95417: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_531_fu_78705_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95419: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_532_reg_115423' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_533_reg_115428' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95423: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_534_fu_78721_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95425: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_535_reg_119388' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95427: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_76535_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95429: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_537_reg_120398' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_538_reg_115433' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95433: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_539_reg_115438' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95435: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_540_fu_78743_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_541_reg_115443' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_542_reg_115448' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95441: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_543_fu_78759_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95443: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_544_reg_119393' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_545_reg_115453' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_546_reg_115458' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_reg_114273' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95451: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_547_fu_78781_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_548_reg_115463' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95455: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_549_reg_115468' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95457: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_550_fu_78797_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95459: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_551_reg_119398' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95461: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_552_reg_120403' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_553_reg_115473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95465: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_554_reg_115478' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95467: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_555_fu_78819_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95469: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_556_reg_115483' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95471: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_reg_114278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95473: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_557_reg_115488' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95475: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_558_fu_78835_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95477: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_559_reg_119403' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_560_reg_115493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95481: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_561_reg_115498' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95483: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_562_fu_78857_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_563_reg_115503' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95487: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_564_reg_115508' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95489: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_565_fu_78873_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_566_reg_119408' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95493: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_76551_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95495: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_567_reg_120408' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95497: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_569_reg_120698' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_570_reg_115513' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95501: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_571_reg_115518' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95503: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_572_fu_78895_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95505: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_573_reg_115523' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95507: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_574_reg_115528' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95509: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_575_fu_78911_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95511: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_576_reg_119413' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95513: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_577_reg_115533' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95515: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_reg_119098' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95517: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_578_reg_115538' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95519: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_579_fu_78933_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95521: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_580_reg_115543' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95523: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_581_reg_115548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95525: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_582_fu_78949_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95527: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_583_reg_119418' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95529: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_584_fu_86203_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95531: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_585_reg_115553' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95533: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_586_reg_115558' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95535: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_587_fu_78971_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95537: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_reg_120318' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95539: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_588_reg_115563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95541: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_589_reg_115568' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95543: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_590_fu_78987_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95545: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_591_reg_119423' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95547: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_592_reg_115573' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_593_reg_115578' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95551: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_594_fu_79009_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95553: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_595_reg_115583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95555: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_596_reg_115588' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95557: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_597_fu_79025_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95559: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_120668' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_598_reg_119428' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95563: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_599_fu_86219_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95565: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_600_reg_120413_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95567: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_601_reg_115593' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95569: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_602_reg_115598' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95571: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_603_fu_79047_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95573: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_604_reg_115603' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95575: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_605_reg_115608' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95577: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_606_fu_79063_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95579: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_607_reg_119433' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95581: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_reg_114283' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_608_reg_115613' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_609_reg_115618' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95587: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_610_fu_79085_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95589: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_611_reg_115623' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95591: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_612_reg_115628' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95593: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_613_fu_79101_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95595: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_614_reg_119438' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95597: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_615_fu_86241_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95599: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_616_reg_115633' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95601: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_617_reg_115638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_reg_114288' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95605: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_38167_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95607: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_618_fu_79123_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95609: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_619_reg_115643' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95611: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_620_reg_115648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95613: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_621_fu_79139_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_622_reg_119443' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95617: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_623_reg_115653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_624_reg_115658' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95621: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_625_fu_79161_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95623: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_626_reg_115663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_627_reg_115668' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95627: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_fu_76573_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_628_fu_79177_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_629_reg_119448' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95633: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_630_fu_86257_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95635: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_631_reg_120418_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95637: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_633_reg_120798' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95639: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_634_reg_115673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95641: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_635_reg_115678' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95643: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_636_fu_79199_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_637_reg_115683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_638_reg_115688' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95649: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_reg_114293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95651: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_639_fu_79215_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_640_reg_119453' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95655: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_641_reg_115693' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95657: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_642_reg_115698' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95659: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_643_fu_79237_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95661: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_644_reg_115703' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_645_reg_115708' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95665: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_646_fu_79253_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95667: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_647_reg_119458' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95669: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_648_fu_86279_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95671: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_reg_114298' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95673: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_649_reg_115713' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95675: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_650_reg_115718' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95677: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_651_fu_79275_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95679: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_652_reg_115723' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95681: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_653_reg_115728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95683: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_654_fu_79291_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_655_reg_119463' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95687: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_656_reg_115733' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95689: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_657_reg_115738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95691: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_658_fu_79313_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95693: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_76589_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95695: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_659_reg_115743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95697: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_660_reg_115748' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95699: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_661_fu_79329_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95701: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_662_reg_119468' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95703: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_663_fu_86295_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95705: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_664_reg_120423' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95707: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_665_reg_115753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95709: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_666_reg_115758' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95711: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_667_fu_79351_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_668_reg_115763' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95715: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_reg_119103' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95717: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_669_reg_115768' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95719: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_670_fu_79367_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_671_reg_119473' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95723: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_672_reg_115773' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95725: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_673_reg_115778' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95727: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_674_fu_79389_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95729: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_675_reg_115783' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95731: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_676_reg_115788' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95733: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_677_fu_79405_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95735: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_678_reg_119478' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95737: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_114303' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95739: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_679_fu_86317_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_680_reg_115793' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95743: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_681_reg_115798' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_682_fu_79427_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95747: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_683_reg_115803' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95749: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_684_reg_115808' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95751: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_685_fu_79443_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95753: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_686_reg_119483' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95755: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_687_reg_115813' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95757: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_688_reg_115818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95759: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_reg_114308' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95761: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_689_fu_79465_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95763: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_690_reg_115823' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95765: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_691_reg_115828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95767: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_692_fu_79481_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95769: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_693_reg_119488' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95771: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_694_fu_86333_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95773: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_695_reg_120428' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95775: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_696_reg_120703_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95777: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_697_reg_115833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95779: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_698_reg_115838' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95781: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_fu_76611_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95783: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_699_fu_79503_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_700_reg_115843' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95787: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_701_reg_115848' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95789: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_702_fu_79519_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95791: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_703_reg_119493' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95793: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_704_reg_115853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95795: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_705_reg_115858' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_706_fu_79541_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95799: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_707_reg_115863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_708_reg_115868' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95803: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_72_reg_114313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_709_fu_79557_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95807: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_710_reg_119498' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95809: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_711_fu_86355_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95811: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_712_reg_115873' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95813: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_713_reg_115878' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95815: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_714_fu_79579_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95817: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_715_reg_115883' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95819: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_716_reg_115888' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95821: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_717_fu_79595_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95823: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_718_reg_119503' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_reg_114318' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95827: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_38177_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95829: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_719_reg_115893' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95831: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_720_reg_115898' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95833: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_721_fu_79617_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95835: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_722_reg_115903' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95837: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_723_reg_115908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95839: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_724_fu_79633_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95841: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_725_reg_119508' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95843: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_726_fu_86371_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95845: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_727_reg_120433' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95847: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_728_reg_115913' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95849: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_76627_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95851: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_729_reg_115918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_730_fu_79655_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_731_reg_115923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_732_reg_115928' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_733_fu_79671_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_734_reg_119513' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95863: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_735_reg_115933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95865: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_736_reg_115938' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95867: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_737_fu_79693_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95869: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_738_reg_115943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95871: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_reg_119108' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95873: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_739_reg_115948' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95875: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_740_fu_79709_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95877: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_741_reg_119518' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95879: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_742_fu_86393_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95881: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_743_reg_115953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95883: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_744_reg_115958' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95885: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_745_fu_79731_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95887: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_746_reg_115963' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95889: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_747_reg_115968' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_748_fu_79747_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95893: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_85657_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95895: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_749_reg_119523' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95897: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_750_reg_115973' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95899: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_751_reg_115978' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95901: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_752_fu_79769_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95903: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_753_reg_115983' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95905: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_754_reg_115988' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95907: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_755_fu_79785_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95909: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_756_reg_119528' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95911: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_757_fu_86409_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95913: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_758_reg_120438' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95915: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_reg_114323' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95917: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_759_reg_120708_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1019_fu_54136_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95921: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_763_fu_54152_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95923: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_764_fu_54162_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95925: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_765_fu_54172_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95927: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_767_reg_115993' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95929: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_768_fu_54194_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95931: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_769_fu_54204_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95933: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_770_reg_115998' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95935: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_771_fu_54220_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95937: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_reg_114328' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95939: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_772_fu_54230_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95941: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_773_reg_116003' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95943: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_775_reg_119533' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95945: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_776_reg_116008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95947: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_777_reg_116013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95949: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_778_fu_79828_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95951: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_779_reg_116018' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95953: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_780_reg_116023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_781_fu_79844_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95957: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_782_reg_119538' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95959: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_76649_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95961: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_783_reg_116028' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95963: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_784_reg_116033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95965: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_785_fu_79866_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95967: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_786_reg_116038' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_787_reg_116043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95971: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_788_fu_79882_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95973: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_789_reg_119543' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95975: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_791_reg_120443' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95977: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_792_reg_116048' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95979: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_793_reg_116053' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95981: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_reg_114333' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95983: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_794_fu_79904_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95985: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_795_reg_116058' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95987: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_796_reg_116063' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95989: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_797_fu_79920_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95991: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_798_reg_119548' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95993: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_799_reg_116068' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95995: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_800_reg_116073' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95997: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_801_fu_79942_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:95999: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_802_reg_116078' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96001: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_803_reg_116083' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96003: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_reg_114338' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96005: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_804_fu_79958_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96007: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_805_reg_119553' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96009: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_806_reg_120448' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96011: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_807_reg_116088' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96013: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_808_reg_116093' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96015: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_809_fu_79980_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96017: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_810_reg_116098' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96019: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_811_reg_116103' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96021: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_812_fu_79996_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96023: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_813_reg_119558' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96025: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_fu_76665_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96027: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_814_reg_116108' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96029: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_815_reg_116113' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96031: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_816_fu_80018_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96033: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_817_reg_116118' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96035: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_818_reg_116123' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96037: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_819_fu_80034_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96039: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_820_reg_119563' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96041: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_821_reg_120453' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96043: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_823_reg_120713' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_824_reg_116128' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96047: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_reg_119113' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96049: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_reg_114153' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_825_reg_116133' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96053: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_826_fu_80056_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_827_reg_116138' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96057: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_828_reg_116143' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96059: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_829_fu_80072_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96061: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_830_reg_119568' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96063: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_831_reg_116148' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96065: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_832_reg_116153' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96067: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_833_fu_80094_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96069: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_834_reg_116158' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_84_reg_114343' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96073: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_835_reg_116163' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96075: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_836_fu_80110_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96077: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_837_reg_119573' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96079: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_838_fu_86476_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96081: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_839_reg_116168' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96083: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_840_reg_116173' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96085: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_841_fu_80132_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96087: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_842_reg_116178' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_843_reg_116183' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96091: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_844_fu_80148_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96093: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_reg_114348' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96095: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_845_reg_119578' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_846_reg_116188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96099: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_847_reg_116193' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96101: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_848_fu_80170_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96103: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_849_reg_116198' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96105: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_850_reg_116203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96107: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_851_fu_80186_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_852_reg_119583' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96111: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_853_fu_86492_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96113: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_854_reg_120458_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96115: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_86_fu_76687_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96117: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_855_reg_116208' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_856_reg_116213' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96121: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_857_fu_80208_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96123: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_858_reg_116218' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96125: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_859_reg_116223' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96127: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_860_fu_80224_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96129: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_861_reg_119588' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96131: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_862_reg_116228' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96133: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_863_reg_116233' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96135: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_864_fu_80246_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96137: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_reg_114353' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_865_reg_116238' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96141: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_866_reg_116243' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96143: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_867_fu_80262_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96145: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_868_reg_119593' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96147: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_869_fu_86514_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96149: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_870_reg_116248' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96151: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_871_reg_116253' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96153: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_872_fu_80284_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96155: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_873_reg_116258' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96157: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_874_reg_116263' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96159: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_reg_114358' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96161: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_875_fu_80300_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96163: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_876_reg_119598' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96165: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_877_reg_116268' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_878_reg_116273' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96169: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_879_fu_80322_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96171: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_880_reg_116278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96173: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_881_reg_116283' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96175: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_882_fu_80338_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_883_reg_119603' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96179: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_884_fu_86530_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96181: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_89_fu_76703_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96183: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_885_reg_120463_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96185: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_887_reg_120803' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96187: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_888_reg_116288' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96189: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_889_reg_116293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96191: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_890_fu_80360_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96193: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_891_reg_116298' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_892_reg_116303' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96197: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_893_fu_80376_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_894_reg_119608' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96201: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_895_reg_116308' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96203: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_reg_119118' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96205: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_896_reg_116313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96207: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_897_fu_80398_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96209: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_898_reg_116318' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_899_reg_116323' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96213: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_900_fu_80414_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96215: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_901_reg_119613' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96217: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_902_fu_86552_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96219: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_903_reg_116328' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96221: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_904_reg_116333' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96223: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_905_fu_80436_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96225: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_85673_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_906_reg_116338' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_907_reg_116343' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96231: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_908_fu_80452_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_909_reg_119618' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96235: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_910_reg_116348' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_911_reg_116353' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96239: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_912_fu_80474_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96241: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_913_reg_116358' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96243: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_914_reg_116363' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96245: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_915_fu_80490_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96247: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_reg_120323_pp0_iter7_reg' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96249: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_916_reg_119623' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96251: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_917_fu_86568_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96253: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_918_reg_120468' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96255: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_919_reg_116368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96257: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_920_reg_116373' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96259: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_921_fu_80512_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_922_reg_116378' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_923_reg_116383' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96265: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_924_fu_80528_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96267: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_925_reg_119628' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_93_reg_114363' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96271: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_38193_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96273: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_926_reg_116388' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96275: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_927_reg_116393' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96277: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_928_fu_80550_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96279: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_929_reg_116398' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96281: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_930_reg_116403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96283: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_931_fu_80566_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96285: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_932_reg_119633' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96287: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_933_fu_86590_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96289: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_934_reg_116408' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96291: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_935_reg_116413' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_reg_114368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96295: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_936_fu_80588_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96297: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_937_reg_116418' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96299: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_938_reg_116423' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96301: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_939_fu_80604_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_940_reg_119638' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96305: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_941_reg_116428' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_942_reg_116433' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96309: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_943_fu_80626_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_944_reg_116438' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_945_reg_116443' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96315: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_fu_76725_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96317: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_946_fu_80642_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96319: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_947_reg_119643' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96321: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_948_fu_86606_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96323: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_949_reg_120473' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96325: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_950_reg_120718_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96327: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_951_reg_116448' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96329: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_952_reg_116453' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96331: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_953_fu_80664_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96333: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_954_reg_116458' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_955_reg_116463' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96337: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_reg_114373' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96339: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_956_fu_80680_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96341: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_957_reg_119648' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_958_reg_116468' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96345: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_959_reg_116473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96347: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_960_fu_80702_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_961_reg_116478' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_962_reg_116483' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96353: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_963_fu_80718_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96355: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_964_reg_119653' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96357: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_965_fu_86628_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96359: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_97_reg_114378' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_966_reg_116488' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_967_reg_116493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96365: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_968_fu_80740_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96367: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_969_reg_116498' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_970_reg_116503' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96371: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_971_fu_80756_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96373: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_972_reg_119658' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96375: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_973_reg_116508' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96377: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_974_reg_116513' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96379: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_975_fu_80778_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96381: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_fu_76741_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_976_reg_116518' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_977_reg_116523' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_978_fu_80794_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_979_reg_119663' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96391: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_980_fu_86644_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96393: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_981_reg_120478' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96395: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_982_reg_116528' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96397: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_983_reg_116533' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96399: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_984_fu_80816_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96401: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_985_reg_116538' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_99_reg_119123' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_986_reg_116543' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96407: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_987_fu_80832_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_988_reg_119668' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96411: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_989_reg_116548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_990_reg_116553' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96415: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_991_fu_80854_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96417: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_992_reg_116558' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96419: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_993_reg_116563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96421: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_994_fu_80870_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96423: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_995_reg_119673' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_100_reg_114383' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96427: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_996_fu_86666_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_997_reg_116568' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_998_reg_116573' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96433: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_999_fu_80892_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96435: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1000_reg_116578' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1001_reg_116583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96439: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1002_fu_80908_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96441: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1003_reg_119678' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96443: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1004_reg_116588' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1005_reg_116593' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_reg_114388' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96449: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1006_fu_80930_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1007_reg_116598' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1008_reg_116603' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96455: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1009_fu_80946_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96457: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1010_reg_119683' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96459: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1011_fu_86682_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96461: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1012_reg_120483' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96463: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1013_reg_120723_pp0_iter8_reg' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1274_fu_59473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96467: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1017_fu_59489_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96469: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_102_fu_76763_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96471: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1018_fu_59499_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96473: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1019_fu_59509_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96475: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1021_reg_116608' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1022_fu_59531_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1023_fu_59541_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96481: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1024_reg_116613' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1025_fu_59557_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1026_fu_59567_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96487: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1027_reg_116618' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1029_reg_119688' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96491: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_103_reg_114393' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96493: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_38203_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:96495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_254_fu_38109_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_fnhmm5o5/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_mirza/pyverilator_StreamingFCLayer_Batch_0_a07qoy49'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mirza/pyverilator_StreamingFCLayer_Batch_0_a07qoy49/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Syms.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace__Slow.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a    -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_mirza/pyverilator_StreamingFCLayer_Batch_0_a07qoy49'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n"
     ]
    }
   ],
   "source": [
    "# mem_mode: const or decoupled\n",
    "#@pytest.mark.parametrize(\"mem_mode\", [\"const\", \"decoupled\", \"external\"])\n",
    "mem_mode = 'decoupled'\n",
    "# activation: None or DataType\n",
    "#@pytest.mark.parametrize(\"act\", [None, DataType.BIPOLAR, DataType.INT4])\n",
    "act = DataType.UINT8\n",
    "# weight datatype\n",
    "#@pytest.mark.parametrize(\"wdt\", [DataType.BIPOLAR, DataType.INT4])\n",
    "wdt = DataType.INT8\n",
    "# input datatype\n",
    "#@pytest.mark.parametrize(\"idt\", [DataType.BIPOLAR, DataType.INT4])\n",
    "idt = DataType.INT8\n",
    "# neuron folding, -1 is maximum possible\n",
    "#@pytest.mark.parametrize(\"nf\", [-1, 2, 1])\n",
    "nf = 32\n",
    "# synapse folding, -1 is maximum possible\n",
    "#@pytest.mark.parametrize(\"sf\", [-1, 2, 1])\n",
    "sf = 64\n",
    "# HLS matrix width (input features)\n",
    "#@pytest.mark.parametrize(\"mw\", [16])\n",
    "mw = 64\n",
    "# HLS matrix height (output features)\n",
    "#@pytest.mark.parametrize(\"mh\", [16])\n",
    "mh = 256\n",
    "test_fpgadataflow_fclayer_rtlsim(mem_mode, idt, wdt, act, nf, sf, mw, mh)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
