--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise c:\dev_zuofu\395_vgs\ise\gpu\GPU.ise -intstyle
ise -e 3 -l 3 -s 5 -xml gpuchip gpuchip.ncd -o gpuchip.twr gpuchip.pcf


Design file:              gpuchip.ncd
Physical constraint file: gpuchip.pcf
Device,speed:             xc2s100,-5 (PRODUCTION 1.27 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pin_clkin
----------------+------------+------------+------------------+--------+
                |  Setup to  |  Hold to   |                  |  Clock |
Source          | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
----------------+------------+------------+------------------+--------+
pin_load        |    5.770(R)|   -1.761(R)|sdram_clk1x       |   0.000|
pin_port_addr<0>|    5.796(R)|   -1.613(R)|sdram_clk1x       |   0.000|
pin_port_addr<1>|    5.185(R)|   -2.270(R)|sdram_clk1x       |   0.000|
pin_port_addr<2>|    4.620(R)|   -1.547(R)|sdram_clk1x       |   0.000|
pin_port_addr<3>|    4.727(R)|   -1.829(R)|sdram_clk1x       |   0.000|
pin_port_in<0>  |    1.988(R)|   -0.203(R)|sdram_clk1x       |   0.000|
pin_port_in<1>  |    1.419(R)|   -0.237(R)|sdram_clk1x       |   0.000|
pin_port_in<2>  |    2.463(R)|   -0.421(R)|sdram_clk1x       |   0.000|
pin_port_in<3>  |    3.288(R)|   -0.937(R)|sdram_clk1x       |   0.000|
pin_port_in<4>  |    2.443(R)|   -0.727(R)|sdram_clk1x       |   0.000|
pin_port_in<5>  |    2.523(R)|   -0.414(R)|sdram_clk1x       |   0.000|
pin_port_in<6>  |    2.066(R)|   -0.670(R)|sdram_clk1x       |   0.000|
pin_port_in<7>  |    1.992(R)|   -0.589(R)|sdram_clk1x       |   0.000|
pin_pushbtn     |   -1.057(R)|    2.639(R)|sdram_bufclk      |   0.000|
pin_sData<0>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<10>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<11>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<12>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<13>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<14>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<15>   |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<1>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<2>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<3>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<4>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<5>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<6>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<7>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<8>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<9>    |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_start       |    3.164(R)|   -2.057(R)|sdram_clk1x       |   0.000|
----------------+------------+------------+------------------+--------+

Clock pin_clkin to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  |  Clock |
Destination  | to PAD     |Internal Clock(s) |  Phase |
-------------+------------+------------------+--------+
pin_ba<0>    |    8.458(R)|sdram_clk1x       |   0.000|
pin_ba<1>    |    8.458(R)|sdram_clk1x       |   0.000|
pin_blue<0>  |    8.511(R)|sdram_clk1x       |   0.000|
pin_blue<1>  |    8.564(R)|sdram_clk1x       |   0.000|
pin_cas_n    |    8.460(R)|sdram_clk1x       |   0.000|
pin_cke      |    8.458(R)|sdram_clk1x       |   0.000|
pin_done     |   12.799(R)|sdram_clk1x       |   0.000|
pin_dqmh     |   11.880(R)|sdram_clk1x       |   0.000|
pin_dqml     |   11.098(R)|sdram_clk1x       |   0.000|
pin_green<0> |    8.505(R)|sdram_clk1x       |   0.000|
pin_green<1> |    8.507(R)|sdram_clk1x       |   0.000|
pin_hsync_n  |    8.564(R)|sdram_clk1x       |   0.000|
pin_ras_n    |    8.458(R)|sdram_clk1x       |   0.000|
pin_red<0>   |    8.511(R)|sdram_clk1x       |   0.000|
pin_red<1>   |    8.507(R)|sdram_clk1x       |   0.000|
pin_sAddr<0> |    8.462(R)|sdram_clk1x       |   0.000|
pin_sAddr<10>|    8.462(R)|sdram_clk1x       |   0.000|
pin_sAddr<11>|    8.458(R)|sdram_clk1x       |   0.000|
pin_sAddr<1> |    8.496(R)|sdram_clk1x       |   0.000|
pin_sAddr<2> |    8.565(R)|sdram_clk1x       |   0.000|
pin_sAddr<3> |    8.564(R)|sdram_clk1x       |   0.000|
pin_sAddr<4> |    8.564(R)|sdram_clk1x       |   0.000|
pin_sAddr<5> |    8.565(R)|sdram_clk1x       |   0.000|
pin_sAddr<6> |    8.499(R)|sdram_clk1x       |   0.000|
pin_sAddr<7> |    8.493(R)|sdram_clk1x       |   0.000|
pin_sAddr<8> |    8.462(R)|sdram_clk1x       |   0.000|
pin_sAddr<9> |    8.458(R)|sdram_clk1x       |   0.000|
pin_sData<0> |   12.671(R)|sdram_clk1x       |   0.000|
pin_sData<10>|   15.311(R)|sdram_clk1x       |   0.000|
pin_sData<11>|   15.110(R)|sdram_clk1x       |   0.000|
pin_sData<12>|   14.377(R)|sdram_clk1x       |   0.000|
pin_sData<13>|   13.259(R)|sdram_clk1x       |   0.000|
pin_sData<14>|   13.344(R)|sdram_clk1x       |   0.000|
pin_sData<15>|   12.671(R)|sdram_clk1x       |   0.000|
pin_sData<1> |   13.344(R)|sdram_clk1x       |   0.000|
pin_sData<2> |   13.348(R)|sdram_clk1x       |   0.000|
pin_sData<3> |   13.510(R)|sdram_clk1x       |   0.000|
pin_sData<4> |   14.377(R)|sdram_clk1x       |   0.000|
pin_sData<5> |   14.901(R)|sdram_clk1x       |   0.000|
pin_sData<6> |   15.311(R)|sdram_clk1x       |   0.000|
pin_sData<7> |   15.623(R)|sdram_clk1x       |   0.000|
pin_sData<8> |   15.623(R)|sdram_clk1x       |   0.000|
pin_sData<9> |   15.623(R)|sdram_clk1x       |   0.000|
pin_vsync_n  |   12.160(R)|sdram_clk1x       |   0.000|
pin_we_n     |    8.460(R)|sdram_clk1x       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock pin_clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pin_clkin      |   20.553|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
pin_clkin      |pin_sclk       |   12.444|
---------------+---------------+---------+

Analysis completed Sat Dec 03 19:03:26 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 76 MB
