# Sat Sep  6 16:25:17 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 203MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 203MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 203MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 203MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)

@W: BN114 :|Removing instance CP_fanout_cell_miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1_inst (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 262MB)


Start loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 262MB)


Finished loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 262MB)


Begin compile point sub-process log

@N: MF106 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Mapping Compile point view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 262MB peak: 262MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 267MB peak: 267MB)

Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.gen_apb_byte_shim\.apb_st[5:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9798:4:9798:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9414:2:9414:7|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Found counter in view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) instance mul_div_cnt[5:0] 
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog))

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 271MB peak: 271MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 292MB peak: 292MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 291MB peak: 304MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 293MB peak: 304MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 296MB peak: 304MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 296MB peak: 304MB)


Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 297MB peak: 304MB)


Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 336MB peak: 336MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:23s		   -20.71ns		3065 /       838
   2		0h:00m:23s		   -20.36ns		3002 /       838
   3		0h:00m:25s		   -19.33ns		3002 /       838
   4		0h:00m:26s		   -19.33ns		3002 /       838
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8666:4:8666:7|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.instr_accepted_ex_0 (in view: work.PROC_SUBSYSTEM(verilog)) with 121 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10059:4:10059:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10059:4:10059:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10444:16:10444:75|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.gnt[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 45 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10009:2:10009:7|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data (in view: work.PROC_SUBSYSTEM(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 31 LUTs via timing driven replication

   5		0h:00m:35s		   -18.88ns		3035 /       842
   6		0h:00m:37s		   -15.14ns		3051 /       842
   7		0h:00m:38s		   -14.28ns		3054 /       842
   8		0h:00m:39s		   -13.88ns		3058 /       842
   9		0h:00m:40s		   -13.58ns		3060 /       842
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5856:10:5856:13|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.PROC_SUBSYSTEM(verilog)) with 48 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19293:2:19293:7|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5049:4:5049:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode (in view: work.PROC_SUBSYSTEM(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 3 LUTs via timing driven replication


  10		0h:00m:41s		   -13.09ns		3070 /       851
  11		0h:00m:42s		   -11.70ns		3082 /       851
  12		0h:00m:44s		   -11.32ns		3086 /       851
  13		0h:00m:45s		   -11.05ns		3087 /       851
  14		0h:00m:45s		   -10.90ns		3087 /       851
  15		0h:00m:46s		   -10.92ns		3088 /       851
  16		0h:00m:47s		   -10.79ns		3093 /       851
  17		0h:00m:48s		   -10.88ns		3093 /       851
  18		0h:00m:49s		   -10.77ns		3093 /       851
  19		0h:00m:50s		   -10.75ns		3095 /       851
  20		0h:00m:51s		   -10.73ns		3096 /       851
  21		0h:00m:53s		   -10.54ns		3098 /       851
  22		0h:00m:54s		   -10.69ns		3100 /       851
  23		0h:00m:54s		   -10.60ns		3101 /       851
  24		0h:00m:56s		   -10.66ns		3105 /       851
  25		0h:00m:57s		   -10.77ns		3111 /       851

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 353MB peak: 353MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 354MB peak: 354MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing report written on Sat Sep  6 16:26:18 2025
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.992

                                            Requested     Estimated     Requested     Estimated                Clock                          Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type                           Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z3|N_2_inferred_clock         100.0 MHz     NA            10.000        NA            NA         inferred                       Inferred_clkgroup_0_2
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     80.0 MHz      48.8 MHz      12.500        20.492        -7.992     generated (from REF_CLK_0)     group_49_11_1        
REF_CLK_0                                   50.0 MHz      NA            20.000        NA            NA         declared                       default_clkgroup     
TCK                                         6.0 MHz       NA            166.670       NA            NA         declared                       group_49_11_2        
System                                      100.0 MHz     NA            10.000        NA            NA         system                         system_clkgroup      
===================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  System                                   |  12.500      -7.846  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      -7.992  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                        Starting                                                                                                                                                                             Arrival           
Instance                                                                                                                Reference                                   Type     Pin     Net                                                                                                                     Time        Slack 
                                                                                                                        Clock                                                                                                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                             0.218       -7.992
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_fast     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_fast     0.201       -7.968
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode_rep1                  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.debug_mode_rep1                                          0.218       -7.922
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp[494]                                                                                                                0.218       -7.879
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       N_58                                                                                                                    0.201       -7.850
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.sel_reg[1]                                 PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_resp_sel[1]                                          0.218       -7.807
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.stage_state_retr                                             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.instr_valid_retr      0.218       -7.793
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3]             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp[486]                                                                                                                0.218       -7.782
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp_0[49]                                                                                                               0.218       -7.758
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1]      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp_0[96]                                                                                                               0.201       -7.751
===============================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                     Starting                                                                                                                           Required           
Instance                                                                                             Reference                                   Type        Pin            Net                                                         Time         Slack 
                                                                                                     Clock                                                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_5_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[12]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_7_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_5_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[12]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_7_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2     11.885       -7.992
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2     11.885       -7.992
===========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      19.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.992

    Number of logic level(s):                24
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[8]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                           Type        Name          Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    SLE         Q             Out     0.218     0.218 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        C             In      -         0.782 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        Y             Out     0.148     0.929 r      -         
inp[481]                                                                                                                       Net         -             -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        D             In      -         1.903 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        Y             Out     0.232     2.135 f      -         
inp_0[7]                                                                                                                       Net         -             -       0.948     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        A             In      -         3.083 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        Y             Out     0.048     3.131 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_1                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        D             In      -         3.249 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        Y             Out     0.232     3.481 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        A             In      -         3.599 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        Y             Out     0.046     3.645 f      -         
inp[185]                                                                                                                       Net         -             -       1.009     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        C             In      -         4.654 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        Y             Out     0.145     4.799 f      -         
inp[328]                                                                                                                       Net         -             -       1.022     -            38        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        B             In      -         5.821 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        Y             Out     0.077     5.899 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        D             In      -         6.462 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        Y             Out     0.232     6.694 r      -         
start_slow_mul_1_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        C             In      -         6.812 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        Y             Out     0.132     6.944 f      -         
start_slow_mul                                                                                                                 Net         -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        A             In      -         7.832 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        Y             Out     0.048     7.879 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                   Net         -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        C             In      -         8.553 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        Y             Out     0.148     8.701 f      -         
exu_alu_result_iv_0_0_6_0[0]                                                                                                   Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        D             In      -         8.819 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        Y             Out     0.192     9.011 f      -         
exu_alu_result[0]                                                                                                              Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        C             In      -         9.558 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        Y             Out     0.130     9.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        B             In      -         9.806 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        Y             Out     0.088     9.894 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.req_flush_branch                           Net         -             -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        C             In      -         10.580 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        Y             Out     0.130     10.710 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel_i                                             Net         -             -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        D             In      -         11.588 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        Y             Out     0.232     11.820 f     -         
inp[104]                                                                                                                       Net         -             -       0.948     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        D             In      -         12.768 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        Y             Out     0.232     13.000 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4_5               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        D             In      -         13.118 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        Y             Out     0.212     13.330 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_ahb_1                                              Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        D             In      -         13.454 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        Y             Out     0.232     13.686 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]     Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        C             In      -         14.249 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        Y             Out     0.132     14.381 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                 Net         -             -       0.662     -            11        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        D             In      -         15.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        Y             Out     0.192     15.235 f     -         
inp[123]                                                                                                                       Net         -             -       0.990     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        D             In      -         16.225 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        Y             Out     0.192     16.417 f     -         
inp[136]                                                                                                                       Net         -             -       0.974     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        B             In      -         17.391 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        Y             Out     0.077     17.468 f     -         
inp[134]                                                                                                                       Net         -             -       0.974     -            12        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_5_rep2        CFG3        B             In      -         18.442 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_5_rep2        CFG3        Y             Out     0.088     18.530 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2                                                                        Net         -             -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                               RAM1K20     A_ADDR[8]     In      -         19.877 r     -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.492 is 4.449(21.7%) logic and 16.043(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      19.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.992

    Number of logic level(s):                24
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[12]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                             Pin            Pin               Arrival      No. of    
Name                                                                                                                           Type        Name           Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    SLE         Q              Out     0.218     0.218 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        C              In      -         0.782 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        Y              Out     0.148     0.929 r      -         
inp[481]                                                                                                                       Net         -              -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        D              In      -         1.903 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        Y              Out     0.232     2.135 f      -         
inp_0[7]                                                                                                                       Net         -              -       0.948     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        A              In      -         3.083 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        Y              Out     0.048     3.131 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_1                                                         Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        D              In      -         3.249 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        Y              Out     0.232     3.481 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        A              In      -         3.599 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        Y              Out     0.046     3.645 f      -         
inp[185]                                                                                                                       Net         -              -       1.009     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        C              In      -         4.654 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        Y              Out     0.145     4.799 f      -         
inp[328]                                                                                                                       Net         -              -       1.022     -            38        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        B              In      -         5.821 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        Y              Out     0.077     5.899 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        D              In      -         6.462 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        Y              Out     0.232     6.694 r      -         
start_slow_mul_1_1                                                                                                             Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        C              In      -         6.812 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        Y              Out     0.132     6.944 f      -         
start_slow_mul                                                                                                                 Net         -              -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        A              In      -         7.832 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        Y              Out     0.048     7.879 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                   Net         -              -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        C              In      -         8.553 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        Y              Out     0.148     8.701 f      -         
exu_alu_result_iv_0_0_6_0[0]                                                                                                   Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        D              In      -         8.819 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        Y              Out     0.192     9.011 f      -         
exu_alu_result[0]                                                                                                              Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        C              In      -         9.558 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        Y              Out     0.130     9.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        B              In      -         9.806 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        Y              Out     0.088     9.894 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.req_flush_branch                           Net         -              -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        C              In      -         10.580 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        Y              Out     0.130     10.710 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel_i                                             Net         -              -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        D              In      -         11.588 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        Y              Out     0.232     11.820 f     -         
inp[104]                                                                                                                       Net         -              -       0.948     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        D              In      -         12.768 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        Y              Out     0.232     13.000 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4_5               Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        D              In      -         13.118 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        Y              Out     0.212     13.330 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_ahb_1                                              Net         -              -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        D              In      -         13.454 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        Y              Out     0.232     13.686 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]     Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        C              In      -         14.249 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        Y              Out     0.132     14.381 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                 Net         -              -       0.662     -            11        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        D              In      -         15.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        Y              Out     0.192     15.235 f     -         
inp[123]                                                                                                                       Net         -              -       0.990     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        D              In      -         16.225 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        Y              Out     0.192     16.417 f     -         
inp[136]                                                                                                                       Net         -              -       0.974     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        B              In      -         17.391 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        Y              Out     0.077     17.468 f     -         
inp[134]                                                                                                                       Net         -              -       0.974     -            12        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_9_rep2        CFG3        B              In      -         18.442 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_9_rep2        CFG3        Y              Out     0.088     18.530 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_7_rep2                                                                        Net         -              -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                               RAM1K20     A_ADDR[12]     In      -         19.877 r     -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.492 is 4.449(21.7%) logic and 16.043(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      19.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.992

    Number of logic level(s):                24
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[9]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                           Type        Name          Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    SLE         Q             Out     0.218     0.218 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        C             In      -         0.782 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        Y             Out     0.148     0.929 r      -         
inp[481]                                                                                                                       Net         -             -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        D             In      -         1.903 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        Y             Out     0.232     2.135 f      -         
inp_0[7]                                                                                                                       Net         -             -       0.948     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        A             In      -         3.083 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        Y             Out     0.048     3.131 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_1                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        D             In      -         3.249 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        Y             Out     0.232     3.481 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        A             In      -         3.599 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        Y             Out     0.046     3.645 f      -         
inp[185]                                                                                                                       Net         -             -       1.009     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        C             In      -         4.654 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        Y             Out     0.145     4.799 f      -         
inp[328]                                                                                                                       Net         -             -       1.022     -            38        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        B             In      -         5.821 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        Y             Out     0.077     5.899 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        D             In      -         6.462 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        Y             Out     0.232     6.694 r      -         
start_slow_mul_1_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        C             In      -         6.812 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        Y             Out     0.132     6.944 f      -         
start_slow_mul                                                                                                                 Net         -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        A             In      -         7.832 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        Y             Out     0.048     7.879 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                   Net         -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        C             In      -         8.553 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        Y             Out     0.148     8.701 f      -         
exu_alu_result_iv_0_0_6_0[0]                                                                                                   Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        D             In      -         8.819 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        Y             Out     0.192     9.011 f      -         
exu_alu_result[0]                                                                                                              Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        C             In      -         9.558 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        Y             Out     0.130     9.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        B             In      -         9.806 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        Y             Out     0.088     9.894 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.req_flush_branch                           Net         -             -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        C             In      -         10.580 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        Y             Out     0.130     10.710 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel_i                                             Net         -             -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        D             In      -         11.588 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        Y             Out     0.232     11.820 f     -         
inp[104]                                                                                                                       Net         -             -       0.948     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        D             In      -         12.768 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        Y             Out     0.232     13.000 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4_5               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        D             In      -         13.118 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        Y             Out     0.212     13.330 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_ahb_1                                              Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        D             In      -         13.454 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        Y             Out     0.232     13.686 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]     Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        C             In      -         14.249 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        Y             Out     0.132     14.381 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                 Net         -             -       0.662     -            11        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        D             In      -         15.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        Y             Out     0.192     15.235 f     -         
inp[123]                                                                                                                       Net         -             -       0.990     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        D             In      -         16.225 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        Y             Out     0.192     16.417 f     -         
inp[136]                                                                                                                       Net         -             -       0.974     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        B             In      -         17.391 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        Y             Out     0.077     17.468 f     -         
inp[134]                                                                                                                       Net         -             -       0.974     -            12        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_6_rep2        CFG3        B             In      -         18.442 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_6_rep2        CFG3        Y             Out     0.088     18.530 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2                                                                        Net         -             -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                               RAM1K20     A_ADDR[9]     In      -         19.877 r     -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.492 is 4.449(21.7%) logic and 16.043(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      19.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.992

    Number of logic level(s):                24
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[10]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                             Pin            Pin               Arrival      No. of    
Name                                                                                                                           Type        Name           Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    SLE         Q              Out     0.218     0.218 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        C              In      -         0.782 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        Y              Out     0.148     0.929 r      -         
inp[481]                                                                                                                       Net         -              -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        D              In      -         1.903 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        Y              Out     0.232     2.135 f      -         
inp_0[7]                                                                                                                       Net         -              -       0.948     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        A              In      -         3.083 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        Y              Out     0.048     3.131 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_1                                                         Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        D              In      -         3.249 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        Y              Out     0.232     3.481 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        A              In      -         3.599 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        Y              Out     0.046     3.645 f      -         
inp[185]                                                                                                                       Net         -              -       1.009     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        C              In      -         4.654 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        Y              Out     0.145     4.799 f      -         
inp[328]                                                                                                                       Net         -              -       1.022     -            38        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        B              In      -         5.821 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        Y              Out     0.077     5.899 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        D              In      -         6.462 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        Y              Out     0.232     6.694 r      -         
start_slow_mul_1_1                                                                                                             Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        C              In      -         6.812 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        Y              Out     0.132     6.944 f      -         
start_slow_mul                                                                                                                 Net         -              -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        A              In      -         7.832 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        Y              Out     0.048     7.879 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                   Net         -              -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        C              In      -         8.553 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        Y              Out     0.148     8.701 f      -         
exu_alu_result_iv_0_0_6_0[0]                                                                                                   Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        D              In      -         8.819 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        Y              Out     0.192     9.011 f      -         
exu_alu_result[0]                                                                                                              Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        C              In      -         9.558 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        Y              Out     0.130     9.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        B              In      -         9.806 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        Y              Out     0.088     9.894 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.req_flush_branch                           Net         -              -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        C              In      -         10.580 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        Y              Out     0.130     10.710 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel_i                                             Net         -              -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        D              In      -         11.588 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        Y              Out     0.232     11.820 f     -         
inp[104]                                                                                                                       Net         -              -       0.948     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        D              In      -         12.768 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        Y              Out     0.232     13.000 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4_5               Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        D              In      -         13.118 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        Y              Out     0.212     13.330 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_ahb_1                                              Net         -              -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        D              In      -         13.454 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        Y              Out     0.232     13.686 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]     Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        C              In      -         14.249 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        Y              Out     0.132     14.381 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                 Net         -              -       0.662     -            11        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        D              In      -         15.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        Y              Out     0.192     15.235 f     -         
inp[123]                                                                                                                       Net         -              -       0.990     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        D              In      -         16.225 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        Y              Out     0.192     16.417 f     -         
inp[136]                                                                                                                       Net         -              -       0.974     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        B              In      -         17.391 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        Y              Out     0.077     17.468 f     -         
inp[134]                                                                                                                       Net         -              -       0.974     -            12        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_7_rep2        CFG3        B              In      -         18.442 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_7_rep2        CFG3        Y              Out     0.088     18.530 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_5_rep2                                                                        Net         -              -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                               RAM1K20     A_ADDR[10]     In      -         19.877 r     -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.492 is 4.449(21.7%) logic and 16.043(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      19.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.992

    Number of logic level(s):                24
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 / A_ADDR[8]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                             Pin           Pin               Arrival      No. of    
Name                                                                                                                           Type        Name          Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    SLE         Q             Out     0.218     0.218 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                                    Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        C             In      -         0.782 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.req_resp_state[1]                                                      CFG3        Y             Out     0.148     0.929 r      -         
inp[481]                                                                                                                       Net         -             -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        D             In      -         1.903 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.un1_lsu_resp_valid40_1                                                 CFG4        Y             Out     0.232     2.135 f      -         
inp_0[7]                                                                                                                       Net         -             -       0.948     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        A             In      -         3.083 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_N_7L13                                                    CFG4        Y             Out     0.048     3.131 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1_1                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        D             In      -         3.249 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           CFG4        Y             Out     0.232     3.481 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2_1                                                           Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        A             In      -         3.599 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.soft_m2                                                             CFG4        Y             Out     0.046     3.645 f      -         
inp[185]                                                                                                                       Net         -             -       1.009     -            9         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        C             In      -         4.654 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.inp_i_i_i[328]                                                      CFG4        Y             Out     0.145     4.799 f      -         
inp[328]                                                                                                                       Net         -             -       1.022     -            38        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        B             In      -         5.821 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      CFG4        Y             Out     0.077     5.899 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gpr_N_14_mux_i                                                      Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        D             In      -         6.462 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1_1_0                                        CFG4        Y             Out     0.232     6.694 r      -         
start_slow_mul_1_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        C             In      -         6.812 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                            CFG4        Y             Out     0.132     6.944 f      -         
start_slow_mul                                                                                                                 Net         -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        A             In      -         7.832 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                CFG2        Y             Out     0.048     7.879 f      -         
slow_mul\.un1_alu_op_sel_int                                                                                                   Net         -             -       0.674     -            12        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        C             In      -         8.553 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0_6[0]                                  CFG4        Y             Out     0.148     8.701 f      -         
exu_alu_result_iv_0_0_6_0[0]                                                                                                   Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        D             In      -         8.819 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_iv_0_0[0]                                    CFG4        Y             Out     0.192     9.011 f      -         
exu_alu_result[0]                                                                                                              Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        C             In      -         9.558 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          CFG3        Y             Out     0.130     9.688 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv_1                          Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        B             In      -         9.806 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.ifu_expipe_req_branch_excpt_req_valid_iv                            CFG4        Y             Out     0.088     9.894 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.req_flush_branch                           Net         -             -       0.686     -            13        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        C             In      -         10.580 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel                                               CFG3        Y             Out     0.130     10.710 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.un5_fetch_ptr_sel_i                                             Net         -             -       0.878     -            39        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        D             In      -         11.588 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[21]                                          CFG4        Y             Out     0.232     11.820 f     -         
inp[104]                                                                                                                       Net         -             -       0.948     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        D             In      -         12.768 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4L5               CFG4        Y             Out     0.232     13.000 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15_N_4_5               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        D             In      -         13.118 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_ahb_i_decode\.un8_cpu_i_req_is_ahblto15                     CFG4        Y             Out     0.212     13.330 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_ahb_1                                              Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        D             In      -         13.454 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked[0]                                     CFG4        Y             Out     0.232     13.686 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]     Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        C             In      -         14.249 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt[1]                                            CFG4        Y             Out     0.132     14.381 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                 Net         -             -       0.662     -            11        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        D             In      -         15.043 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[0]                    CFG4        Y             Out     0.192     15.235 f     -         
inp[123]                                                                                                                       Net         -             -       0.990     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        D             In      -         16.225 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                  CFG4        Y             Out     0.192     16.417 f     -         
inp[136]                                                                                                                       Net         -             -       0.974     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        B             In      -         17.391 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                       CFG4        Y             Out     0.077     17.468 f     -         
inp[134]                                                                                                                       Net         -             -       0.974     -            12        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_5_rep2        CFG3        B             In      -         18.442 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_5_rep2        CFG3        Y             Out     0.088     18.530 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2                                                                        Net         -             -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0                               RAM1K20     A_ADDR[8]     In      -         19.877 r     -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 20.492 is 4.449(21.7%) logic and 16.043(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1\cpprop

Summary of Compile Points :
*************************** 
Name                                        Status     Reason     
------------------------------------------------------------------
miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1     Mapped     No database
==================================================================

Process took 0h:01m:00s realtime, 0h:00m:59s cputime
# Sat Sep  6 16:26:18 2025

###########################################################]
