# Lab6: Workload Optimized SoC â€“ baseline

## The following files are contributed:  
```
./rtl/user/bram11.v
./rtl/user/fir.v
./rtl/user/mm.v
./rtl/user/qs.v
./rtl/user/user_proj_example_final.v
./testbench/final/final.c
./testbench/final/final.h
./testbench/final/final_tb.v
```

## The following files are modified from course materials:
```
./firmware/sections.lds
./rtl/user/exmem_pipeline.v
./rtl/user/uart.v
./rtl/user/user_proj_wrapper_final.v
./testbench/final/include.rtl.list
./testbench/final/run_sim
./vivado/vvd_caravel_fpga_40mhz.tcl
```
