Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 15:07:22 2023
| Host         : DESKTOP-7O22A40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file StackDisp_timing_summary_routed.rpt -pb StackDisp_timing_summary_routed.pb -rpx StackDisp_timing_summary_routed.rpx -warn_on_violation
| Design       : StackDisp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.469        0.000                      0                   54        0.198        0.000                      0                   54        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
myClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             6.469        0.000                      0                   54        0.198        0.000                      0                   54        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        myClock                     
(none)                      myClock       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        6.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.704ns (21.394%)  route 2.587ns (78.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.621     8.430    st/pushSP_n_8
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    14.843    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    st/cou_reg[5]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.704ns (21.394%)  route 2.587ns (78.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.621     8.430    st/pushSP_n_8
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    14.843    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[6]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    st/cou_reg[6]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.704ns (21.394%)  route 2.587ns (78.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.621     8.430    st/pushSP_n_8
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    14.843    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[7]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    st/cou_reg[7]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.344%)  route 2.447ns (77.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.481     8.290    st/pushSP_n_8
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.504    14.845    st/CLK
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    st/cou_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.344%)  route 2.447ns (77.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.481     8.290    st/pushSP_n_8
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.504    14.845    st/CLK
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    st/cou_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.344%)  route 2.447ns (77.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.481     8.290    st/pushSP_n_8
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.504    14.845    st/CLK
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    st/cou_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.344%)  route 2.447ns (77.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.481     8.290    st/pushSP_n_8
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.504    14.845    st/CLK
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    st/cou_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 st/cou_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.344%)  route 2.447ns (77.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  st/cou_reg[5]/Q
                         net (fo=5, routed)           1.162     6.757    st/num[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.881 r  st/cou[7]_i_4/O
                         net (fo=1, routed)           0.804     7.685    st/pushSP/cou_reg[7]_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.809 r  st/pushSP/cou[7]_i_2/O
                         net (fo=8, routed)           0.481     8.290    st/pushSP_n_8
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.504    14.845    st/CLK
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    st/cou_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 st/resetSP/out_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.608ns (25.408%)  route 1.785ns (74.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.147    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  st/resetSP/out_reg/Q
                         net (fo=2, routed)           1.080     6.683    st/resetSP/resetW
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  st/resetSP/cou[7]_i_1/O
                         net (fo=8, routed)           0.705     7.540    st/resetSP_n_1
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    14.843    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[5]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.631    14.451    st/cou_reg[5]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 st/resetSP/out_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/cou_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.608ns (25.408%)  route 1.785ns (74.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.626     5.147    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  st/resetSP/out_reg/Q
                         net (fo=2, routed)           1.080     6.683    st/resetSP/resetW
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  st/resetSP/cou[7]_i_1/O
                         net (fo=8, routed)           0.705     7.540    st/resetSP_n_1
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    14.843    st/CLK
    SLICE_X62Y24         FDRE                                         r  st/cou_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.631    14.451    st/cou_reg[6]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  6.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 st/pushSP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/pushSP/out_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    st/pushSP/CLK
    SLICE_X62Y21         FDRE                                         r  st/pushSP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  st/pushSP/state_reg[0]/Q
                         net (fo=1, routed)           0.062     1.658    st/pushSP/state[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.099     1.757 r  st/pushSP/out_i_1/O
                         net (fo=1, routed)           0.000     1.757    st/pushSP/out_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  st/pushSP/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.981    st/pushSP/CLK
    SLICE_X62Y21         FDRE                                         r  st/pushSP/out_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.559    st/pushSP/out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 st/resetSP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st/resetSP/out_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  st/resetSP/state_reg[0]/Q
                         net (fo=1, routed)           0.062     1.660    st/resetSP/state[0]
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.099     1.759 r  st/resetSP/out_i_1__0/O
                         net (fo=1, routed)           0.000     1.759    st/resetSP/out_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    st/resetSP/out_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 st/cou_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.617%)  route 0.181ns (49.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    st/CLK
    SLICE_X62Y23         FDRE                                         r  st/cou_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  st/cou_reg[3]/Q
                         net (fo=5, routed)           0.181     1.789    st/num[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  st/num7[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    st_n_0
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121     1.600    num7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cou_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.188ns (47.694%)  route 0.206ns (52.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  cou_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cou_reg[19]/Q
                         net (fo=9, routed)           0.206     1.812    p_0_in[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.047     1.859 r  anode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    anode[3]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.131     1.609    anode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  cou_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cou_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    cou_reg_n_0_[11]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  cou_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    cou_reg[8]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  cou_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  cou_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    cou_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  cou_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cou_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    cou_reg_n_0_[15]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  cou_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    cou_reg[12]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  cou_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  cou_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    cou_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cou_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    cou_reg_n_0_[3]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  cou_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    cou_reg[0]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  cou_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cou_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cou_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cou_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    cou_reg_n_0_[7]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  cou_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.825    cou_reg[4]_i_1__0_n_4
    SLICE_X63Y22         FDRE                                         r  cou_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cou_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    cou_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  cou_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cou_reg[12]/Q
                         net (fo=1, routed)           0.105     1.711    cou_reg_n_0_[12]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  cou_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    cou_reg[12]_i_1_n_7
    SLICE_X63Y24         FDRE                                         r  cou_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  cou_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    cou_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  cou_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cou_reg[16]/Q
                         net (fo=1, routed)           0.105     1.711    cou_reg_n_0_[16]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  cou_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    cou_reg[16]_i_1_n_7
    SLICE_X63Y25         FDRE                                         r  cou_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  cou_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    cou_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   cou_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   cou_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   cou_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   cou_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   cou_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   cou_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   cou_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   anode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   cou_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   cou_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  myClock
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 4.376ns (59.828%)  route 2.939ns (40.172%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  num7_reg[3]/Q
                         net (fo=7, routed)           1.029     6.689    en/Q[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.841 r  en/seg7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.909     8.750    seg7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    12.456 r  seg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.456    seg7[1]
    V5                                                                r  seg7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.413ns (62.094%)  route 2.694ns (37.906%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  num7_reg[3]/Q
                         net (fo=7, routed)           1.031     6.691    en/Q[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.843 r  en/seg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.505    seg7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    12.249 r  seg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.249    seg7[4]
    U8                                                                r  seg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.173ns (59.123%)  route 2.886ns (40.877%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  num7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  num7_reg[1]/Q
                         net (fo=7, routed)           0.966     6.623    en/Q[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  en/seg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.919     8.667    seg7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.198 r  seg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.198    seg7[0]
    U7                                                                r  seg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 4.383ns (63.388%)  route 2.531ns (36.612%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  num7_reg[3]/Q
                         net (fo=7, routed)           0.858     6.517    en/Q[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     6.669 r  en/seg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.343    seg7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.055 r  seg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.055    seg7[6]
    W7                                                                r  seg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.162ns (60.296%)  route 2.740ns (39.704%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  num7_reg[3]/Q
                         net (fo=7, routed)           1.029     6.689    en/Q[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.813 r  en/seg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.711     8.524    seg7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.044 r  seg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.044    seg7[2]
    U5                                                                r  seg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 4.178ns (60.761%)  route 2.698ns (39.239%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  num7_reg[3]/Q
                         net (fo=7, routed)           1.031     6.691    en/Q[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.815 r  en/seg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.481    seg7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.017 r  seg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.017    seg7[3]
    V8                                                                r  seg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 4.171ns (62.320%)  route 2.522ns (37.680%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  num7_reg[3]/Q
                         net (fo=7, routed)           0.858     6.517    en/Q[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  en/seg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.305    seg7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.834 r  seg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.834    seg7[5]
    W6                                                                r  seg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.148ns (69.652%)  route 1.807ns (30.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  anode_reg[1]/Q
                         net (fo=1, routed)           1.807     7.425    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670    11.095 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.095    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.021ns (68.361%)  route 1.861ns (31.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  anode_reg[0]/Q
                         net (fo=1, routed)           1.861     7.518    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.021 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.021    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 4.165ns (71.467%)  route 1.663ns (28.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  anode_reg[3]/Q
                         net (fo=1, routed)           1.663     7.280    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687    10.968 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.968    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.388ns (80.277%)  route 0.341ns (19.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  anode_reg[2]/Q
                         net (fo=1, routed)           0.341     1.970    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.194 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.194    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.413ns (81.072%)  route 0.330ns (18.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  anode_reg[3]/Q
                         net (fo=1, routed)           0.330     1.943    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.209 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.209    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.368ns (76.725%)  route 0.415ns (23.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  anode_reg[0]/Q
                         net (fo=1, routed)           0.415     2.044    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.248 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.248    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.401ns (77.865%)  route 0.398ns (22.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  anode_reg[1]/Q
                         net (fo=1, routed)           0.398     2.011    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.253     3.265 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.265    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.439ns (77.173%)  route 0.426ns (22.827%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num7_reg[0]/Q
                         net (fo=7, routed)           0.094     1.724    en/Q[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.769 r  en/seg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.101    seg7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.331 r  seg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.331    seg7[5]
    W6                                                                r  seg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.486ns (77.876%)  route 0.422ns (22.124%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num7_reg[0]/Q
                         net (fo=7, routed)           0.094     1.724    en/Q[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.048     1.772 r  en/seg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.100    seg7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.374 r  seg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.374    seg7[6]
    W7                                                                r  seg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.430ns (73.388%)  route 0.518ns (26.612%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num7_reg[0]/Q
                         net (fo=7, routed)           0.165     1.795    en/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  en/seg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.194    seg7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.415 r  seg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.415    seg7[2]
    U5                                                                r  seg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.445ns (72.332%)  route 0.553ns (27.668%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num7_reg[2]/Q
                         net (fo=7, routed)           0.218     1.848    en/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.893 r  en/seg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.228    seg7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.464 r  seg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.464    seg7[3]
    V8                                                                r  seg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.441ns (71.528%)  route 0.574ns (28.472%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num7_reg[2]/Q
                         net (fo=7, routed)           0.132     1.762    en/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  en/seg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.249    seg7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.481 r  seg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.481    seg7[0]
    U7                                                                r  seg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.512ns (73.395%)  route 0.548ns (26.605%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  num7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  num7_reg[2]/Q
                         net (fo=7, routed)           0.218     1.848    en/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  en/seg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.223    seg7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.303     3.526 r  seg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.526    seg7[4]
    U8                                                                r  seg7[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  myClock

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            st/pushSP/out_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 1.578ns (33.996%)  route 3.063ns (66.004%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.517    st/pushSP/BTNU_IBUF
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.641 r  st/pushSP/out_i_1/O
                         net (fo=1, routed)           0.000     4.641    st/pushSP/out_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  st/pushSP/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507     4.848    st/pushSP/CLK
    SLICE_X62Y21         FDRE                                         r  st/pushSP/out_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            st/resetSP/out_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 1.565ns (33.818%)  route 3.063ns (66.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.505    st/resetSP/BTND_IBUF
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.629 r  st/resetSP/out_i_1__0/O
                         net (fo=1, routed)           0.000     4.629    st/resetSP/out_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508     4.849    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            st/pushSP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.207ns  (logic 1.454ns (34.556%)  route 2.753ns (65.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           2.753     4.207    st/pushSP/BTNU_IBUF
    SLICE_X62Y21         FDRE                                         r  st/pushSP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507     4.848    st/pushSP/CLK
    SLICE_X62Y21         FDRE                                         r  st/pushSP/state_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            st/resetSP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.441ns (34.361%)  route 2.753ns (65.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           2.753     4.195    st/resetSP/BTND_IBUF
    SLICE_X62Y19         FDRE                                         r  st/resetSP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508     4.849    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            st/resetSP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.210ns (13.733%)  route 1.316ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.316     1.526    st/resetSP/BTND_IBUF
    SLICE_X62Y19         FDRE                                         r  st/resetSP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/state_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            st/pushSP/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.222ns (14.425%)  route 1.316ns (85.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.316     1.538    st/pushSP/BTNU_IBUF
    SLICE_X62Y21         FDRE                                         r  st/pushSP/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.981    st/pushSP/CLK
    SLICE_X62Y21         FDRE                                         r  st/pushSP/state_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            st/resetSP/out_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.255ns (15.170%)  route 1.423ns (84.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.423     1.633    st/resetSP/BTND_IBUF
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.678 r  st/resetSP/out_i_1__0/O
                         net (fo=1, routed)           0.000     1.678    st/resetSP/out_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    st/resetSP/CLK
    SLICE_X62Y19         FDRE                                         r  st/resetSP/out_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            st/pushSP/out_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.267ns (15.790%)  route 1.423ns (84.210%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           1.423     1.645    st/pushSP/BTNU_IBUF
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.690 r  st/pushSP/out_i_1/O
                         net (fo=1, routed)           0.000     1.690    st/pushSP/out_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  st/pushSP/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.981    st/pushSP/CLK
    SLICE_X62Y21         FDRE                                         r  st/pushSP/out_reg/C





