---
layout: post 
title: "PCI interrupt routing I"
categories: Virtualization 
comments: true
---

> I'm going to using QEMU to study how PCI interrupt routing works. In PCI configuration space, it has Interrup pin, and Interrupt line.
How those number related to the IRQ number under /proc/interrupts? What is relation with IDT vector? what should I do, if I want change IRQ to a different value?

## PCI device in QEMU
In [Build minimal kernel for QEMU]({% post_url 2016-12-17-buildkernel %}){:target="_blank"},
I built a kernel image, and boot with following command:

```bash
qemu-2.8.0-rc0 $ ./x86_64-softmmu/qemu-system-x86_64 \
	-kernel images/bzImage -initrd images/cirros-x86_64-initramfs \
	-nographic -append "console=ttyS0  apic=debug loglevel=8"
```

QEMU will create Intel e1000 NIC device, this is a PCI device.

```bash
$ lspci -k 00:03.0
00:00.0 Class 0600: 8086:1237
00:01.3 Class 0680: 8086:7113
00:03.0 Class 0200: 8086:100e e1000    # this is device
00:01.1 Class 0101: 8086:7010 ata_piix
00:02.0 Class 0300: 1234:1111
00:01.0 Class 0601: 8086:7000
```

The interrupt number is 11.

```bash
$ cat /proc/interrupts 
           CPU0       
  0:       1598   IO-APIC   2-edge      timer
  1:          9   IO-APIC   1-edge      i8042
  4:       1359   IO-APIC   4-edge      serial
  8:          1   IO-APIC   8-edge      rtc0
  9:          0   IO-APIC   9-fasteoi   acpi
 11:        573   IO-APIC  11-fasteoi   eth0  # IRQ 11
```

Now I'm going to study how PCI intterrupt routing works using this example.

## X86 IDT and IRQ
First step, I need to figure out the difference between IRQ number of device(11 here), and Interrupt vector table.
If you don't know what is IDT and interrupt vector, you may refer to 
[Understanding Linux kernel](https://www.safaribooksonline.com/library/view/understanding-the-linux/0596002130/ch04s02.html){:target="_blank"}
and CHAPTER 6 INTERRUPT AND EXCEPTION HANDLING of [Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 3A](http://www.intel.com/Assets/en_US/PDF/manual/253668.pdf){:target="_blank"}

Interrupt vector is a number between 0-255, Intel reserved 0-31. e.g. 14 is for page fault. 
So IRQ 11 using by e1000 here, the IDT entry is not 11. what is the vector for this device? 

In order answer this question, I did the following changes:

```diff
diff --git a/kernel/irq/proc.c b/kernel/irq/proc.c
index feaa813..fabec65 100644
--- a/kernel/irq/proc.c
+++ b/kernel/irq/proc.c
@@ -441,6 +441,7 @@ int show_interrupts(struct seq_file *p, void *v)
        int i = *(loff_t *) v, j;
        struct irqaction *action;
        struct irq_desc *desc;
+       struct irq_cfg *cfg;
 
        if (i > ACTUAL_NR_IRQS)
                return 0;
@@ -472,6 +473,9 @@ int show_interrupts(struct seq_file *p, void *v)
                goto out;
 
        seq_printf(p, "%*d: ", prec, i);
+       cfg = irq_cfg(i);
+       if (cfg)
+               seq_printf(p, "%*d", prec, cfg->vector);
        for_each_online_cpu(j)
                seq_printf(p, "%10u ", kstat_irqs_cpu(i, j));
 
@@ -498,6 +502,8 @@ int show_interrupts(struct seq_file *p, void *v)
                while ((action = action->next) != NULL)
                        seq_printf(p, ", %s", action->name);
        }
+       if (desc->handle_irq)
+               seq_printf(p, "  %pF", desc->handle_irq);
 
        seq_putc(p, '\n');
 out:
```

Then build new kernel, and boot with QEMU again:

```bash
$ cat /proc/interrupts 
           CPU0       
  0 48      1501   IO-APIC   2-edge      timer  handle_edge_irq+0x0/0x120
  1 49         9   IO-APIC   1-edge      i8042  handle_edge_irq+0x0/0x120
  4 52       533   IO-APIC   4-edge      serial  handle_edge_irq+0x0/0x120
  8 56         1   IO-APIC   8-edge      rtc0  handle_edge_irq+0x0/0x120
  9 57         0   IO-APIC   9-fasteoi   acpi  handle_fasteoi_irq+0x0/0x150
 11 59       396   IO-APIC  11-fasteoi   eth0  handle_fasteoi_irq+0x0/0x150 # e1000
 12 60       125   IO-APIC  12-edge      i8042  handle_edge_irq+0x0/0x120
 14 62         0   IO-APIC  14-edge      ata_piix  handle_edge_irq+0x0/0x120
 15 63       126   IO-APIC  15-edge      ata_piix  handle_edge_irq+0x0/0x120
```

Now I know e1000 using IRQ number 11, and the interrupt vector of IDT is 59. The handling step:
1. eth0 trigger interrupt.
2. CPU read interrupt vector is 59. and using 59 as index of IDT.
3. The handler is common_interrupt in arch/x86/entry/entry_64.S
4. common_interrupt call do_IRQ in arch/x86/kernel/irq.c
5. call handle_fasteoi_irq

Why IRQ 11 mapped to vector 59.

```c
// file: arch/x86/kernel/irqinit.c
void __init init_IRQ(void)
{   
    int i; 
    
    /*  
     * On cpu 0, Assign ISA_IRQ_VECTOR(irq) to IRQ 0..15.
     * If these IRQ's are handled by legacy interrupt-controllers like PIC,
     * then this configuration will likely be static after the boot. If
     * these IRQ's are handled by more mordern controllers like IO-APIC,
     * then this vector space can be freed and re-used dynamically as the
     * irq's migrate etc.
     */ 
    for (i = 0; i < nr_legacy_irqs(); i++)
        per_cpu(vector_irq, 0)[ISA_IRQ_VECTOR(i)] = irq_to_desc(i);
    
    x86_init.irqs.intr_init();
}       

```

ISA_IRQ_VECTOR will map device irq 0 to 15 to vector.

```c
// file: arch/x86/include/asm/irq_vectors.h
/*
 * IDT vectors usable for external interrupt sources start at 0x20.
 * (0x80 is the syscall vector, 0x30-0x3f are for ISA)
 */ 
#define FIRST_EXTERNAL_VECTOR       0x20

/*          
 * Vectors 0x30-0x3f are used for ISA interrupts.
 *   round up to the next 16-vector boundary
 */ 
#define ISA_IRQ_VECTOR(irq)     (((FIRST_EXTERNAL_VECTOR + 16) & ~15) + irq)
```

So it is ((0x20+16) & 0xfffffff0) + 11 = 59.
