// Seed: 2683935635
module module_0 (
    output tri0  id_0,
    output wire  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output uwire id_4#(.\id_7 (-1), .id_8(-1'b0 ^ 1'b0)),
    input  tri1  id_5
);
  wire id_9;
  assign id_1 = \id_7 ;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    id_7,
    id_8,
    input wand id_4,
    input wand id_5
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_1,
      id_1,
      id_4
  );
  wire id_9;
endmodule
