<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_limiter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_limiter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_limiter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_limiter" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sll_hyperbus_controller_top_0_iavs0_agent" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sll_hyperbus_controller_top_0_iavs0_agent" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sll_hyperbus_controller_top_0_iavs0_translator" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_gpio_lite.sv"
   type="VERILOG"
   library="sll_hyperbus_controller_top_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/sll_ca_hbc_t001_ddio_out.v"
   type="VERILOG"
   library="sll_hyperbus_controller_top_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/sll_ca_hbc_t001_io.v"
   type="VERILOG"
   library="sll_hyperbus_controller_top_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/sll_ca_hbc_t001_syncpll.v"
   type="VERILOG"
   library="sll_hyperbus_controller_top_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/sll_ca_hbc_t001_top.v"
   type="VERILOG"
   library="sll_hyperbus_controller_top_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_pio_2.v"
   type="VERILOG"
   library="pio_2" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_pio_1.v"
   type="VERILOG"
   library="pio_1" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="mm_bridge_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="hypernios_inst_rst_bfm" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="hypernios_inst_clk_bfm" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/submodules/hypernios.v"
   type="VERILOG"
   library="hypernios_inst" />
 <file
   path="hypernios/testbench/hypernios_tb/simulation/hypernios_tb.v"
   type="VERILOG" />
 <topLevel name="hypernios_tb" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="hypernios_tb.hypernios_inst.onchip_memory2_0"
   modelPath="hypernios_tb.hypernios_inst.onchip_memory2_0" />
</simPackage>
