#Build: Synplify Pro (R) V-2023.09M-3, Build 307R, Jul 25 2024
#install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: LAPTOP-6FQD1N4B

# Sat Jun  7 03:03:15 2025

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys HDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:13:40, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:13:40, @

@N|Running in 64-bit mode
@N:"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":24:7:24:13|Top entity is set to cmn_pwm.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\SIMPLE_PH_PWM.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)


Process completed successfully.
# Sat Jun  7 03:03:15 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:13:40, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected

@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_DIV.V" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v" (library work)
@I:"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v":"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\Addr_definition.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_buffer.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\opb_emu_target.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Process completed successfully.
# Sat Jun  7 03:03:16 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected

@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_DIV.V" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v" (library work)
@I:"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v":"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\Addr_definition.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_buffer.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\opb_emu_target.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v" (library work)
@I::"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_DIV.V":21:7:21:15|Synthesizing module CLOCK_DIV in library work.
Running optimization stage 1 on CLOCK_DIV .......
Finished optimization stage 1 on CLOCK_DIV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@W: CG238 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v":48:6:48:18|Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":62:7:62:11|Synthesizing module afifo in library work.

	DSIZE=32'b00000000000000000000000000001000
	ASIZE=32'b00000000000000000000000000000100
	DW=32'b00000000000000000000000000001000
	AW=32'b00000000000000000000000000000100
   Generated name = afifo_8s_4s_8s_4s
Opening data file afifo_8s_4s_8s_4s_mem_9640_initial_block from directory .
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on afifo_8s_4s_8s_4s .......
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":149:1:149:6|Found RAM mem, depth=16, width=8
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on afifo_8s_4s_8s_4s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_buffer.v":3:7:3:16|Synthesizing module msg_buffer in library work.
Running optimization stage 1 on msg_buffer .......
Finished optimization stage 1 on msg_buffer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":21:7:21:14|Synthesizing module msg_read in library work.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":187:31:187:41|Removing redundant assignment.
Running optimization stage 1 on msg_read .......
Finished optimization stage 1 on msg_read (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":21:7:21:15|Synthesizing module msg_write in library work.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":143:32:143:39|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":164:29:164:37|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":165:27:165:33|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":180:27:180:33|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":197:27:197:33|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":246:31:246:41|Removing redundant assignment.
Running optimization stage 1 on msg_write .......
Finished optimization stage 1 on msg_write (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\opb_emu_target.v":3:7:3:20|Synthesizing module opb_emu_target in library work.
Running optimization stage 1 on opb_emu_target .......
Finished optimization stage 1 on opb_emu_target (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v":3:7:3:16|Synthesizing module cmd_server in library work.
@N: CG794 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v":48:6:48:18|Using module cmn_uart from library work
Running optimization stage 1 on cmd_server .......
Finished optimization stage 1 on cmd_server (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v":21:7:21:17|Synthesizing module AdderDecode in library work.
Running optimization stage 1 on AdderDecode .......
Finished optimization stage 1 on AdderDecode (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":32:7:32:12|Synthesizing module ClkGen in library work.
Running optimization stage 1 on ClkGen .......
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":152:1:152:6|Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ClkGen (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":62:7:62:11|Synthesizing module afifo in library work.

	DSIZE=32'b00000000000000000000000000001000
	ASIZE=32'b00000000000000000000000000000010
	DW=32'b00000000000000000000000000001000
	AW=32'b00000000000000000000000000000010
   Generated name = afifo_8s_2s_8s_2s
Opening data file afifo_8s_2s_8s_2s_mem_9640_initial_block from directory .
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on afifo_8s_2s_8s_2s .......
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":149:1:149:6|Found RAM mem, depth=4, width=8
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 2 of wgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 2 of rgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on afifo_8s_2s_8s_2s (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":22:7:22:24|Synthesizing module OSCILLATOR_COUNTER in library work.
Running optimization stage 1 on OSCILLATOR_COUNTER .......
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":149:1:149:6|Pruning unused register startb_d1. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":124:4:124:9|Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on OSCILLATOR_COUNTER (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":20:7:20:26|Synthesizing module SCRATCH_PAD_REGISTER in library work.
Running optimization stage 1 on SCRATCH_PAD_REGISTER .......
Finished optimization stage 1 on SCRATCH_PAD_REGISTER (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v":3:7:3:19|Synthesizing module EEPROM_OPB_IF in library work.
@N: CG794 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v":99:21:99:31|Using module serial_eeprom_if from library work
Running optimization stage 1 on EEPROM_OPB_IF .......
Finished optimization stage 1 on EEPROM_OPB_IF (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v":19:7:19:18|Synthesizing module DP_RAM_2R_1W in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000001010
   Generated name = DP_RAM_2R_1W_16s_10s
Running optimization stage 1 on DP_RAM_2R_1W_16s_10s .......
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v":53:1:53:6|Found RAM ram, depth=1024, width=16
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v":53:1:53:6|Found RAM ram, depth=1024, width=16
Finished optimization stage 1 on DP_RAM_2R_1W_16s_10s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":53:7:53:20|Synthesizing module ADC_ADS8864_IF in library work.
Running optimization stage 1 on ADC_ADS8864_IF .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Pruning register bits 30 to 16 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on ADC_ADS8864_IF (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v":19:7:19:18|Synthesizing module DP_RAM_2R_1W in library work.

	DATA_WIDTH=32'b00000000000000000000000000011000
	ADDR_WIDTH=32'b00000000000000000000000000000100
   Generated name = DP_RAM_2R_1W_24s_4s
Running optimization stage 1 on DP_RAM_2R_1W_24s_4s .......
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v":53:1:53:6|Found RAM ram, depth=16, width=24
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\dual_port_ram.v":53:1:53:6|Found RAM ram, depth=16, width=24
Finished optimization stage 1 on DP_RAM_2R_1W_24s_4s (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":62:7:62:11|Synthesizing module afifo in library work.

	DSIZE=32'b00000000000000000000000000011000
	ASIZE=32'b00000000000000000000000000000100
	DW=32'b00000000000000000000000000011000
	AW=32'b00000000000000000000000000000100
   Generated name = afifo_24s_4s_24s_4s
Opening data file afifo_24s_4s_24s_4s_mem_9640_initial_block from directory .
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on afifo_24s_4s_24s_4s .......
@N: CL134 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":149:1:149:6|Found RAM mem, depth=16, width=24
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on afifo_24s_4s_24s_4s (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v":16:7:16:21|Synthesizing module DAC_DACx0504_IF in library work.
Running optimization stage 1 on DAC_DACx0504_IF .......
Finished optimization stage 1 on DAC_DACx0504_IF (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v":19:7:19:14|Synthesizing module FPGA_WDI in library work.
Running optimization stage 1 on FPGA_WDI .......
Finished optimization stage 1 on FPGA_WDI (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":15:7:15:10|Synthesizing module GPIO in library work.
Running optimization stage 1 on GPIO .......
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":522:4:522:9|Feedback mux created for signal GPIO_FREE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":508:4:508:9|Feedback mux created for signal DEBUG_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":499:4:499:9|Feedback mux created for signal ADCSELMUX_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":499:4:499:9|Sharing sequential element ADCSELMUX_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":484:4:484:9|Feedback mux created for signal CCHL_IF_REG[31:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":475:4:475:9|Feedback mux created for signal EXT_BRAKE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":475:4:475:9|Sharing sequential element EXT_BRAKE_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":464:4:464:9|Feedback mux created for signal MAINS_LEVEL_IF_REG[31:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":455:4:455:9|Feedback mux created for signal SERVICE_PENDANT_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":455:4:455:9|Sharing sequential element SERVICE_PENDANT_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":443:4:443:9|Feedback mux created for signal STAND_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":424:4:424:9|Feedback mux created for signal LIFT_96V_IF_REG[30:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":410:4:410:9|Feedback mux created for signal LIFT_MOTOR_SENSOR_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":410:4:410:9|Sharing sequential element LIFT_MOTOR_SENSOR_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":392:4:392:9|Feedback mux created for signal SPD_EMOPS_IF_REG[31:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":376:4:376:9|Feedback mux created for signal SPD_DMD_IF_REG[31:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":362:4:362:9|Feedback mux created for signal GANTRY_BRAKE_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":362:4:362:9|Sharing sequential element GANTRY_BRAKE_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":306:4:306:9|Feedback mux created for signal GANTRY_96V_IF_REG[30:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":294:4:294:9|Feedback mux created for signal GANTRY_EMOPS_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":294:4:294:9|Sharing sequential element GANTRY_EMOPS_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":281:4:281:9|Feedback mux created for signal POWER_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":281:4:281:9|Sharing sequential element POWER_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":306:4:306:9|All reachable assignments to GANTRY_96V_IF_REG[30:24] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":376:4:376:9|All reachable assignments to SPD_DMD_IF_REG[31:22] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":392:4:392:9|All reachable assignments to SPD_EMOPS_IF_REG[31:24] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":424:4:424:9|All reachable assignments to LIFT_96V_IF_REG[30:21] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":443:4:443:9|All reachable assignments to STAND_IF_REG[31:18] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":464:4:464:9|All reachable assignments to MAINS_LEVEL_IF_REG[31:17] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":484:4:484:9|All reachable assignments to CCHL_IF_REG[31:21] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":508:4:508:9|All reachable assignments to DEBUG_IF_REG[31:20] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":522:4:522:9|All reachable assignments to GPIO_FREE_IF_REG[31:16] assign 0, register removed by optimization
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Pruning register bits 30 to 24 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on GPIO (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
@W: CG238 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":262:6:262:18|Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":26:7:26:13|Synthesizing module MSSB_IF in library work.
@N: CG794 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":262:6:262:18|Using module cmn_uart from library work
Running optimization stage 1 on MSSB_IF .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Pruning register bits 31 to 2 of mssb_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MSSB_IF (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":26:7:26:21|Synthesizing module cmn_pwm_wrapper in library work.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":131:31:131:45|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":132:31:132:45|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":133:31:133:45|Removing redundant assignment.
@N: CG179 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":134:29:134:41|Removing redundant assignment.
@N: CG794 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":303:12:303:16|Using module cmn_pwm from library work
Running optimization stage 1 on cmn_pwm_wrapper .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Pruning register bits 31 to 24 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Pruning register bits 7 to 2 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cmn_pwm_wrapper (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
@N: CG364 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\top.v":3:7:3:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 107MB)
Running optimization stage 2 on cmn_pwm_wrapper .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Pruning register bits 7 to 2 of sync_cntr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":200:4:200:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":200:4:200:9|Initial value is not supported on state machine state
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":33:28:33:35|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cmn_pwm_wrapper (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 110MB)
Running optimization stage 2 on MSSB_IF .......
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":92:4:92:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   01
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":30:28:30:35|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MSSB_IF (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)
Running optimization stage 2 on GPIO .......
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":55:24:55:38|Input SHUNT_EN_CNT_RE is unused.
Finished optimization stage 2 on GPIO (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 115MB)
Running optimization stage 2 on FPGA_WDI .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v":31:1:31:6|Optimizing register bit watchdog_time_100us[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v":31:1:31:6|Pruning register bit 4 of watchdog_time_100us[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v":20:12:20:18|Input OPB_CLK is unused.
Finished optimization stage 2 on FPGA_WDI (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 115MB)
Running optimization stage 2 on DAC_DACx0504_IF .......
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v":127:4:127:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   100
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v":19:24:19:31|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v":20:24:20:29|Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on DAC_DACx0504_IF (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 115MB)
Running optimization stage 2 on afifo_24s_4s_24s_4s .......
Finished optimization stage 2 on afifo_24s_4s_24s_4s (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 115MB)
Running optimization stage 2 on DP_RAM_2R_1W_24s_4s .......
Finished optimization stage 2 on DP_RAM_2R_1W_24s_4s (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 115MB)
Running optimization stage 2 on ADC_ADS8864_IF .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":130:1:130:6|Optimizing register bit conv_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":130:1:130:6|Optimizing register bit conv_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Pruning register bits 7 to 6 of time_out_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":130:1:130:6|Pruning register bits 7 to 6 of conv_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Trying to extract state machine for register status.
Extracted state machine for register status
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   0101
   0110
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Initial value is not supported on state machine status
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 23 reachable states with original encodings of:
   00000
   00001
   00010
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Initial value is not supported on state machine state
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Pruning unused register time_out_count[5:0]. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":58:25:58:32|Input port bits 31 to 12 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":60:25:60:30|Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on ADC_ADS8864_IF (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on DP_RAM_2R_1W_16s_10s .......
Finished optimization stage 2 on DP_RAM_2R_1W_16s_10s (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on EEPROM_OPB_IF .......
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v":7:24:7:29|Input port bits 27 to 24 of EEP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v":8:24:8:29|Input EEP_RE is unused.
Finished optimization stage 2 on EEPROM_OPB_IF (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on SCRATCH_PAD_REGISTER .......
Finished optimization stage 2 on SCRATCH_PAD_REGISTER (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on OSCILLATOR_COUNTER .......
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":29:24:29:32|Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on OSCILLATOR_COUNTER (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on afifo_8s_2s_8s_2s .......
Finished optimization stage 2 on afifo_8s_2s_8s_2s (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on ClkGen .......
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":34:17:34:26|Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":35:17:35:24|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on ClkGen (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 115MB)
Running optimization stage 2 on AdderDecode .......
Finished optimization stage 2 on AdderDecode (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on cmd_server .......
Finished optimization stage 2 on cmd_server (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on opb_emu_target .......
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\opb_emu_target.v":130:4:130:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on opb_emu_target (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on msg_write .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synlog\top_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":74:4:74:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
Finished optimization stage 2 on msg_write (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 117MB)
Running optimization stage 2 on msg_read .......
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Trying to extract state machine for register state.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Pruning register bits 7 to 3 of state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on msg_read (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 122MB)
Running optimization stage 2 on msg_buffer .......
Finished optimization stage 2 on msg_buffer (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 122MB)
Running optimization stage 2 on afifo_8s_4s_8s_4s .......
Finished optimization stage 2 on afifo_8s_4s_8s_4s (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 122MB)
Running optimization stage 2 on CLOCK_DIV .......
Finished optimization stage 2 on CLOCK_DIV (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 122MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 117MB peak: 122MB)


Process completed successfully.
# Sat Jun  7 03:03:22 2025

###########################################################]
###########################################################[
@N:"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":42:7:42:14|Top entity is set to cmn_uart.
File C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd\math_real.vhd changed - recompiling
File C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd changed - recompiling
File C:\repo2\gpb\dmd\P1060973_FPGA\hdl\SIMPLE_PH_PWM.vhd changed - recompiling
File C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd changed - recompiling
File C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd changed - recompiling
File C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\SIMPLE_PH_PWM.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":24:7:24:13|Synthesizing work.cmn_pwm.rtl.
@W: CD326 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":236:23:236:33|Port half_period_strobe of entity work.ph_pwm is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":63:14:63:19|Signal enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":64:14:64:24|Signal pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":65:14:65:26|Signal pd_pwm6_out_n is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":66:14:66:27|Signal en_pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":67:14:67:21|Signal not_used is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd":45:7:45:18|Synthesizing work.cmn_deadband.rtl.
@N: CD231 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd":66:24:66:25|Using onehot encoding for type db_state_type. For example, enumeration db_state_00 is mapped to "10000".
Post processing for work.cmn_deadband.rtl
Running optimization stage 1 on CMN_DEADBAND .......
Finished optimization stage 1 on CMN_DEADBAND (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd":23:7:23:12|Synthesizing work.ph_pwm.behavioral.
Post processing for work.ph_pwm.behavioral
Running optimization stage 1 on PH_PWM .......
Finished optimization stage 1 on PH_PWM (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\SIMPLE_PH_PWM.vhd":5:7:5:19|Synthesizing work.simple_ph_pwm.behavioral.
Post processing for work.simple_ph_pwm.behavioral
Running optimization stage 1 on SIMPLE_PH_PWM .......
Finished optimization stage 1 on SIMPLE_PH_PWM (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":22:7:22:19|Synthesizing work.cmn_debouncer.rtl.
Post processing for work.cmn_debouncer.rtl
Running optimization stage 1 on cmn_debouncer .......
Finished optimization stage 1 on cmn_debouncer (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
Post processing for work.cmn_pwm.rtl
Running optimization stage 1 on cmn_pwm .......
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":195:9:195:10|Pruning unused register sync_mot_pwm_param45_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":195:9:195:10|Pruning unused register sync_mot_pwm_param23_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":195:9:195:10|Pruning unused register sync_mot_pwm_param01_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":167:9:167:10|Pruning unused register valid_mot_pwm_param45_4(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":167:9:167:10|Pruning unused register valid_mot_pwm_param23_4(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":167:9:167:10|Pruning unused register valid_mot_pwm_param01_6(9 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on cmn_pwm (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: Setting default value for generic baud_rate to 921600;
@N: Setting default value for generic clock_frequency to 100000000;
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":42:7:42:14|Synthesizing work.cmn_uart.rtl.
@N: CD231 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":127:27:127:28|Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".
@N: CD233 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":142:27:142:28|Using sequential encoding for type uart_rx_states.
@N: CD604 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":280:20:280:33|OTHERS clause is not synthesized.
@N: CD604 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":468:20:468:33|OTHERS clause is not synthesized.
Post processing for work.cmn_uart.rtl
Running optimization stage 1 on work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY .......
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":28:7:28:22|Synthesizing work.serial_eeprom_if.rtl.
@N: CD231 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":53:34:53:35|Using onehot encoding for type eeprom_cycle_state_type. For example, enumeration idle is mapped to "100000000000".
@N: CD604 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":298:20:298:33|OTHERS clause is not synthesized.
Post processing for work.serial_eeprom_if.rtl
Running optimization stage 1 on serial_eeprom_if .......
Finished optimization stage 1 on serial_eeprom_if (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: Setting default value for generic baud_rate to 115200;
@N: Setting default value for generic clock_frequency to 100000000;
@N: CD630 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":42:7:42:14|Synthesizing work.cmn_uart.rtl.
@N: CD231 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":127:27:127:28|Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".
@N: CD233 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":142:27:142:28|Using sequential encoding for type uart_rx_states.
@N: CD604 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":280:20:280:33|OTHERS clause is not synthesized.
@N: CD604 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":468:20:468:33|OTHERS clause is not synthesized.
Post processing for work.cmn_uart.rtl
Running optimization stage 1 on work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY .......
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY .......
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Trying to extract state machine for register uart_rx_state.
Extracted state machine for register uart_rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Initial value is not supported on state machine uart_rx_state
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Trying to extract state machine for register uart_tx_state.
Extracted state machine for register uart_tx_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Initial value is not supported on state machine uart_tx_state
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":67:12:67:22|Input uart_active is unused.
Finished optimization stage 2 on work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on serial_eeprom_if .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Optimizing register bit bit_cntr(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Pruning register bit 4 of bit_cntr(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Trying to extract state machine for register eeprom_cycle_state.
Extracted state machine for register eeprom_cycle_state
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Initial value is not supported on state machine eeprom_cycle_state
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":40:10:40:20|Input port bits 3 to 2 of eeprom_inst(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on serial_eeprom_if (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY .......
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Trying to extract state machine for register uart_rx_state.
Extracted state machine for register uart_rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Initial value is not supported on state machine uart_rx_state
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Trying to extract state machine for register uart_tx_state.
Extracted state machine for register uart_tx_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Initial value is not supported on state machine uart_tx_state
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":67:12:67:22|Input uart_active is unused.
Finished optimization stage 2 on work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on cmn_debouncer_8_8 .......
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 31 of debounce_cntr(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 30 of debounce_cntr(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 29 of debounce_cntr(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 28 of debounce_cntr(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on cmn_debouncer_8_8 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on SIMPLE_PH_PWM .......
Finished optimization stage 2 on SIMPLE_PH_PWM (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on PH_PWM_625_0_80_128_3_3 .......
Finished optimization stage 2 on PH_PWM_625_0_80_128_3_3 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on CMN_DEADBAND_5 .......
@N: CL201 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd":91:10:91:11|Trying to extract state machine for register DB_STATE.
Extracted state machine for register DB_STATE
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on CMN_DEADBAND_5 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on cmn_pwm .......
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":39:5:39:15|Input pulse_200us is unused.
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":46:5:46:19|Input mot_pwm_param01 is unused.
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":47:5:47:19|Input mot_pwm_param23 is unused.
@N: CL159 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":48:5:48:19|Input mot_pwm_param45 is unused.
Finished optimization stage 2 on cmn_pwm (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 102MB peak: 104MB)


Process completed successfully.
# Sat Jun  7 03:03:24 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:18:25, @

@N|Running in 64-bit mode
File C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\layer0.srs changed - recompiling
File C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun  7 03:03:25 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\top_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime

Process completed successfully.
# Sat Jun  7 03:03:25 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:18:25, @

@N|Running in 64-bit mode
File C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun  7 03:03:26 2025

###########################################################]
Premap Report

# Sat Jun  7 03:03:26 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202309actp1, Build 008R, Built Jul 25 2024 08:49:59, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 200MB)

Reading constraint file: C:\repo2\gpb\dmd\P1060973_FPGA\designer\top\synthesis.fdc
@L: C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\top_scck.rpt 
See clock summary report "C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\top_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 202MB peak: 202MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 202MB peak: 203MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 203MB peak: 203MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 206MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":199:1:199:6|User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_rempty is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":141:1:141:6|User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_wfull is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":330:6:330:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":330:6:330:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":300:6:300:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_counter[5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":199:6:199:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":476:8:476:9|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":300:6:300:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":199:1:199:6|User-specified initial value defined for instance osc_counter_0.opb_fifo_inst.o_rempty is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":141:1:141:6|User-specified initial value defined for instance osc_counter_0.opb_fifo_inst.o_wfull is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\serial_eeprom_if.vhd":100:10:100:11|User-specified initial value defined for instance eeprom_0.eeprom_if_0.bit_cntr[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.clk_aq_low[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.clk_aq_high[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.ram_wr_pt[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.ram_wr_clk is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.data_count[10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.ADC_CNVST is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.ADC_SCLK_en is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|User-specified initial value defined for instance adc_0.sdout_buf[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":130:1:130:6|User-specified initial value defined for instance adc_0.conv_count[5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":370:1:370:6|User-specified initial value defined for instance adc_0.clk_div_sd[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":370:1:370:6|User-specified initial value defined for instance adc_0.clk_div_aq[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":370:1:370:6|User-specified initial value defined for instance adc_0.data_length[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":199:1:199:6|User-specified initial value defined for instance dac_0.opb_fifo_inst.o_rempty is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":141:1:141:6|User-specified initial value defined for instance dac_0.opb_fifo_inst.o_wfull is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":330:6:330:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":330:6:330:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":300:6:300:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.oversample_baud_counter[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":199:6:199:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":476:8:476:9|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":300:6:300:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":222:6:222:7|User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":87:8:87:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":60:8:60:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":33:8:33:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":87:8:87:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.direction3 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":60:8:60:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.direction2 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":33:8:33:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.direction1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|User-specified initial value defined for instance lift_mot_if_0.pwm_0.i_mot_pwm_simple.pwm_out[2:0] is being ignored due to limitations in architecture. 
@N: FX1171 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found instance lift_mot_if_0.pwm_0.i_brk_pwm.start_timer[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 271MB peak: 271MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 271MB peak: 272MB)

@W: MO156 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM ram_1[15:0] removed due to constant propagation. 

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 272MB peak: 272MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 272MB peak: 273MB)

@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|Removing sequential instance PA_RADDR[9:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":476:8:476:9|Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Removing sequential instance mem[7:0] (in view: work.afifo_8s_2s_8s_2s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|Removing sequential instance ram_1_reg[15:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|Removing sequential instance ram_1[23:0] (in view: work.DP_RAM_2R_1W_24s_4s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":476:8:476:9|Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":476:8:476:9|Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":240:6:240:7|Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":79:11:79:25|Removing instance pulse200khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":131:11:131:23|Removing instance clk_16khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":101:11:101:23|Removing instance pulse2mhz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|Removing sequential instance PA_RADDR[3:0] (in view: work.DP_RAM_2R_1W_24s_4s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":270:29:270:45|Removing instance i_brk_deadband (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":213:34:213:50|Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":270:29:270:45|Removing instance i_brk_deadband (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_0_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_0_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":108:25:108:42|Removing instance i_brk_filt (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":156:26:156:43|Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":92:25:92:42|Removing instance i_mot_filt (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":156:26:156:43|Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":92:25:92:42|Removing instance i_mot_filt (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":156:26:156:43|Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":92:25:92:42|Removing instance i_mot_filt (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":156:26:156:43|Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":92:25:92:42|Removing instance i_mot_filt (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":156:26:156:43|Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":92:25:92:42|Removing instance i_mot_filt (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":156:26:156:43|Removing instance i_mot_pwm_simple (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":92:25:92:42|Removing instance i_mot_filt (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.
@N: BN115 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":108:25:108:42|Removing instance i_brk_filt (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_1(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_3(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_4(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_5(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":114:8:114:9|Removing sequential instance pwm_out[2:0] (in view: work.SIMPLE_PH_PWM_6(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FP130 |Promoting Net RESET_N_arst on CLKINT  I_1 
@N: FP130 |Promoting Net FPGA_100M_CLK on CLKINT  I_2 
@N: FP130 |Promoting Net lift_mot_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_mot_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_brk2_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_brk3_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_brk3_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_brk1_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_brk1_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net gantry_brk2_if_0.clk_16khz_div.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net dac_0.sclk.clkout on CLKINT  I_2 
@N: FP130 |Promoting Net adc_0.sclk.CLK_OUT on CLKINT  I_2 
@N: FP130 |Promoting Net clk_gen_0.pulse2khz_div.CLK_OUT on CLKINT  I_2 
@N: FP130 |Promoting Net DBUG_HEADER10 on CLKINT  I_3 
@N: FP130 |Promoting Net clk_gen_0.wdclk_div.CLK_OUT on CLKINT  I_2 
@N: FX1184 |Applying syn_allowed_resources blockrams=352 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 276MB peak: 276MB)



Clock Summary
******************

          Start                                        Requested     Requested     Clock        Clock          Clock
Level     Clock                                        Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------
0 -       top|FPGA_100M_CLK                            100.0 MHz     10.000        inferred     (multiple)     4076 
                                                                                                                    
0 -       CLOCK_DIV_10|N_17_inferred_clock             100.0 MHz     10.000        inferred     (multiple)     183  
                                                                                                                    
0 -       CLOCK_DIV_11_6|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     183  
                                                                                                                    
0 -       CLOCK_DIV_11_0|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     105  
                                                                                                                    
0 -       CLOCK_DIV_11_1|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     105  
                                                                                                                    
0 -       CLOCK_DIV_11_2|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     105  
                                                                                                                    
0 -       CLOCK_DIV_11_3|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     105  
                                                                                                                    
0 -       CLOCK_DIV_11_4|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     105  
                                                                                                                    
0 -       CLOCK_DIV_11_5|N_17_inferred_clock           100.0 MHz     10.000        inferred     (multiple)     105  
                                                                                                                    
0 -       CLOCK_DIV_9|N_17_inferred_clock              100.0 MHz     10.000        inferred     (multiple)     102  
                                                                                                                    
0 -       ADC_ADS8864_IF|ram_wr_clk_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     16   
                                                                                                                    
0 -       top|DBUG_HEADER10                            100.0 MHz     10.000        inferred     (multiple)     13   
====================================================================================================================



Clock Load Summary
***********************

                                             Clock     Source                                                    Clock Pin                                 Non-clock Pin                                      Non-clock Pin                                        
Clock                                        Load      Pin                                                       Seq Example                               Seq Example                                        Comb Example                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|FPGA_100M_CLK                            4076      FPGA_100M_CLK(port)                                       lift_mot_if_0.pwm_status[23:8].C          adc_0.clk_aq_high[1:0].D[1]                        I_2.A(CLKINT)                                        
                                                                                                                                                                                                                                                                   
CLOCK_DIV_10|N_17_inferred_clock             183       gantry_mot_if_0.clk_16khz_div.clkout.Q[0](dffre)          gantry_mot_if_0.sync_cntr[1:0].C          gantry_mot_if_0.clk_16khz_div.clkout.D[0]          gantry_mot_if_0.clk_16khz_div.clkout_2.I[0](inv)     
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_6|N_17_inferred_clock           183       lift_mot_if_0.clk_16khz_div.clkout.Q[0](dffre)            lift_mot_if_0.sync_cntr[1:0].C            lift_mot_if_0.clk_16khz_div.clkout.D[0]            lift_mot_if_0.clk_16khz_div.clkout_2.I[0](inv)       
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_0|N_17_inferred_clock           105       gantry_brk1_if_0.clk_16khz_div.clkout.Q[0](dffre)         gantry_brk1_if_0.sync_cntr[1:0].C         gantry_brk1_if_0.clk_16khz_div.clkout.D[0]         gantry_brk1_if_0.clk_16khz_div.clkout_2.I[0](inv)    
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_1|N_17_inferred_clock           105       gantry_brk2_if_0.clk_16khz_div.clkout.Q[0](dffre)         gantry_brk2_if_0.sync_cntr[1:0].C         gantry_brk2_if_0.clk_16khz_div.clkout.D[0]         gantry_brk2_if_0.clk_16khz_div.clkout_2.I[0](inv)    
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_2|N_17_inferred_clock           105       gantry_brk3_if_0.clk_16khz_div.clkout.Q[0](dffre)         gantry_brk3_if_0.sync_cntr[1:0].C         gantry_brk3_if_0.clk_16khz_div.clkout.D[0]         gantry_brk3_if_0.clk_16khz_div.clkout_2.I[0](inv)    
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_3|N_17_inferred_clock           105       gantry_brk1_ret_if_0.clk_16khz_div.clkout.Q[0](dffre)     gantry_brk1_ret_if_0.sync_cntr[1:0].C     gantry_brk1_ret_if_0.clk_16khz_div.clkout.D[0]     gantry_brk1_ret_if_0.clk_16khz_div.clkout_2.I[0](inv)
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_4|N_17_inferred_clock           105       gantry_brk2_ret_if_0.clk_16khz_div.clkout.Q[0](dffre)     gantry_brk2_ret_if_0.sync_cntr[1:0].C     gantry_brk2_ret_if_0.clk_16khz_div.clkout.D[0]     gantry_brk2_ret_if_0.clk_16khz_div.clkout_2.I[0](inv)
                                                                                                                                                                                                                                                                   
CLOCK_DIV_11_5|N_17_inferred_clock           105       gantry_brk3_ret_if_0.clk_16khz_div.clkout.Q[0](dffre)     gantry_brk3_ret_if_0.sync_cntr[1:0].C     gantry_brk3_ret_if_0.clk_16khz_div.clkout.D[0]     gantry_brk3_ret_if_0.clk_16khz_div.clkout_2.I[0](inv)
                                                                                                                                                                                                                                                                   
CLOCK_DIV_9|N_17_inferred_clock              102       dac_0.sclk.clkout.Q[0](dffre)                             dac_0.data_in[23:0].C                     dac_0.sclk.clkout.D[0]                             dac_0.un1_clk_sd.I[0](inv)                           
                                                                                                                                                                                                                                                                   
ADC_ADS8864_IF|ram_wr_clk_inferred_clock     16        adc_0.ram_wr_clk.Q[0](dffre)                              adc_0.data_in_ram.ram[15:0].CLK           -                                                  -                                                    
                                                                                                                                                                                                                                                                   
top|DBUG_HEADER10                            13        DBUG_HEADER10(port)                                       osc_counter_0.cntr_trig.C                 -                                                  I_3.A(CLKINT)                                        
===================================================================================================================================================================================================================================================================

@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_div.v":37:1:37:6|Found inferred clock top|FPGA_100M_CLK which controls 4076 sequential elements including clkgen_2khz.cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock which controls 183 sequential elements including lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock which controls 105 sequential elements including gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock which controls 105 sequential elements including gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock which controls 105 sequential elements including gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock which controls 105 sequential elements including gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock which controls 105 sequential elements including gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock which controls 105 sequential elements including gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found inferred clock CLOCK_DIV_10|N_17_inferred_clock which controls 183 sequential elements including gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|Found inferred clock CLOCK_DIV_9|N_17_inferred_clock which controls 102 sequential elements including dac_0.data_in_ram.ram[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock which controls 16 sequential elements including adc_0.data_in_ram.ram[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":199:1:199:6|Found inferred clock top|DBUG_HEADER10 which controls 13 sequential elements including osc_counter_0.opb_fifo_inst.o_rempty. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 270MB peak: 277MB)

Encoding state machine eeprom_cycle_state[0:11] (in view: work.serial_eeprom_if(rtl))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine state[22:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   00000 -> 00000000000000000000001
   00001 -> 00000000000000000000010
   00010 -> 00000000000000000000100
   00110 -> 00000000000000000001000
   00111 -> 00000000000000000010000
   01000 -> 00000000000000000100000
   01001 -> 00000000000000001000000
   01010 -> 00000000000000010000000
   01011 -> 00000000000000100000000
   01100 -> 00000000000001000000000
   01101 -> 00000000000010000000000
   01110 -> 00000000000100000000000
   01111 -> 00000000001000000000000
   10000 -> 00000000010000000000000
   10001 -> 00000000100000000000000
   10010 -> 00000001000000000000000
   10011 -> 00000010000000000000000
   10100 -> 00000100000000000000000
   10101 -> 00001000000000000000000
   10110 -> 00010000000000000000000
   10111 -> 00100000000000000000000
   11000 -> 01000000000000000000000
   11001 -> 10000000000000000000000
Encoding state machine status[5:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0100 -> 001000
   0101 -> 010000
   0110 -> 100000
Encoding state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[1:0] (in view: work.MSSB_IF_1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":92:4:92:9|There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF_1(verilog)); safe FSM implementation is not required.
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[1:0] (in view: work.MSSB_IF_0(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":92:4:92:9|There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF_0(verilog)); safe FSM implementation is not required.
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_8(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_8(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_7(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_7(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_2(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_3(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_4(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_6(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_3(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_2(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[6:0] (in view: work.msg_write(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000011 -> 0001000
   00000100 -> 0010000
   00000101 -> 0100000
   00000110 -> 1000000
Encoding state machine state[2:0] (in view: work.opb_emu_target(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 278MB peak: 278MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 282MB peak: 282MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 283MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Jun  7 03:03:29 2025

###########################################################]
Map & Optimize Report

# Sat Jun  7 03:03:29 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 08:49:59, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 200MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)

@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_3_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)

@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\oscillator_counter.v":65:4:65:9|Found counter in view:work.OSCILLATOR_COUNTER(verilog) instance count_data[15:0] 
Encoding state machine eeprom_cycle_state[0:11] (in view: work.serial_eeprom_if(rtl))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine state[22:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   00000 -> 00000000000000000000001
   00001 -> 00000000000000000000010
   00010 -> 00000000000000000000100
   00110 -> 00000000000000000001000
   00111 -> 00000000000000000010000
   01000 -> 00000000000000000100000
   01001 -> 00000000000000001000000
   01010 -> 00000000000000010000000
   01011 -> 00000000000000100000000
   01100 -> 00000000000001000000000
   01101 -> 00000000000010000000000
   01110 -> 00000000000100000000000
   01111 -> 00000000001000000000000
   10000 -> 00000000010000000000000
   10001 -> 00000000100000000000000
   10010 -> 00000001000000000000000
   10011 -> 00000010000000000000000
   10100 -> 00000100000000000000000
   10101 -> 00001000000000000000000
   10110 -> 00010000000000000000000
   10111 -> 00100000000000000000000
   11000 -> 01000000000000000000000
   11001 -> 10000000000000000000000
Encoding state machine status[5:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0100 -> 001000
   0101 -> 010000
   0110 -> 100000
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Found counter in view:work.ADC_ADS8864_IF(verilog) instance data_count[10:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":130:1:130:6|Found counter in view:work.ADC_ADS8864_IF(verilog) instance conv_count[5:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM data_in_ram.ram[15:0] (in view: work.ADC_ADS8864_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[9] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[6] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[2] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[4] because it is equivalent to instance adc_0.sp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[12] because it is equivalent to instance adc_0.sp[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|Found counter in view:work.DAC_DACx0504_IF(verilog) instance bit_count[4:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance opb_fifo_inst.mem[23:0]
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM data_in_ram.ram[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\gpio.v":347:4:347:9|Found counter in view:work.GPIO(verilog) instance LFT_SHUNT_EN_CNT[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\gpio.v":334:4:334:9|Found counter in view:work.GPIO(verilog) instance GNT_SHUNT_EN_CNT[31:0] 
Encoding state machine state[1:0] (in view: work.MSSB_IF(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":92:4:92:9|There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":196:4:196:9|Found counter in view:work.MSSB_IF(verilog) instance mssb_error_bytes[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":172:4:172:9|Found counter in view:work.MSSB_IF(verilog) instance mssb_recv_bytes[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":144:4:144:9|Found counter in view:work.MSSB_IF(verilog) instance actual_trans_bytes[19:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":184:4:184:9|Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_OUT_EXPECTED[7:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":119:4:119:9|Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_IN[7:0] 
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_7(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_7(verilog))
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_0(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":33:8:33:9|Found up-down counter in view:work.SIMPLE_PH_PWM_0(behavioral) instance counter1[15:0]  
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_1_0(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_6(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_6(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_1(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_1(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_5(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_5(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_2(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_2(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_2(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_4(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_4(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_3(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_3(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_3(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_3(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_3(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_4(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_4(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_4(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_2(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_2(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_5(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_5(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_1(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_1(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_6(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_6(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_6(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_0(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_0(verilog))
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_3_7(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\simple_ph_pwm.vhd":33:8:33:9|Found up-down counter in view:work.SIMPLE_PH_PWM_7(behavioral) instance counter1[15:0]  
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_1_7(rtl) instance debounce_cntr[27:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0]
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0]
Encoding state machine state[2:0] (in view: work.opb_emu_target(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":176:4:176:9|Found counter in view:work.msg_read(verilog) instance timeout_cnt[7:0] 
Encoding state machine state[6:0] (in view: work.msg_write(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000011 -> 0001000
   00000100 -> 0010000
   00000101 -> 0100000
   00000110 -> 1000000
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_write.v":235:4:235:9|Found counter in view:work.msg_write(verilog) instance timeout_cnt[7:0] 
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 324MB peak: 328MB)

@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing instance adder_decode_0.ILIM_DAC_RE_d1 because it is equivalent to instance dac_0.opb_dummy_re. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 352MB peak: 352MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SHUNT_EN_CNT_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GPIO_FREE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.DEBUG_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.ADCSELMUX_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.EXT_BRAKE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.CCHL_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SERVICE_PENDANT_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.MAINS_LEVEL_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.STAND_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.LIFT_96V_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SPD_EMOPS_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.LIFT_MOTOR_SENSOR_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.SPD_DMD_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GANTRY_BRAKE_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GANTRY_EMOPS_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.GANTRY_96V_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":265:4:265:9|Removing sequential instance adder_decode_0.PWR_IF_RE_d1 (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 340MB peak: 363MB)

@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":262:4:262:9|Removing sequential instance gantry_brk1_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":262:4:262:9|Removing sequential instance gantry_brk2_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":262:4:262:9|Removing sequential instance gantry_brk3_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":262:4:262:9|Removing sequential instance gantry_brk1_ret_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":262:4:262:9|Removing sequential instance gantry_brk2_ret_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":262:4:262:9|Removing sequential instance gantry_brk3_ret_if_0.pwm_status[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 340MB peak: 363MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 358MB peak: 363MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 359MB peak: 363MB)


Finished preparing to map (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 359MB peak: 363MB)


Finished technology mapping (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 379MB peak: 402MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:34s		    -1.23ns		6995 /      4888
   2		0h:00m:34s		    -1.23ns		6917 /      4888
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[21] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[20] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[9] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[6] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[7] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[8] (in view: work.top(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[2] (in view: work.top(verilog)) with 99 loads 3 times to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[11] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[12] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[3] (in view: work.top(verilog)) with 64 loads 2 times to improve timing.
@N: FX271 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":241:4:241:9|Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[1] (in view: work.top(verilog)) with 41 loads 3 times to improve timing.
Timing driven replication report
Added 16 Registers via timing driven replication
Added 16 LUTs via timing driven replication

   3		0h:00m:37s		    -0.60ns		6962 /      4904
   4		0h:00m:37s		    -0.46ns		6963 /      4904
   5		0h:00m:38s		    -0.21ns		6965 /      4904
   6		0h:00m:38s		     0.42ns		6966 /      4904
   7		0h:00m:38s		     0.44ns		6969 /      4904

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:42s; Memory used current: 384MB peak: 402MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 385MB peak: 402MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:43s; Memory used current: 386MB peak: 402MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 386MB peak: 402MB)


Start Writing Netlists (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 297MB peak: 402MB)

Writing Analyst data base C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:46s; Memory used current: 363MB peak: 402MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 364MB peak: 402MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:51s; Memory used current: 364MB peak: 402MB)


Start final timing analysis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:52s; Memory used current: 355MB peak: 402MB)

@W: MT420 |Found inferred clock top|FPGA_100M_CLK with period 10.00ns. Please declare a user-defined clock on port FPGA_100M_CLK.
@W: MT420 |Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net lift_mot_if_0.clk_16khz_div.N_17_9.
@W: MT420 |Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_ret_if_0.clk_16khz_div.N_17_8.
@W: MT420 |Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_ret_if_0.clk_16khz_div.N_17_7.
@W: MT420 |Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_ret_if_0.clk_16khz_div.N_17_6.
@W: MT420 |Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_if_0.clk_16khz_div.N_17_5.
@W: MT420 |Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_if_0.clk_16khz_div.N_17_4.
@W: MT420 |Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_if_0.clk_16khz_div.N_17_3.
@W: MT420 |Found inferred clock CLOCK_DIV_10|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_mot_if_0.clk_16khz_div.N_17_2.
@W: MT420 |Found inferred clock CLOCK_DIV_9|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net dac_0.sclk.N_17_1.
@W: MT420 |Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net adc_0.ram_wr_clk.
@W: MT420 |Found inferred clock top|DBUG_HEADER10 with period 10.00ns. Please declare a user-defined clock on port DBUG_HEADER10.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Jun  7 03:04:24 2025
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\repo2\gpb\dmd\P1060973_FPGA\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.781

                                             Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                               Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------------------------
ADC_ADS8864_IF|ram_wr_clk_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
CLOCK_DIV_9|N_17_inferred_clock              100.0 MHz     218.6 MHz     10.000        4.575         2.712     inferred     (multiple)
CLOCK_DIV_10|N_17_inferred_clock             100.0 MHz     217.2 MHz     10.000        4.603         5.397     inferred     (multiple)
CLOCK_DIV_11_0|N_17_inferred_clock           100.0 MHz     245.7 MHz     10.000        4.071         5.929     inferred     (multiple)
CLOCK_DIV_11_1|N_17_inferred_clock           100.0 MHz     245.7 MHz     10.000        4.071         5.929     inferred     (multiple)
CLOCK_DIV_11_2|N_17_inferred_clock           100.0 MHz     216.4 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_3|N_17_inferred_clock           100.0 MHz     245.7 MHz     10.000        4.071         5.929     inferred     (multiple)
CLOCK_DIV_11_4|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_5|N_17_inferred_clock           100.0 MHz     216.5 MHz     10.000        4.620         5.380     inferred     (multiple)
CLOCK_DIV_11_6|N_17_inferred_clock           100.0 MHz     222.8 MHz     10.000        4.488         5.512     inferred     (multiple)
top|DBUG_HEADER10                            100.0 MHz     405.1 MHz     10.000        2.469         7.531     inferred     (multiple)
top|FPGA_100M_CLK                            100.0 MHz     118.5 MHz     10.000        8.438         0.781     inferred     (multiple)
======================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|FPGA_100M_CLK                   top|FPGA_100M_CLK                         |  10.000      1.935  |  10.000      8.510  |  5.000       0.781  |  5.000       1.286
top|FPGA_100M_CLK                   CLOCK_DIV_11_6|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_5|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_4|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_3|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_2|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_1|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_0|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_10|N_17_inferred_clock          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_9|N_17_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   ADC_ADS8864_IF|ram_wr_clk_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   top|DBUG_HEADER10                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_6|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_6|N_17_inferred_clock  CLOCK_DIV_11_6|N_17_inferred_clock        |  10.000      5.512  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_5|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_5|N_17_inferred_clock  CLOCK_DIV_11_5|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_4|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_4|N_17_inferred_clock  CLOCK_DIV_11_4|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_3|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_3|N_17_inferred_clock  CLOCK_DIV_11_3|N_17_inferred_clock        |  10.000      5.929  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_2|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_2|N_17_inferred_clock  CLOCK_DIV_11_2|N_17_inferred_clock        |  10.000      5.380  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_1|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_1|N_17_inferred_clock  CLOCK_DIV_11_1|N_17_inferred_clock        |  10.000      5.929  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_0|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_0|N_17_inferred_clock  CLOCK_DIV_11_0|N_17_inferred_clock        |  10.000      5.929  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_10|N_17_inferred_clock    top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_10|N_17_inferred_clock    CLOCK_DIV_10|N_17_inferred_clock          |  10.000      5.397  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_9|N_17_inferred_clock     top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_9|N_17_inferred_clock     CLOCK_DIV_9|N_17_inferred_clock           |  10.000      6.098  |  10.000      8.986  |  5.000       2.712  |  5.000       3.139
top|DBUG_HEADER10                   top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|DBUG_HEADER10                   top|DBUG_HEADER10                         |  10.000      7.531  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCK_DIV_9|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                             Arrival          
Instance              Reference                           Type     Pin     Net             Time        Slack
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
dac_0.state[1]        CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       state[1]        0.257       2.712
dac_0.state[0]        CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       state[0]        0.237       2.785
dac_0.data_in[23]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[23]     0.237       3.139
dac_0.data_in[16]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[16]     0.237       3.830
dac_0.data_in[17]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[17]     0.237       3.830
dac_0.data_in[18]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[18]     0.237       3.830
dac_0.data_in[19]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[19]     0.237       3.830
dac_0.data_in[0]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[0]      0.237       3.952
dac_0.data_in[1]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[1]      0.237       3.952
dac_0.data_in[2]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[2]      0.237       3.952
============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                         Required          
Instance             Reference                           Type     Pin     Net         Time         Slack
                     Clock                                                                              
--------------------------------------------------------------------------------------------------------
dac_0.data_in[0]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[1]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[2]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[3]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[4]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[5]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[6]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[7]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[8]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[9]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.063
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.937

    - Propagation time:                      2.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.712

    Number of logic level(s):                1
    Starting point:                          dac_0.state[1] / Q
    Ending point:                            dac_0.data_in[0] / SLn
    The start point is clocked by            CLOCK_DIV_9|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_9|N_17_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
dac_0.state[1]              SLE      Q        Out     0.257     0.257 r     -         
state[1]                    Net      -        -       1.025     -           37        
dac_0.state_RNITBAE3[0]     CFG2     A        In      -         1.283 r     -         
dac_0.state_RNITBAE3[0]     CFG2     Y        Out     0.060     1.343 r     -         
N_105_i                     Net      -        -       0.882     -           24        
dac_0.data_in[0]            SLE      SLn      In      -         2.225 r     -         
======================================================================================
Total path delay (propagation time + setup) of 2.288 is 0.380(16.6%) logic and 1.907(83.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_10|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                               Arrival          
Instance                                                Reference                            Type     Pin     Net              Time        Slack
                                                        Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.sync_cntr[1]                            CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       sync_cntr[1]     0.257       5.397
gantry_mot_if_0.sync_cntr[0]                            CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       sync_cntr[0]     0.257       5.427
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[14]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[14]     0.257       5.818
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[13]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[13]     0.257       5.867
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[6]      CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[6]      0.257       5.989
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[2]      CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter2[2]      0.237       6.041
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter1[2]      CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter1[2]      0.237       6.098
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[3]      CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter2[3]      0.237       6.160
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[10]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter3[10]     0.257       6.185
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[4]      CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       counter2[4]      0.257       6.215
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                          Required          
Instance                                                Reference                            Type     Pin     Net                         Time         Slack
                                                        Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[8]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[8]            10.000       5.397
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[7]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[7]            10.000       5.406
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[6]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[6]            10.000       5.416
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[5]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[5]            10.000       5.425
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[4]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[4]            10.000       5.434
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[3]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[3]            10.000       5.444
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[2]          CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[2]            10.000       5.453
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_s_15_S         10.000       5.818
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[14]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_14_0_S     10.000       5.827
gantry_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[13]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       un1_counter3_cry_13_0_S     10.000       5.837
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.603
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.397

    Number of logic level(s):                11
    Starting point:                          gantry_mot_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_10|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_10|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.sync_cntr[1]                                          SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                          Net      -        -       0.665     -           4         
gantry_mot_if_0.sync_cntr11lto1                                       CFG2     B        In      -         0.922 r     -         
gantry_mot_if_0.sync_cntr11lto1                                       CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                           Net      -        -       0.719     -           7         
gantry_mot_if_0.pwm_0.i_brk_pwm.down_RNISD8RB                         CFG3     B        In      -         1.744 f     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.down_RNISD8RB                         CFG3     Y        Out     0.099     1.843 r     -         
PWM_counter_0                                                         Net      -        -       0.766     -           10        
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un21_clk_en_1_RNIVOLSI1     ARI1     B        In      -         2.610 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un21_clk_en_1_RNIVOLSI1     ARI1     Y        Out     0.244     2.854 r     -         
un21_clk_en_1_RNIVOLSI1_Y                                             Net      -        -       0.735     -           8         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILH7V24[1]              ARI1     C        In      -         3.589 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILH7V24[1]              ARI1     FCO      Out     0.464     4.054 r     -         
PWM_counter_cry[1]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIL46H56[2]              ARI1     FCI      In      -         4.054 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIL46H56[2]              ARI1     FCO      Out     0.009     4.063 r     -         
PWM_counter_cry[2]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMO4388[3]              ARI1     FCI      In      -         4.063 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMO4388[3]              ARI1     FCO      Out     0.009     4.072 r     -         
PWM_counter_cry[3]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIOD3LAA[4]              ARI1     FCI      In      -         4.072 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIOD3LAA[4]              ARI1     FCO      Out     0.009     4.082 r     -         
PWM_counter_cry[4]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIR327DC[5]              ARI1     FCI      In      -         4.082 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIR327DC[5]              ARI1     FCO      Out     0.009     4.091 r     -         
PWM_counter_cry[5]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVQ0PFE[6]              ARI1     FCI      In      -         4.091 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVQ0PFE[6]              ARI1     FCO      Out     0.009     4.101 r     -         
PWM_counter_cry[6]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4JVAIG[7]              ARI1     FCI      In      -         4.101 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4JVAIG[7]              ARI1     FCO      Out     0.009     4.110 r     -         
PWM_counter_cry[7]                                                    Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                    ARI1     FCI      In      -         4.110 r     -         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                    ARI1     S        Out     0.354     4.464 r     -         
PWM_counter_s[8]                                                      Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                        SLE      D        In      -         4.603 r     -         
================================================================================================================================
Total path delay (propagation time + setup) of 4.603 is 1.579(34.3%) logic and 3.024(65.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_0|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.sync_cntr[0]                           CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.929
gantry_brk1_if_0.sync_cntr[1]                           CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.986
gantry_brk1_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       down                  0.237       6.363
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                        Required          
Instance                                                Reference                              Type     Pin     Net                     Time         Slack
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.929
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.939
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.948
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.958
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.967
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.976
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.986
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.995
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.005
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.929

    Number of logic level(s):                14
    Starting point:                          gantry_brk1_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_0|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_0|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.sync_cntr[0]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                         Net      -        -       0.683     -           5         
gantry_brk1_if_0.pwm_0.i_brk_pwm.down_RNIDSM2B                       CFG4     B        In      -         0.941 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.down_RNIDSM2B                       CFG4     Y        Out     0.098     1.039 r     -         
PWM_counter_0                                                        Net      -        -       0.781     -           11        
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQ5U801     ARI1     B        In      -         1.820 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQ5U801     ARI1     Y        Out     0.244     2.065 r     -         
un24_clk_en_RNIQ5U801_Y                                              Net      -        -       0.835     -           15        
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en               CFG2     A        In      -         2.900 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en               CFG2     Y        Out     0.060     2.959 r     -         
un24_clk_en                                                          Net      -        -       0.146     -           2         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIUPITI      ARI1     B        In      -         3.106 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIUPITI      ARI1     FCO      Out     0.387     3.493 f     -         
PWM_counter_lcry_cy                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQ5U801     ARI1     FCI      In      -         3.493 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQ5U801     ARI1     FCO      Out     0.009     3.502 f     -         
PWM_counter                                                          Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4JVFF2[0]            ARI1     FCI      In      -         3.502 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4JVFF2[0]            ARI1     FCO      Out     0.009     3.512 f     -         
PWM_counter_cry[0]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIF11NU3[1]            ARI1     FCI      In      -         3.512 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIF11NU3[1]            ARI1     FCO      Out     0.009     3.521 f     -         
PWM_counter_cry[1]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRG2UD5[2]            ARI1     FCI      In      -         3.521 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRG2UD5[2]            ARI1     FCO      Out     0.009     3.530 f     -         
PWM_counter_cry[2]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI8145T6[3]            ARI1     FCI      In      -         3.530 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI8145T6[3]            ARI1     FCO      Out     0.009     3.540 f     -         
PWM_counter_cry[3]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMI5CC8[4]            ARI1     FCI      In      -         3.540 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMI5CC8[4]            ARI1     FCO      Out     0.009     3.549 f     -         
PWM_counter_cry[4]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI557JR9[5]            ARI1     FCI      In      -         3.549 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI557JR9[5]            ARI1     FCO      Out     0.009     3.559 f     -         
PWM_counter_cry[5]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILO8QAB[6]            ARI1     FCI      In      -         3.559 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILO8QAB[6]            ARI1     FCO      Out     0.009     3.568 f     -         
PWM_counter_cry[6]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI6DA1QC[7]            ARI1     FCI      In      -         3.568 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI6DA1QC[7]            ARI1     FCO      Out     0.009     3.577 f     -         
PWM_counter_cry[7]                                                   Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         3.577 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     3.931 r     -         
PWM_counter_s[8]                                                     Net      -        -       0.139     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.071 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 4.071 is 1.485(36.5%) logic and 2.585(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_1|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.sync_cntr[0]                           CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.929
gantry_brk2_if_0.sync_cntr[1]                           CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.986
gantry_brk2_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       down                  0.237       6.363
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                        Required          
Instance                                                Reference                              Type     Pin     Net                     Time         Slack
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.929
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.939
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.948
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.958
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.967
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.976
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.986
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.995
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.005
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.929

    Number of logic level(s):                14
    Starting point:                          gantry_brk2_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_1|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_1|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.sync_cntr[0]                                       SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                        Net      -        -       0.683     -           5         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     B        In      -         0.941 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     Y        Out     0.098     1.039 r     -         
PWM_counter_0                                                       Net      -        -       0.781     -           11        
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     B        In      -         1.820 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     Y        Out     0.244     2.065 r     -         
PWM_counter_2_sqmuxa_RNIOJNJD_Y                                     Net      -        -       0.835     -           15        
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     A        In      -         2.900 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     Y        Out     0.060     2.959 r     -         
un24_clk_en                                                         Net      -        -       0.146     -           2         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIT94K5     ARI1     B        In      -         3.106 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIT94K5     ARI1     FCO      Out     0.387     3.493 f     -         
PWM_counter_lcry_cy                                                 Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     FCI      In      -         3.493 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     FCO      Out     0.009     3.502 f     -         
PWM_counter                                                         Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVOS041[0]           ARI1     FCI      In      -         3.502 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVOS041[0]           ARI1     FCO      Out     0.009     3.512 f     -         
PWM_counter_cry[0]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI7V1EQ1[1]           ARI1     FCI      In      -         3.512 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI7V1EQ1[1]           ARI1     FCO      Out     0.009     3.521 f     -         
PWM_counter_cry[1]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIG67RG2[2]           ARI1     FCI      In      -         3.521 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIG67RG2[2]           ARI1     FCO      Out     0.009     3.530 f     -         
PWM_counter_cry[2]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQEC873[3]           ARI1     FCI      In      -         3.530 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQEC873[3]           ARI1     FCO      Out     0.009     3.540 f     -         
PWM_counter_cry[3]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI5OHLT3[4]           ARI1     FCI      In      -         3.540 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI5OHLT3[4]           ARI1     FCO      Out     0.009     3.549 f     -         
PWM_counter_cry[4]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIH2N2K4[5]           ARI1     FCI      In      -         3.549 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIH2N2K4[5]           ARI1     FCO      Out     0.009     3.559 f     -         
PWM_counter_cry[5]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUDSFA5[6]           ARI1     FCI      In      -         3.559 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUDSFA5[6]           ARI1     FCO      Out     0.009     3.568 f     -         
PWM_counter_cry[6]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICQ1T06[7]           ARI1     FCI      In      -         3.568 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICQ1T06[7]           ARI1     FCO      Out     0.009     3.577 f     -         
PWM_counter_cry[7]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     FCI      In      -         3.577 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     S        Out     0.354     3.931 r     -         
PWM_counter_s[8]                                                    Net      -        -       0.139     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                     SLE      D        In      -         4.071 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 4.071 is 1.485(36.5%) logic and 2.585(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_2|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.sync_cntr[1]                           CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk3_if_0.sync_cntr[0]                           CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk3_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       down                  0.257       6.273
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                        Required          
Instance                                                Reference                              Type     Pin     Net                     Time         Slack
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.398
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.417
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.426
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[26]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       debounce_cntr_s[26]     10.000       6.452
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk3_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_2|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_2|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                         Net      -        -       0.665     -           4         
gantry_brk3_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk3_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                          Net      -        -       0.751     -           9         
gantry_brk3_if_0.pwm_0.i_brk_pwm.down_RNI2B59I                       CFG3     B        In      -         1.777 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.down_RNI2B59I                       CFG3     Y        Out     0.099     1.876 r     -         
N_68_i                                                               Net      -        -       0.751     -           9         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIAVOVJ1     ARI1     B        In      -         2.627 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIAVOVJ1     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNIAVOVJ1_Y                                              Net      -        -       0.735     -           8         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRICAK4[1]            ARI1     C        In      -         3.607 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIRICAK4[1]            ARI1     FCO      Out     0.464     4.071 r     -         
PWM_counter_cry[1]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIEI5UV6[2]            ARI1     FCI      In      -         4.071 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIEI5UV6[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI2JUHB9[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI2JUHB9[3]            ARI1     FCO      Out     0.009     4.090 r     -         
PWM_counter_cry[3]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINKN5NB[4]            ARI1     FCI      In      -         4.090 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINKN5NB[4]            ARI1     FCO      Out     0.009     4.099 r     -         
PWM_counter_cry[4]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDNGP2E[5]            ARI1     FCI      In      -         4.099 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDNGP2E[5]            ARI1     FCO      Out     0.009     4.109 r     -         
PWM_counter_cry[5]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4R9DEG[6]            ARI1     FCI      In      -         4.109 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4R9DEG[6]            ARI1     FCO      Out     0.009     4.118 r     -         
PWM_counter_cry[6]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISV21QI[7]            ARI1     FCI      In      -         4.118 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISV21QI[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                   Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                     Net      -        -       0.139     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.042(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_3|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.929
gantry_brk1_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.986
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       down                  0.237       6.363
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                        Required          
Instance                                                    Reference                              Type     Pin     Net                     Time         Slack
                                                            Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.929
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.939
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.948
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.958
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.967
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.976
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.986
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.995
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.005
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.929

    Number of logic level(s):                14
    Starting point:                          gantry_brk1_ret_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_3|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_3|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.sync_cntr[0]                                       SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                            Net      -        -       0.683     -           5         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down_RNIL1J5B                      CFG4     B        In      -         0.941 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down_RNIL1J5B                      CFG4     Y        Out     0.098     1.039 r     -         
PWM_counter_0                                                           Net      -        -       0.781     -           11        
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIUAHDP     ARI1     B        In      -         1.820 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIUAHDP     ARI1     Y        Out     0.244     2.065 r     -         
un24_clk_en_RNIUAHDP_Y                                                  Net      -        -       0.835     -           15        
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     A        In      -         2.900 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     Y        Out     0.060     2.959 r     -         
un24_clk_en                                                             Net      -        -       0.146     -           2         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIG6NCD     ARI1     B        In      -         3.106 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIG6NCD     ARI1     FCO      Out     0.387     3.493 f     -         
PWM_counter_lcry_cy                                                     Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIUAHDP     ARI1     FCI      In      -         3.493 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIUAHDP     ARI1     FCO      Out     0.009     3.502 f     -         
PWM_counter                                                             Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUDG022[0]           ARI1     FCI      In      -         3.502 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUDG022[0]           ARI1     FCO      Out     0.009     3.512 f     -         
PWM_counter_cry[0]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVHFJA3[1]           ARI1     FCI      In      -         3.512 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVHFJA3[1]           ARI1     FCO      Out     0.009     3.521 f     -         
PWM_counter_cry[1]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI1NE6J4[2]           ARI1     FCI      In      -         3.521 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI1NE6J4[2]           ARI1     FCO      Out     0.009     3.530 f     -         
PWM_counter_cry[2]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4TDPR5[3]           ARI1     FCI      In      -         3.530 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI4TDPR5[3]           ARI1     FCO      Out     0.009     3.540 f     -         
PWM_counter_cry[3]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI84DC47[4]           ARI1     FCI      In      -         3.540 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI84DC47[4]           ARI1     FCO      Out     0.009     3.549 f     -         
PWM_counter_cry[4]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDCCVC8[5]           ARI1     FCI      In      -         3.549 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIDCCVC8[5]           ARI1     FCO      Out     0.009     3.559 f     -         
PWM_counter_cry[5]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJLBIL9[6]           ARI1     FCI      In      -         3.559 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJLBIL9[6]           ARI1     FCO      Out     0.009     3.568 f     -         
PWM_counter_cry[6]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQVA5UA[7]           ARI1     FCI      In      -         3.568 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQVA5UA[7]           ARI1     FCO      Out     0.009     3.577 f     -         
PWM_counter_cry[7]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     FCI      In      -         3.577 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     S        Out     0.354     3.931 r     -         
PWM_counter_s[8]                                                        Net      -        -       0.139     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                     SLE      D        In      -         4.071 r     -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.071 is 1.485(36.5%) logic and 2.585(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_4|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk2_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[20]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[20]     0.257       6.443
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[16]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[16]     0.237       6.486
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[21]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[21]     0.257       6.537
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[24]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[24]     0.237       6.562
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[22]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[22]     0.257       6.589
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[17]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[17]     0.257       6.591
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                        Required          
Instance                                                    Reference                              Type     Pin     Net                     Time         Slack
                                                            Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk2_ret_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_4|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_4|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                             Net      -        -       0.665     -           4         
gantry_brk2_ret_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk2_ret_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                              Net      -        -       0.735     -           8         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down_RNIT57MB                       CFG3     B        In      -         1.761 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down_RNIT57MB                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                            Net      -        -       0.766     -           10        
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI4EPU81     ARI1     B        In      -         2.626 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI4EPU81     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNI4EPU81_Y                                                  Net      -        -       0.735     -           8         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN0FAH3[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN0FAH3[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI8LNFD5[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI8LNFD5[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQA0L97[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQA0L97[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNID19Q59[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNID19Q59[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI1PHV1B[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI1PHV1B[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMHQ4UC[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMHQ4UC[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICB3AQE[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICB3AQE[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_5|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.380
gantry_brk3_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.410
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       down                  0.257       6.277
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                        Required          
Instance                                                    Reference                              Type     Pin     Net                     Time         Slack
                                                            Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[8]        10.000       5.380
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[7]        10.000       5.389
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[6]        10.000       5.399
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[5]        10.000       5.408
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[4]        10.000       5.418
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[3]        10.000       5.427
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[2]        10.000       5.436
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[1]        10.000       5.951
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]         CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[0]        10.000       6.407
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       debounce_cntr_s[27]     10.000       6.443
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.380

    Number of logic level(s):                11
    Starting point:                          gantry_brk3_ret_if_0.sync_cntr[1] / Q
    Ending point:                            gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_5|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_5|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.sync_cntr[1]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[1]                                                             Net      -        -       0.665     -           4         
gantry_brk3_ret_if_0.sync_cntr11lto1                                     CFG2     B        In      -         0.922 r     -         
gantry_brk3_ret_if_0.sync_cntr11lto1                                     CFG2     Y        Out     0.103     1.026 f     -         
sync_cntr11                                                              Net      -        -       0.735     -           8         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down_RNI0F1Q7                       CFG3     B        In      -         1.761 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down_RNI0F1Q7                       CFG3     Y        Out     0.099     1.860 r     -         
PWM_counter_0                                                            Net      -        -       0.766     -           10        
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIEC3U11     ARI1     B        In      -         2.626 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIEC3U11     ARI1     Y        Out     0.244     2.871 r     -         
un24_clk_en_RNIEC3U11_Y                                                  Net      -        -       0.735     -           8         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJ3OQS2[1]            ARI1     C        In      -         3.606 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJ3OQS2[1]            ARI1     FCO      Out     0.464     4.070 r     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNII7IJ94[2]            ARI1     FCI      In      -         4.070 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNII7IJ94[2]            ARI1     FCO      Out     0.009     4.080 r     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIICCCM5[3]            ARI1     FCI      In      -         4.080 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIICCCM5[3]            ARI1     FCO      Out     0.009     4.089 r     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJI6537[4]            ARI1     FCI      In      -         4.089 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIJI6537[4]            ARI1     FCO      Out     0.009     4.098 r     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILP0UF8[5]            ARI1     FCI      In      -         4.098 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILP0UF8[5]            ARI1     FCO      Out     0.009     4.108 r     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIO1RMS9[6]            ARI1     FCI      In      -         4.108 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIO1RMS9[6]            ARI1     FCO      Out     0.009     4.117 r     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISALF9B[7]            ARI1     FCI      In      -         4.117 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISALF9B[7]            ARI1     FCO      Out     0.009     4.127 r     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.127 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.481 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.620 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.620 is 1.579(34.2%) logic and 3.041(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_6|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                Arrival          
Instance                                             Reference                              Type     Pin     Net             Time        Slack
                                                     Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[5]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[5]     0.257       5.512
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[5]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[5]     0.257       5.512
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[2]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[2]     0.257       5.561
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[3]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[3]     0.257       5.561
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[4]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[4]     0.257       5.596
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[4]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[4]     0.257       5.596
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[6]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[6]     0.257       5.690
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[6]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[6]     0.257       5.690
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[3]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter2[3]     0.257       5.791
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[2]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       counter3[2]     0.257       5.791
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                          Required          
Instance                                              Reference                              Type     Pin     Net                       Time         Slack
                                                      Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_s_15_S_0     10.000       5.512
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[15]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_s_15_S_0     10.000       5.512
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[14]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_14_S     10.000       5.521
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[14]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_14_S     10.000       5.521
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[13]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_13_S     10.000       5.531
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[13]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_13_S     10.000       5.531
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[12]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_12_S     10.000       5.540
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[12]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_12_S     10.000       5.540
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[11]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter2_cry_11_S     10.000       5.549
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter3[11]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       un1_counter3_cry_11_S     10.000       5.549
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.488
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.512

    Number of logic level(s):                21
    Starting point:                          lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[5] / Q
    Ending point:                            lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15] / D
    The start point is clocked by            CLOCK_DIV_11_6|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_6|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[5]                            SLE      Q        Out     0.257     0.257 r     -         
counter2[5]                                                                 Net      -        -       0.645     -           3         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_2_1     CFG2     B        In      -         0.903 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_2_1     CFG2     Y        Out     0.103     1.006 f     -         
un1_direction2_0_sqmuxa_0_0_o2_2_1                                          Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_2       CFG4     B        In      -         1.145 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_2       CFG4     Y        Out     0.091     1.237 f     -         
N_4596                                                                      Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_1       CFG4     D        In      -         1.376 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_1       CFG4     Y        Out     0.226     1.602 f     -         
N_588                                                                       Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_0       CFG4     D        In      -         1.741 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2_0       CFG4     Y        Out     0.226     1.967 f     -         
N_4607                                                                      Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2         CFG4     D        In      -         2.107 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_direction2_0_sqmuxa_0_0_o2         CFG4     Y        Out     0.226     2.333 f     -         
N_4613                                                                      Net      -        -       0.146     -           2         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_enable_i_0[14]                     CFG4     C        In      -         2.479 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_enable_i_0[14]                     CFG4     Y        Out     0.172     2.651 f     -         
un1_enable_i_0[14]                                                          Net      -        -       0.835     -           15        
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_1                     ARI1     B        In      -         3.486 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_1                     ARI1     FCO      Out     0.387     3.873 r     -         
un1_counter2_cry_1                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_2                     ARI1     FCI      In      -         3.873 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_2                     ARI1     FCO      Out     0.009     3.882 r     -         
un1_counter2_cry_2                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_3                     ARI1     FCI      In      -         3.882 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_3                     ARI1     FCO      Out     0.009     3.892 r     -         
un1_counter2_cry_3                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_4                     ARI1     FCI      In      -         3.892 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_4                     ARI1     FCO      Out     0.009     3.901 r     -         
un1_counter2_cry_4                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_5                     ARI1     FCI      In      -         3.901 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_5                     ARI1     FCO      Out     0.009     3.910 r     -         
un1_counter2_cry_5                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_6                     ARI1     FCI      In      -         3.910 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_6                     ARI1     FCO      Out     0.009     3.920 r     -         
un1_counter2_cry_6                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_7                     ARI1     FCI      In      -         3.920 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_7                     ARI1     FCO      Out     0.009     3.929 r     -         
un1_counter2_cry_7                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_8                     ARI1     FCI      In      -         3.929 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_8                     ARI1     FCO      Out     0.009     3.939 r     -         
un1_counter2_cry_8                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_9                     ARI1     FCI      In      -         3.939 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_9                     ARI1     FCO      Out     0.009     3.948 r     -         
un1_counter2_cry_9                                                          Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_10                    ARI1     FCI      In      -         3.948 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_10                    ARI1     FCO      Out     0.009     3.957 r     -         
un1_counter2_cry_10                                                         Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_11                    ARI1     FCI      In      -         3.957 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_11                    ARI1     FCO      Out     0.009     3.967 r     -         
un1_counter2_cry_11                                                         Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_12                    ARI1     FCI      In      -         3.967 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_12                    ARI1     FCO      Out     0.009     3.976 r     -         
un1_counter2_cry_12                                                         Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_13                    ARI1     FCI      In      -         3.976 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_13                    ARI1     FCO      Out     0.009     3.986 r     -         
un1_counter2_cry_13                                                         Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_14                    ARI1     FCI      In      -         3.986 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_cry_14                    ARI1     FCO      Out     0.009     3.995 r     -         
un1_counter2_cry_14                                                         Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_s_15                      ARI1     FCI      In      -         3.995 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.un1_counter2_s_15                      ARI1     S        Out     0.354     4.349 r     -         
un1_counter2_s_15_S_0                                                       Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm_simple.counter2[15]                           SLE      D        In      -         4.488 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 4.488 is 2.166(48.2%) logic and 2.323(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|DBUG_HEADER10
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                Arrival          
Instance                                     Reference             Type     Pin     Net              Time        Slack
                                             Clock                                                                    
----------------------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty         top|DBUG_HEADER10     SLE      Q       afifo_rempty     0.257       7.531
osc_counter_0.opb_fifo_inst.rbin[0]          top|DBUG_HEADER10     SLE      Q       rbin[0]          0.257       7.649
osc_counter_0.opb_fifo_inst.rbin[1]          top|DBUG_HEADER10     SLE      Q       rbin[1]          0.257       7.740
osc_counter_0.opb_fifo_inst.rbin[2]          top|DBUG_HEADER10     SLE      Q       rbin[2]          0.257       8.282
osc_counter_0.opb_fifo_inst.rq2_wgray[2]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[2]     0.257       9.066
osc_counter_0.opb_fifo_inst.rq2_wgray[0]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[0]     0.257       9.109
osc_counter_0.opb_fifo_inst.rq2_wgray[1]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[1]     0.257       9.404
osc_counter_0.opb_fifo_inst.rq1_wgray[0]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[0]     0.257       9.603
osc_counter_0.opb_fifo_inst.rq1_wgray[1]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[1]     0.257       9.603
osc_counter_0.opb_fifo_inst.rq1_wgray[2]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[2]     0.257       9.603
======================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                    Required          
Instance                                     Reference             Type     Pin     Net                  Time         Slack
                                             Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty         top|DBUG_HEADER10     SLE      D       rempty_next_NE_i     10.000       7.531
osc_counter_0.opb_fifo_inst.rgray[1]         top|DBUG_HEADER10     SLE      D       rgraynext[1]         10.000       7.934
osc_counter_0.opb_fifo_inst.rbin[2]          top|DBUG_HEADER10     SLE      D       rbin_RNIBC3R9[2]     10.000       8.140
osc_counter_0.opb_fifo_inst.rbin[1]          top|DBUG_HEADER10     SLE      D       rbin_RNI6EMO8[1]     10.000       8.738
osc_counter_0.opb_fifo_inst.rgray[0]         top|DBUG_HEADER10     SLE      D       N_500_i              10.000       8.757
osc_counter_0.opb_fifo_inst.rbin[0]          top|DBUG_HEADER10     SLE      D       N_501_i              10.000       8.835
osc_counter_0.cntr_trig                      top|DBUG_HEADER10     SLE      D       afifo_rempty_i       10.000       8.865
osc_counter_0.opb_fifo_inst.rq2_wgray[0]     top|DBUG_HEADER10     SLE      D       rq1_wgray[0]         10.000       9.603
osc_counter_0.opb_fifo_inst.rq2_wgray[1]     top|DBUG_HEADER10     SLE      D       rq1_wgray[1]         10.000       9.603
osc_counter_0.opb_fifo_inst.rq2_wgray[2]     top|DBUG_HEADER10     SLE      D       rq1_wgray[2]         10.000       9.603
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      2.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                3
    Starting point:                          osc_counter_0.opb_fifo_inst.o_rempty / Q
    Ending point:                            osc_counter_0.opb_fifo_inst.o_rempty / D
    The start point is clocked by            top|DBUG_HEADER10 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|DBUG_HEADER10 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty             SLE      Q        Out     0.257     0.257 r     -         
afifo_rempty                                     Net      -        -       0.683     -           5         
osc_counter_0.opb_fifo_inst.rbin_RNIBC3R9[2]     CFG4     D        In      -         0.941 r     -         
osc_counter_0.opb_fifo_inst.rbin_RNIBC3R9[2]     CFG4     Y        Out     0.274     1.214 r     -         
rbin_RNIBC3R9[2]                                 Net      -        -       0.645     -           3         
osc_counter_0.opb_fifo_inst.rempty_next_NE_0     CFG4     C        In      -         1.860 r     -         
osc_counter_0.opb_fifo_inst.rempty_next_NE_0     CFG4     Y        Out     0.175     2.034 r     -         
rempty_next_NE_0                                 Net      -        -       0.139     -           1         
osc_counter_0.opb_fifo_inst.o_rempty_RNO         CFG3     C        In      -         2.174 r     -         
osc_counter_0.opb_fifo_inst.o_rempty_RNO         CFG3     Y        Out     0.156     2.329 f     -         
rempty_next_NE_i                                 Net      -        -       0.139     -           1         
osc_counter_0.opb_fifo_inst.o_rempty             SLE      D        In      -         2.469 f     -         
===========================================================================================================
Total path delay (propagation time + setup) of 2.469 is 0.861(34.9%) logic and 1.607(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|FPGA_100M_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                Arrival          
Instance                                                        Reference             Type     Pin     Net              Time        Slack
                                                                Clock                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[10]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[10]     0.237       0.781
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[24]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[24]     0.237       0.787
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[4]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[4]      0.237       0.788
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[15]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[15]     0.237       0.830
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[16]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[16]     0.257       0.861
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[0]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[0]      0.257       0.866
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[26]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[26]     0.237       0.881
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[25]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[25]     0.237       0.907
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[13]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[13]     0.237       0.930
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[28]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[28]     0.237       0.962
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                      Required          
Instance                          Reference             Type     Pin     Net                    Time         Slack
                                  Clock                                                                           
------------------------------------------------------------------------------------------------------------------
gpio_0.GANTRY_BRAKE_IF_REG[0]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[1]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[2]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[3]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[4]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[5]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[6]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[7]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[8]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
gpio_0.GANTRY_BRAKE_IF_REG[9]     top|FPGA_100M_CLK     SLE      EN      GANTRY_BRAKE_IF_WE     4.850        0.781
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.850

    - Propagation time:                      4.069
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.781

    Number of logic level(s):                3
    Starting point:                          cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[10] / Q
    Ending point:                            gpio_0.GANTRY_BRAKE_IF_REG[0] / EN
    The start point is clocked by            top|FPGA_100M_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|FPGA_100M_CLK [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[10]     SLE      Q        Out     0.237     0.237 f     -         
OPB_ADDR[10]                                                    Net      -        -       0.751     -           9         
adder_decode_0.g0_30                                            CFG4     D        In      -         0.988 f     -         
adder_decode_0.g0_30                                            CFG4     Y        Out     0.274     1.262 r     -         
N_1242                                                          Net      -        -       0.964     -           28        
adder_decode_0.GANTRY_96V_IF_WE_0_a2_1_0_a2                     CFG4     D        In      -         2.226 r     -         
adder_decode_0.GANTRY_96V_IF_WE_0_a2_1_0_a2                     CFG4     Y        Out     0.198     2.423 r     -         
N_680                                                           Net      -        -       0.881     -           19        
adder_decode_0.GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_a2                CFG4     B        In      -         3.305 r     -         
adder_decode_0.GANTRY_BRAKE_IF_WE_0_a2_0_a2_0_a2                CFG4     Y        Out     0.098     3.403 r     -         
GANTRY_BRAKE_IF_WE                                              Net      -        -       0.666     -           16        
gpio_0.GANTRY_BRAKE_IF_REG[0]                                   SLE      EN       In      -         4.069 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 4.219 is 0.956(22.7%) logic and 3.263(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:52s; Memory used current: 359MB peak: 402MB)


Finished timing report (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:52s; Memory used current: 359MB peak: 402MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf100tfcg484std
Cell usage:
CLKINT          15 uses
CFG1           59 uses
CFG2           577 uses
CFG3           808 uses
CFG4           2376 uses

Carry cells:
ARI1            1799 uses - used for arithmetic functions
ARI1            569 uses - used for Wide-Mux implementation
Total ARI1      2368 uses


Sequential Cells: 
SLE            4904 uses

DSP Blocks:    0 of 336 (0%)

I/O ports: 148
I/O primitives: 148
INBUF          60 uses
OUTBUF         88 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 1 of 352 (0%)
Total Block RAMs (RAM64x12) : 6 of 1008 (0%)

Total LUTs:    6188

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 36; LUTs = 36;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  4904 + 72 + 36 + 0 = 5012;
Total number of LUTs after P&R:  6188 + 72 + 36 + 0 = 6296;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:53s; Memory used current: 156MB peak: 402MB)

Process took 0h:00m:55s realtime, 0h:00m:53s cputime
# Sat Jun  7 03:04:25 2025

###########################################################]
