// Seed: 1553148650
`define pp_1 0
program module_0 #(
    parameter id_1 = 32'd21
) ();
  reg id_2;
  always @(posedge id_1 - id_2 & 1'b0 or negedge 1)
    if (id_1) begin
      if (1 || 1) begin
        SystemTFIdentifier(1'b0);
        if ((id_2)) begin
          id_2 <= id_2 & id_1;
        end else begin
          if (id_1) SystemTFIdentifier(1 - id_2, id_2, 1 == id_2);
          else id_1 <= #id_3 id_3;
        end
      end else begin
        id_1[id_1] <= 1 == id_2;
      end
    end
endprogram
`define pp_2 0
module module_1 #(
    parameter id_2 = 32'd20
) (
    input type_8 id_1,
    output logic _id_2,
    output id_3
);
  type_10 id_4 (
      .id_0(id_1),
      .id_1(id_3)
  );
  logic id_5;
  logic id_6;
  type_13(
      id_1, id_4[id_2]
  );
  logic id_7 = 1;
endmodule
