# stop
wr 04000010 00000000 1

# reset fpga
wr 00000004 00000001 1
after 1
wr 00000004 00000000 1

# reset stat
wr 00000004 00000010 1
after 1
wr 00000004 00000000 1

# start
wr 04000010 00000003 1

