 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Mar 15 22:22:27 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: Inactive.

  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                            0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                 0.10      0.00       0.10 r
  fifomem/genblk1_7__U/O2[4] (SRAM2RW128x8) <-
                                               18.34      0.17      0.21       0.31 f
  fifomem/U8/A2 (NAND4X0_RVT)                             0.17      0.00 *     0.31 f
  fifomem/U8/Y (NAND4X0_RVT)                    1.48      0.10      0.11       0.42 r
  fifomem/U115/A (INVX2_RVT)                              0.10      0.00 *     0.42 r
  fifomem/U115/Y (INVX2_RVT)                    2.72      0.05      0.03       0.45 f
  fifomem/U108/A (INVX4_RVT)                              0.05      0.00 *     0.45 f
  fifomem/U108/Y (INVX4_RVT)                   15.40      0.05      0.05       0.50 r
  fifomem/U96/A2 (OR2X2_RVT)                              0.05      0.00 *     0.50 r
  fifomem/U96/Y (OR2X2_RVT)                     2.79      0.04      0.07       0.57 r
  fifomem/U95/A (INVX4_RVT)                               0.04      0.00 *     0.57 r
  fifomem/U95/Y (INVX4_RVT)                     3.37      0.02      0.02       0.59 f
  fifomem/U118/A (NBUFFX32_RVT)                           0.02      0.00 *     0.59 f
  fifomem/U118/Y (NBUFFX32_RVT)                41.00      0.03      0.06       0.64 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                   0.00       0.64 f
  io_l_rdata_4_/DIN (D8I1025_NS)                          0.03      0.01 *     0.66 f
  io_l_rdata_4_/PADIO (D8I1025_NS)           1433.81      0.89      1.38       2.04 f
  rdata[4] (out)                                          0.89      0.00 *     2.04 f
  data arrival time                                                            2.04

  clock rclk (rise edge)                                            1.22       1.22
  clock network delay (ideal)                                       0.10       1.32
  clock uncertainty                                                -0.07       1.25
  output external delay                                             0.50       1.75
  data required time                                                           1.75
  ------------------------------------------------------------------------------------
  data required time                                                           1.75
  data arrival time                                                           -2.04
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.29


1
