// Seed: 1208855151
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    input uwire id_16,
    output logic id_17,
    output wand id_18,
    output wire id_19
);
  always @(posedge 1'b0 or negedge id_13) id_17 = #1 1;
  module_0 modCall_1 ();
endmodule
