INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sources_1/new/gcd_wrapper.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_3/project_3_4/project_3_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
