Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri May 24 15:24:56 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1000
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 1000       |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_56_reg_43359_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/arrayNo5_reg_44136_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_60_reg_43579_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_49_reg_42924_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[0]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[1]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[2]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[3]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[4]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[5]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[60]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_56_reg_43369_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_29_reg_41864_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_5_reg_40674_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_7_reg_40774_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_60_reg_43579_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_53_reg_43144_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C (clocked by clk_fpga_0) and design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_70_reg_42579_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_70_reg_42579_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_25_reg_41664_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between design_1_i/sobel_0/inst/indvar1_reg_23221_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between design_1_i/sobel_0/inst/indvar1_reg_23221_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between design_1_i/sobel_0/inst/indvar1_reg_23221_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[54]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_44_reg_42709_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[50]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_36_reg_42269_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_13_reg_41064_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_30_reg_41959_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_44612_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_58_reg_43469_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_62_reg_43689_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_17_reg_41264_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_37_reg_42274_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[s_ready_i]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C (clocked by clk_fpga_0) and design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_60_reg_43579_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp1_iter15_arrayNo2_reg_43823_reg[7]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_35_reg_42164_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_59_reg_43474_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_33_reg_42074_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar_reg_23198_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar_reg_23198_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar_reg_23198_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar_reg_23198_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_34_reg_42159_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_39_reg_42374_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_21_reg_41474_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C (clocked by clk_fpga_0) and design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_47_reg_42814_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_11_reg_40974_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between design_1_i/sobel_0/inst/newIndex5_reg_44140_reg[6]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between design_1_i/sobel_0/inst/newIndex5_reg_44140_reg[6]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_45_reg_42704_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_30_reg_41959_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[96]_rep__0/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[97]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[99]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_21_reg_41464_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_56_reg_43359_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/arrayNo4_reg_44077_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/arrayNo5_reg_44136_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/arrayNo5_reg_44136_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C (clocked by clk_fpga_0) and design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_24_reg_41659_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_90_reg_43679_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_91_reg_43684_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_91_reg_43684_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state_reg[s_ready_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter0_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_69_reg_42474_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_pipelined.state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_43_reg_42594_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_35_reg_42174_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_35_reg_42174_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_33_reg_42064_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[48]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_32_reg_42059_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[48]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_33_reg_42074_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[61]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_58_reg_43479_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_32_reg_42059_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_17_reg_41264_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_reg_ioackin_XSOBEL_INPUT_BUS_ARREADY_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_7_reg_40774_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_45_reg_42704_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_35_reg_42174_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_49_reg_42924_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_60_reg_43579_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_33_reg_42064_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_37_reg_42264_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_17_reg_41264_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_55_reg_43254_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_23_reg_41564_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_22_reg_41559_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_5_reg_40674_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_19_reg_41364_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_3_reg_40604_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_60_reg_43589_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter15_arrayNo1_reg_25197_reg[10]_srl12/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[36]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_8_reg_40859_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_62_reg_43689_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_25_reg_41664_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_33_reg_42074_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_31_reg_41974_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between design_1_i/sobel_0/inst/newIndex5_reg_44140_reg[6]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between design_1_i/sobel_0/inst/newIndex5_reg_44140_reg[6]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_42_reg_42589_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_35_reg_42164_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_35_reg_42164_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_61_reg_43584_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_21_reg_41464_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_35_reg_42164_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_33_reg_44538_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_33_reg_44538_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_45_reg_42714_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs5_reg_44707_reg[9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_29_reg_41874_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_39_reg_42384_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_37_reg_42264_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_20_reg_41459_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_62_reg_43689_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp0_iter16_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_33_reg_42074_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_31_reg_41974_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[3]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[3]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_7_reg_40774_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_78_reg_43019_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[48]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_32_reg_42069_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_6_s_reg_23383_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_5_reg_40674_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_29_reg_41864_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.184 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_41_reg_42484_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_63_reg_43694_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/indvar1_reg_23221_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_43_reg_42604_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_44533_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_63_reg_43694_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_37_reg_42274_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_66_reg_42359_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[59]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_54_reg_43259_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[59]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_55_reg_43264_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_19_reg_41374_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_59_reg_43474_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_27_reg_41774_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_47_reg_42824_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_61_reg_43584_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[51]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_39_reg_42384_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[51]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_39_reg_42384_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_39_reg_42384_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_13_reg_41074_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_11_reg_40974_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_41_reg_42494_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_3_reg_40604_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_47_reg_42824_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_5_reg_40674_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_35_reg_42174_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_61_reg_43584_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_57_reg_43364_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_13_reg_41074_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[61]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_58_reg_43479_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_24_reg_41669_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_9_reg_40874_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_55_reg_43254_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_7_reg_40774_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter8_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/REGCEB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp1_iter1_reg/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between design_1_i/sobel_0/inst/arrayNo8_reg_44408_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_45_reg_42714_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_59_reg_43474_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.268 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_5_reg_40674_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/sobel_0/inst/arrayNo3_reg_43899_reg[1]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_load_reg_44067_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/abs_reg_44701_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between design_1_i/sobel_0/inst/arrayNo7_reg_44349_reg[3]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_44597_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_7_reg_40774_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_14_reg_41169_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_15_reg_41174_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_43_reg_42594_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_3_reg_40604_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp0_iter17_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_43_reg_42604_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_49_reg_42934_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_57_reg_43364_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[3]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_49_reg_42934_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.308 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/arrayNo4_reg_44077_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.308 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_29_reg_41874_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_24_reg_41669_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[3]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between design_1_i/sobel_0/inst/reg_23465_reg[4]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_45_reg_42714_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between design_1_i/sobel_0/inst/reg_23465_reg[4]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_25_reg_41674_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.322 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_11_reg_40974_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.322 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_3_reg_40604_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_3_reg_40604_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_9_reg_40874_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between design_1_i/sobel_0/inst/newIndex5_reg_44140_reg[6]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between design_1_i/sobel_0/inst/newIndex4_reg_44003_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between design_1_i/sobel_0/inst/newIndex4_reg_44003_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/incr_need_to_split_q_reg/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_18_reg_41369_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_11_reg_40974_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_5_s_reg_23356_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_58_reg_43479_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_27_reg_41774_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_63_reg_43704_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_43_reg_42594_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[57]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_51_reg_43044_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_47_reg_42824_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.362 ns between design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_25_reg_41674_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[58]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_53_reg_43154_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_49_reg_42934_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_9_reg_40874_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp0_iter2_reg/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp0_iter3_reg/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[50]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_36_reg_42269_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_13_reg_41074_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp0_iter1_reg/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[45]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between design_1_i/sobel_0/inst/reg_23465_reg[5]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_42_reg_42589_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_43_reg_42604_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between design_1_i/sobel_0/inst/reg_23465_reg[5]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_26_reg_41769_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp0_iter16_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.444 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_62_reg_43699_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[48]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_32_reg_42059_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[48]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_33_reg_42064_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_35_reg_42174_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_21_reg_41474_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[5]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_loa_68_reg_42469_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[59]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_54_reg_43259_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_14_reg_41159_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[52]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_40_reg_42489_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter6_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[54]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_44_reg_42709_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[43]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_22_reg_41569_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[59]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_55_reg_43264_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_enable_reg_pp1_iter16_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[40]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_17_reg_41274_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.553 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.553 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.553 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[52]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_40_reg_42489_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[30]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.559 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.570 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[52]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[60]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_57_reg_43374_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.585 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.598 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_60_reg_43589_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[60]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_57_reg_43374_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between design_1_i/sobel_0/inst/newIndex4_reg_44003_reg[6]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[33]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[33]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[51]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_38_reg_42379_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.639 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.639 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[33]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[33]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_34_reg_42159_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_34_reg_42159_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_34_reg_42159_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_loa_35_reg_42164_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.673 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[59]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_55_reg_43264_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp1_iter15_arrayNo2_reg_43823_reg[0]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter6_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_60_reg_43589_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_61_reg_43594_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter5_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[60]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_57_reg_43374_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp1_iter15_arrayNo2_reg_43823_reg[0]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -1.731 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -1.736 ns between design_1_i/sobel_0/inst/arrayNo8_reg_44408_reg[4]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[40]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_17_reg_41274_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[57]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[60]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_57_reg_43374_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp2_iter6_exitcond_reg_43837_reg[0]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -1.760 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[59]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_54_reg_43259_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -1.767 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -1.792 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -1.797 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_62_reg_43699_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -1.801 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[77]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -1.810 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[77]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[40]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_17_reg_41274_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp1_iter15_arrayNo2_reg_43823_reg[0]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between design_1_i/sobel_0/inst/ap_enable_reg_pp2_iter6_reg/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_3_s_reg_23298_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[60]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_56_reg_43369_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -1.834 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -1.834 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -1.840 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -1.840 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -1.848 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -1.849 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -1.855 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[35]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[35]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -1.868 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -1.869 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -1.872 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -1.872 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -1.878 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -1.878 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -1.882 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -1.882 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -1.884 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -1.887 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -1.894 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[118]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep__1/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -1.898 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_loa_20_reg_41469_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -1.901 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -1.907 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -1.915 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -1.915 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between design_1_i/sobel_0/inst/arrayNo_reg_44593_reg[7]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -1.928 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -1.931 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[35]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -1.932 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -1.939 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -1.939 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -1.942 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -1.942 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -1.948 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[33]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -1.948 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[33]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -1.948 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -1.948 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -1.949 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -1.949 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -1.950 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -1.950 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -1.950 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -1.957 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[107]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -1.958 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between design_1_i/sobel_0/inst/ap_pipeline_reg_pp1_iter15_arrayNo2_reg_43823_reg[0]__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -1.966 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -1.975 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -1.975 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -1.986 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[116]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -1.989 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -1.989 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -1.992 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[35]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -1.992 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -1.997 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[72]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -2.011 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -2.011 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -2.011 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -2.011 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[30]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -2.027 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -2.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -2.030 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[35]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -2.037 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[111]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -2.049 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -2.050 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -2.050 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -2.066 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -2.070 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[85]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -2.073 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -2.073 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -2.076 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -2.081 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[35]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -2.083 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -2.083 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -2.083 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -2.085 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -2.090 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -2.092 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -2.094 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[36]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -2.095 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[107]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -2.099 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[82]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -2.116 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -2.118 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -2.123 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -2.123 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -2.123 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -2.125 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[94]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -2.135 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -2.135 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -2.135 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -2.137 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -2.137 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[105]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[81]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -2.147 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -2.147 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[67]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -2.148 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -2.148 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -2.148 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -2.148 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[82]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -2.153 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -2.153 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -2.157 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[22]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -2.163 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -2.163 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -2.165 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -2.166 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -2.168 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[105]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -2.171 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -2.177 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -2.177 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[91]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -2.179 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -2.181 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -2.181 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -2.189 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[87]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[37]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -2.198 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -2.199 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[82]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -2.201 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -2.203 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -2.208 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -2.212 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -2.212 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -2.213 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[37]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -2.216 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[87]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -2.217 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -2.221 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -2.229 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[82]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -2.236 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[94]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -2.237 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[36]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -2.239 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -2.240 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[107]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -2.245 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -2.245 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[86]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -2.251 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -2.251 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -2.258 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -2.258 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -2.261 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[109]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -2.261 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[28]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -2.262 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -2.264 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -2.265 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -2.265 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -2.265 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -2.265 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -2.269 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[108]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -2.270 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -2.271 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -2.274 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -2.274 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -2.275 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[117]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -2.281 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -2.290 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -2.290 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -2.290 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -2.290 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -2.292 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -2.292 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -2.294 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -2.296 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -2.296 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -2.300 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -2.305 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[86]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -2.306 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -2.313 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -2.313 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -2.313 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -2.318 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -2.318 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -2.320 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[89]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -2.320 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/WEA[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[53]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[92]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -2.330 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -2.330 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -2.331 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -2.331 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -2.333 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -2.333 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[94]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -2.334 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -2.334 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -2.335 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -2.335 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[99]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -2.340 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -2.340 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -2.341 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -2.342 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -2.346 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[55]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -2.352 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -2.352 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -2.353 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -2.353 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[91]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -2.355 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -2.356 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[49]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -2.356 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[82]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -2.366 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -2.370 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -2.371 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -2.371 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -2.371 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -2.374 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -2.379 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -2.382 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg/WEBWE[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[67]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[67]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -2.390 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[94]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -2.398 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[85]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[86]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -2.412 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -2.412 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -2.414 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -2.416 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -2.419 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[97]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[63]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[85]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -2.438 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[86]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -2.448 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[67]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -2.453 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -2.454 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[110]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -2.454 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -2.462 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -2.464 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -2.464 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -2.466 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -2.474 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -2.481 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -2.494 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[83]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -2.516 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -2.516 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -2.517 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[92]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -2.517 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[101]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -2.522 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -2.522 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -2.522 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -2.523 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[44]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -2.524 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -2.537 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -2.558 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -2.560 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -2.560 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -2.564 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -2.565 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[84]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -2.577 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[104]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[75]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -2.596 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[91]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -2.598 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -2.598 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[56]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -2.611 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[102]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -2.616 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[94]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -2.619 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[112]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -2.627 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[92]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -2.645 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -2.645 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -2.652 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[82]_rep__0/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -2.655 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[97]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[93]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -2.668 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[95]_rep/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -2.698 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[76]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -2.728 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[65]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -2.728 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -2.738 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[32]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -2.741 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[68]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -2.781 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[89]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -2.799 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[88]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[90]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -2.922 ns between design_1_i/sobel_0/inst/ap_CS_fsm_reg[98]/C (clocked by clk_fpga_0) and design_1_i/sobel_0/inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


