INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/ip/levels/sim/levels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module levels
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_axi_traffic_gen_0_0/sim/design_1_axi_traffic_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_traffic_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DATA/2024/sem07/SEP/SEP_projects/memorice/memorice.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
