Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 18:55:03 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  114          inf        0.000                      0                  114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.649ns (51.779%)  route 4.330ns (48.221%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.269     3.058    compressor/chain1_0/lut5_prop5_0[2]
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.097     3.155 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_0/prop[5]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.567 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.567    compressor/chain1_0/carryout[7]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.797 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.619     4.416    compressor/chain2_0/lut6_2_inst11_0[8]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut3_prop8/I0
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.225     4.641 r  compressor/chain2_0/lut3_prop8/O
                         net (fo=1, routed)           0.000     4.641    compressor/chain2_0/prop[8]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     5.095 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.485     6.581    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.398     8.979 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.979    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.593ns (51.328%)  route 4.355ns (48.672%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.269     3.058    compressor/chain1_0/lut5_prop5_0[2]
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.097     3.155 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_0/prop[5]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.567 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.567    compressor/chain1_0/carryout[7]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.797 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.619     4.416    compressor/chain2_0/lut6_2_inst11_0[8]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut3_prop8/I0
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.225     4.641 r  compressor/chain2_0/lut3_prop8/O
                         net (fo=1, routed)           0.000     4.641    compressor/chain2_0/prop[8]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     5.047 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.511     6.558    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.390     8.948 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.948    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 4.560ns (51.238%)  route 4.339ns (48.762%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.269     3.058    compressor/chain1_0/lut5_prop5_0[2]
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.097     3.155 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_0/prop[5]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.632 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.615     4.248    compressor/chain2_0/lut6_2_inst11_0[6]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut2_prop6/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.234     4.482 r  compressor/chain2_0/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.482    compressor/chain2_0/prop[6]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.768 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.768    compressor/chain2_0/carryout[7]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.991 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.499     6.489    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.410     8.899 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.899    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.446ns (50.015%)  route 4.443ns (49.985%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.269     3.058    compressor/chain1_0/lut5_prop5_0[2]
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.097     3.155 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_0/prop[5]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.567 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.567    compressor/chain1_0/carryout[7]
    SLICE_X3Y63                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.797 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.619     4.416    compressor/chain2_0/lut6_2_inst11_0[8]
    SLICE_X2Y63                                                       r  compressor/chain2_0/lut3_prop8/I0
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.225     4.641 r  compressor/chain2_0/lut3_prop8/O
                         net (fo=1, routed)           0.000     4.641    compressor/chain2_0/prop[8]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.020 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           1.599     6.619    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.270     8.888 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.888    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.464ns (52.569%)  route 4.028ns (47.431%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.269     3.058    compressor/chain1_0/lut5_prop5_0[2]
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.097     3.155 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_0/prop[5]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.632 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.615     4.248    compressor/chain2_0/lut6_2_inst11_0[6]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut2_prop6/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.234     4.482 r  compressor/chain2_0/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.482    compressor/chain2_0/prop[6]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.768 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.768    compressor/chain2_0/carryout[7]
    SLICE_X2Y63                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.925 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.187     6.112    dst9_OBUF[0]
    V17                                                               r  dst9_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.380     8.492 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.492    dst9[0]
    V17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.336ns (51.844%)  route 4.028ns (48.156%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.269     3.058    compressor/chain1_0/lut5_prop5_0[2]
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.097     3.155 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_0/prop[5]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.632 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.615     4.248    compressor/chain2_0/lut6_2_inst11_0[6]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut2_gene6/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.238     4.486 r  compressor/chain2_0/lut2_gene6/O
                         net (fo=1, routed)           0.000     4.486    compressor/chain2_0/gene[6]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst1/DI[2]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     4.775 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.187     5.962    dst8_OBUF[0]
    T11                                                               r  dst8_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.402     8.364 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.364    dst8[0]
    T11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.175ns (50.264%)  route 4.131ns (49.736%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.270     3.059    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.097     3.156 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.156    compressor/chain1_0/prop[4]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.459 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.592     4.051    compressor/chain2_0/lut6_2_inst11_0[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut2_prop4/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.225     4.276 r  compressor/chain2_0/lut2_prop4/O
                         net (fo=1, routed)           0.000     4.276    compressor/chain2_0/prop[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.579 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.313     5.892    dst6_OBUF[0]
    U12                                                               r  dst6_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.414     8.305 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.305    dst6[0]
    U12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 4.265ns (51.521%)  route 4.013ns (48.479%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.270     3.059    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.097     3.156 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.156    compressor/chain1_0/prop[4]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.459 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.592     4.051    compressor/chain2_0/lut6_2_inst11_0[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut2_prop4/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.225     4.276 r  compressor/chain2_0/lut2_prop4/O
                         net (fo=1, routed)           0.000     4.276    compressor/chain2_0/prop[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.682 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.195     5.877    dst7_OBUF[0]
    U11                                                               r  dst7_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.401     8.278 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.278    dst7[0]
    U11                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.047ns (49.329%)  route 4.157ns (50.671%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.790 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.270     3.059    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X3Y62                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.097     3.156 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.156    compressor/chain1_0/prop[4]
    SLICE_X3Y62                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.459 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=2, routed)           0.592     4.051    compressor/chain2_0/lut6_2_inst11_0[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut2_prop4/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.225     4.276 r  compressor/chain2_0/lut2_prop4/O
                         net (fo=1, routed)           0.000     4.276    compressor/chain2_0/prop[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     4.466 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.339     5.805    dst5_OBUF[0]
    V12                                                               r  dst5_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.399     8.204 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.204    dst5[0]
    V12                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.319ns (54.387%)  route 3.622ns (45.613%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[7]/Q
                         net (fo=7, routed)           0.957     1.298    compressor/chain0_1/src0[4]
    SLICE_X4Y60                                                       r  compressor/chain0_1/lut5_prop0/I3
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.097     1.395 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.395    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X4Y60                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.802 r  compressor/chain0_1/carry4_inst0/O[2]
                         net (fo=4, routed)           0.714     2.516    compressor/chain1_0/lut6_2_inst2/I0
    SLICE_X3Y61                                                       r  compressor/chain1_0/lut6_2_inst2/LUT5/I0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.236     2.752 r  compressor/chain1_0/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     2.752    compressor/chain1_0/gene[2]
    SLICE_X3Y61                                                       r  compressor/chain1_0/carry4_inst0/DI[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.043 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.615     3.658    compressor/chain2_0/lut6_2_inst11_0[2]
    SLICE_X2Y61                                                       r  compressor/chain2_0/lut2_gene2/I0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.238     3.896 r  compressor/chain2_0/lut2_gene2/O
                         net (fo=1, routed)           0.000     3.896    compressor/chain2_0/gene[2]
    SLICE_X2Y61                                                       r  compressor/chain2_0/carry4_inst0/DI[2]
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     4.185 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.336     5.521    dst4_OBUF[0]
    V10                                                               r  dst4_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.420     7.942 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.942    dst4[0]
    V10                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.140%)  route 0.108ns (45.860%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[6]/Q
                         net (fo=2, routed)           0.108     0.236    src1[6]
    SLICE_X2Y62          FDRE                                         r  src1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src5_reg[6]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[6]/Q
                         net (fo=5, routed)           0.111     0.239    src5[6]
    SLICE_X6Y61          FDRE                                         r  src5_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.762%)  route 0.119ns (48.238%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src7_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[8]/Q
                         net (fo=5, routed)           0.119     0.247    src7[8]
    SLICE_X4Y64          FDRE                                         r  src7_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.534%)  route 0.108ns (43.466%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.108     0.249    src6[5]
    SLICE_X4Y63          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[2]/Q
                         net (fo=5, routed)           0.109     0.250    src2[2]
    SLICE_X6Y62          FDRE                                         r  src2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src9[1]
    SLICE_X5Y64          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src7[2]
    SLICE_X5Y64          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.126     0.254    src9[2]
    SLICE_X5Y64          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.120     0.261    src7[4]
    SLICE_X5Y64          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.054%)  route 0.133ns (50.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[4]/Q
                         net (fo=5, routed)           0.133     0.261    src1[4]
    SLICE_X0Y62          FDRE                                         r  src1_reg[5]/D
  -------------------------------------------------------------------    -------------------





