| SL | Progress | Bug | Time(s) | Bounds | Soln. Repo | rate_matched |
|:--:|:-----------------------------------------------------------------------------------------------------------------------------------------:|:-----------------------------------------------------------------------------------------------------------------------------:|:-------:|:------:|:-----------------------------------------------------------------------------:|:------------:|
| 0 | starting with [better version of unified buffer that works](https://github.com/StanfordAHA/garnet/commit/69eac3fffe90224b6ad688cda26022d874fcc6a2#diff-04af04328db7f2872d1332cd1d874fd4) | write_done agnostic of wen. | 0.9 |                         5                         |  |     1     |
|     1     | soln: write_addr == (depth - 2) & wen | bus width mismatch for depth signal | 1.1 |                              6                              | [simplify logic for autoswitch - less rigid](https://github.com/StanfordAHA/garnet/commit/191b687a07e591866e4a847b93243b6dc729f606#diff-c080e05c7454f6e4d777d96c142aca34) |     1     |
|          2          | soln: fix mitmatch | valid_out goes high even when wen (& ren) is low because autoswitch is high | 1.4 |                                   7                                   | [made double buffer depth 16](https://github.com/StanfordAHA/garnet/commit/a1fd196c6939304393563a8fc5641da61c15ee57#diff-c080e05c7454f6e4d777d96c142aca34) |     1     |
|               3               | soln: Make valid_int independent of autoswitch | Valid goes high one cycle later since valid is flopped. | 1.1 |                              6                              | [simplifying valid logic](https://github.com/StanfordAHA/garnet/commit/6ea78cbdf1f0d81874f828cde5c15e04afbb35d3#diff-04af04328db7f2872d1332cd1d874fd4) |     1     |
|                    4                    | soln: assign valid_from_read to valid instead of valid_int | mem_cen high even when wen (& ren) are low as ~init_state is high | 1.4 |                              6                              | [simplified valid logic to work regardless of rate matched mode](https://github.com/StanfordAHA/garnet/commit/b9e8e5d6d409e88e0c1a261a4550b1d5ef81e8ca#diff-c080e05c7454f6e4d777d96c142aca34) |     1     |
|                         5                         | soln: remove init_state from being assigned to mem_cen | -------NO BUGS--------- |  |  | [reduced cen logic](https://github.com/StanfordAHA/garnet/commit/65016a01b385c9eb1286da784e6d52dd0afced96#diff-c080e05c7454f6e4d777d96c142aca34) |     1     |
|                              6                              | soln: Make valid independent of autoswitch | Bug 0 not fixed because write_done still gets triggered in the cycle following write_addr==depth-2 | 1.3 |                         5                         |  | 0 |
|                                   7                                   | soln: write_addr == (depth - 1) & wen and make write_addr updation combinational | valid does not go low even after read operation is finished | 0.8 |                    4                    | [simplify logic for autoswitch - less rigid](https://github.com/StanfordAHA/garnet/commit/191b687a07e591866e4a847b93243b6dc729f606#diff-c080e05c7454f6e4d777d96c142aca34) | 0 |
|                                        8                                        | soln: need to make read_done logic combinational so that assign read_done = (read_cnt==(iter_cnt-1)) and assign ~read_done_thresh to valid | Autoswitch toggles even when read is not complete. Read_done is agnostic to ren_in.  | 1.1 |                         5                         | [simplify logic for autoswitch - less rigid](https://github.com/StanfordAHA/garnet/commit/191b687a07e591866e4a847b93243b6dc729f606#diff-c080e05c7454f6e4d777d96c142aca34) | 0 |
|                                             9                                             | soln: AND read_mux to read_done.  | Even when ren is low, mem_cen remains high leading to next address being read (bug missed by their conventional verification) | 1.3 |                              6                              | [simplify logic for autoswitch - less rigid](https://github.com/StanfordAHA/garnet/commit/191b687a07e591866e4a847b93243b6dc729f606#diff-c080e05c7454f6e4d777d96c142aca34) | 0 |
|                                                  10                                                 | soln: AND ping_npong to wen | autoswitch doesn't toggle even after read and write operation is complete  | 2.8 |                                             9                                             | [#333](https://github.com/StanfordAHA/garnet/commit/699df4cafaff260c7b7898c333da6da3034eee7f#diff-c080e05c7454f6e4d777d96c142aca34) | 0 |
|                                                       11                                                      | soln: add write_done_d1 to autoswitch and fix write_done_d1 to reset with autoswitch | same problem this time because of read_done  | 4.3 |                                             9                                             | [simplify logic for autoswitch - less rigid](https://github.com/StanfordAHA/garnet/commit/191b687a07e591866e4a847b93243b6dc729f606#diff-c080e05c7454f6e4d777d96c142aca34) | 0 |
|                                                            12                                                           | soln: add read_done_thresh to autoswitch | -------NO BUGS--------- |  |  | [simplify logic for autoswitch - less rigid](https://github.com/StanfordAHA/garnet/commit/191b687a07e591866e4a847b93243b6dc729f606#diff-c080e05c7454f6e4d777d96c142aca34) | 0 |
|                                                                 13                                                                | turning on clk gating | clk_gating occurs in aqed a cycle later leading it to register a spurious duplicate | 0.1 |                    4                    |  |     1     |
|                                                                      14                                                                     | soln: add clk_en in every if statement instead of gating at the top | forgot to clk gate mem_cen  | 1.3 |                              6                              | [clk_en on the rest...here goes nothing](https://github.com/StanfordAHA/garnet/commit/0730fbae4a3ff378e07451431cdbed6dc9c485f4#diff-c080e05c7454f6e4d777d96c142aca34), [first few files cleaned up for clk_en](https://github.com/StanfordAHA/garnet/commit/aa12d43f8928ded02dc195bfef557081a9206a23#diff-c080e05c7454f6e4d777d96c142aca34) |     1     |
|                                                                           15                                                                          | soln: mem_cen = ... & clk_en in memory_core.sv | -------NO BUGS--------- |  |  | [changed stall test to UB mode, fixed stalling behavior for good](https://github.com/StanfordAHA/garnet/commit/0c827fb73249efcd9e324c3ebbcd638bc7f2d836#diff-c080e05c7454f6e4d777d96c142aca34) |     1     |
|                                                                                16                                                                               | Checking 15 for rate_matched = 0 | -------NO BUGS--------- |  |  |  | 0 |
|                                                                                     17                                                                                    | final design | -------NO BUGS--------- |  |  |  |     1     |
|                                                                                          18                                                                                         | final design | -------NO BUGS--------- |  |  |  | 0 |
