Reading OpenROAD database at '/home/kien/openlane2/MARCO/counter_all/runs/RUN_2026-01-16_18-59-06/41-openroad-repairantennas/1-diodeinsertion/counter_all.odb'…
Reading library file at '/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/4pyixb03xfwwy77zxxplrggxrmm9f57y-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 20000000
[INFO] Setting input delay to: 20000000
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter_all
Die area:                 ( 0 0 ) ( 86470 97190 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     576
Number of terminals:      75
Number of snets:          2
Number of nets:           477

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 176.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13687.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1672.
[INFO DRT-0033] via shape region query size = 140.
[INFO DRT-0033] met2 shape region query size = 112.
[INFO DRT-0033] via2 shape region query size = 112.
[INFO DRT-0033] met3 shape region query size = 129.
[INFO DRT-0033] via3 shape region query size = 112.
[INFO DRT-0033] met4 shape region query size = 58.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 629 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 170 unique inst patterns.
[INFO DRT-0084]   Complete 175 groups.
#scanned instances     = 576
#unique  instances     = 176
#stdCellGenAp          = 4859
#stdCellValidPlanarAp  = 50
#stdCellValidViaAp     = 3722
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1537
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:02, memory = 142.51 (MB), peak = 142.51 (MB)

[INFO DRT-0157] Number of guides:     3235

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 12 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1119.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 831.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 458.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 79.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 8.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1585 vertical wires in 1 frboxes and 910 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 145 vertical wires in 1 frboxes and 330 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 152.89 (MB), peak = 152.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.89 (MB), peak = 152.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 163.43 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:02, memory = 180.93 (MB).
    Completing 30% with 78 violations.
    elapsed time = 00:00:06, memory = 180.96 (MB).
    Completing 40% with 186 violations.
    elapsed time = 00:00:09, memory = 194.34 (MB).
[INFO DRT-0199]   Number of violations = 253.
Viol/Layer         li1   met1    via   met2
Metal Spacing        3     37      0     10
Min Hole             0      1      0      0
Recheck              0     17      0      2
Short                0    170      1     12
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:10, memory = 555.71 (MB), peak = 555.71 (MB)
Total wire length = 10129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4627 um.
Total wire length on LAYER met2 = 4238 um.
Total wire length on LAYER met3 = 1083 um.
Total wire length on LAYER met4 = 179 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3242.
Up-via summary (total 3242):

-----------------------
 FR_MASTERSLICE       0
            li1    1505
           met1    1591
           met2     131
           met3      15
           met4       0
-----------------------
                   3242


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 253 violations.
    elapsed time = 00:00:00, memory = 564.34 (MB).
    Completing 20% with 253 violations.
    elapsed time = 00:00:00, memory = 572.71 (MB).
    Completing 30% with 259 violations.
    elapsed time = 00:00:01, memory = 578.84 (MB).
    Completing 40% with 294 violations.
    elapsed time = 00:00:01, memory = 589.59 (MB).
    Completing 50% with 294 violations.
    elapsed time = 00:00:05, memory = 596.96 (MB).
    Completing 60% with 258 violations.
    elapsed time = 00:00:09, memory = 596.98 (MB).
[INFO DRT-0199]   Number of violations = 221.
Viol/Layer        met1   met2
Metal Spacing       38      3
Min Hole             1      0
Short              154     25
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:09, memory = 597.11 (MB), peak = 633.46 (MB)
Total wire length = 9997 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4507 um.
Total wire length on LAYER met2 = 4186 um.
Total wire length on LAYER met3 = 1113 um.
Total wire length on LAYER met4 = 190 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3226.
Up-via summary (total 3226):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1581
           met2     126
           met3      15
           met4       0
-----------------------
                   3226


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 221 violations.
    elapsed time = 00:00:00, memory = 597.11 (MB).
    Completing 20% with 221 violations.
    elapsed time = 00:00:00, memory = 597.11 (MB).
    Completing 30% with 221 violations.
    elapsed time = 00:00:00, memory = 609.36 (MB).
    Completing 40% with 221 violations.
    elapsed time = 00:00:00, memory = 616.11 (MB).
    Completing 50% with 196 violations.
    elapsed time = 00:00:00, memory = 616.11 (MB).
    Completing 60% with 196 violations.
    elapsed time = 00:00:02, memory = 616.11 (MB).
    Completing 70% with 204 violations.
    elapsed time = 00:00:02, memory = 621.98 (MB).
    Completing 80% with 204 violations.
    elapsed time = 00:00:03, memory = 623.86 (MB).
    Completing 90% with 203 violations.
    elapsed time = 00:00:07, memory = 639.99 (MB).
    Completing 100% with 191 violations.
    elapsed time = 00:00:07, memory = 639.99 (MB).
[INFO DRT-0199]   Number of violations = 191.
Viol/Layer        met1   met2
Metal Spacing       44      6
Short              136      5
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:07, memory = 642.86 (MB), peak = 676.23 (MB)
Total wire length = 10002 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4456 um.
Total wire length on LAYER met2 = 4175 um.
Total wire length on LAYER met3 = 1181 um.
Total wire length on LAYER met4 = 190 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3238.
Up-via summary (total 3238):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1573
           met2     144
           met3      17
           met4       0
-----------------------
                   3238


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 191 violations.
    elapsed time = 00:00:01, memory = 674.77 (MB).
    Completing 20% with 153 violations.
    elapsed time = 00:00:02, memory = 674.77 (MB).
    Completing 30% with 135 violations.
    elapsed time = 00:00:06, memory = 687.77 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:07, memory = 687.77 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing        5
Short               16
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:07, memory = 687.77 (MB), peak = 695.61 (MB)
Total wire length = 9952 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4183 um.
Total wire length on LAYER met2 = 4175 um.
Total wire length on LAYER met3 = 1401 um.
Total wire length on LAYER met4 = 191 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3297.
Up-via summary (total 3297):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1586
           met2     187
           met3      20
           met4       0
-----------------------
                   3297


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:01, memory = 687.77 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 687.77 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 687.77 (MB), peak = 695.61 (MB)
Total wire length = 9952 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4185 um.
Total wire length on LAYER met2 = 4178 um.
Total wire length on LAYER met3 = 1402 um.
Total wire length on LAYER met4 = 185 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3296.
Up-via summary (total 3296):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1585
           met2     189
           met3      18
           met4       0
-----------------------
                   3296


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 687.77 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 719.90 (MB), peak = 719.90 (MB)
Total wire length = 9952 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4185 um.
Total wire length on LAYER met2 = 4178 um.
Total wire length on LAYER met3 = 1402 um.
Total wire length on LAYER met4 = 185 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3296.
Up-via summary (total 3296):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1585
           met2     189
           met3      18
           met4       0
-----------------------
                   3296


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Short                4
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 719.90 (MB), peak = 719.90 (MB)
Total wire length = 9956 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4188 um.
Total wire length on LAYER met2 = 4180 um.
Total wire length on LAYER met3 = 1402 um.
Total wire length on LAYER met4 = 185 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3297.
Up-via summary (total 3297):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1586
           met2     189
           met3      18
           met4       0
-----------------------
                   3297


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 719.90 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 741.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 741.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 741.07 (MB), peak = 780.15 (MB)
Total wire length = 9956 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4188 um.
Total wire length on LAYER met2 = 4180 um.
Total wire length on LAYER met3 = 1402 um.
Total wire length on LAYER met4 = 185 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3297.
Up-via summary (total 3297):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1586
           met2     189
           met3      18
           met4       0
-----------------------
                   3297


[INFO DRT-0198] Complete detail routing.
Total wire length = 9956 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4188 um.
Total wire length on LAYER met2 = 4180 um.
Total wire length on LAYER met3 = 1402 um.
Total wire length on LAYER met4 = 185 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3297.
Up-via summary (total 3297):

-----------------------
 FR_MASTERSLICE       0
            li1    1504
           met1    1586
           met2     189
           met3      18
           met4       0
-----------------------
                   3297


[INFO DRT-0267] cpu time = 00:01:49, elapsed time = 00:00:38, memory = 741.07 (MB), peak = 780.15 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                54     202.69
  Tap cell                                 72      90.09
  Buffer                                   10      37.54
  Clock buffer                              7     146.39
  Timing Repair Buffer                     83     436.67
  Inverter                                 17      63.81
  Clock inverter                            1      30.03
  Sequential cell                          33     888.35
  Multi-Input combinational cell          299    2248.41
  Total                                   576    4143.97
Writing OpenROAD database to '/home/kien/openlane2/MARCO/counter_all/runs/RUN_2026-01-16_18-59-06/43-openroad-detailedrouting/counter_all.odb'…
Writing netlist to '/home/kien/openlane2/MARCO/counter_all/runs/RUN_2026-01-16_18-59-06/43-openroad-detailedrouting/counter_all.nl.v'…
Writing powered netlist to '/home/kien/openlane2/MARCO/counter_all/runs/RUN_2026-01-16_18-59-06/43-openroad-detailedrouting/counter_all.pnl.v'…
Writing layout to '/home/kien/openlane2/MARCO/counter_all/runs/RUN_2026-01-16_18-59-06/43-openroad-detailedrouting/counter_all.def'…
Writing timing constraints to '/home/kien/openlane2/MARCO/counter_all/runs/RUN_2026-01-16_18-59-06/43-openroad-detailedrouting/counter_all.sdc'…
