# Summary

[开始 - 介绍与资源](./介绍.md)

- [MIT-6.004 简介/目录](./MIT6.004.md)
  - [L01-Introduction](./MIT6.004/L01.md)
  - [L02-RISC-V Assembly and Binary Notation](./MIT6.004/L02.md)
  - [L03-Compiling Code, Procedures, and Stacks](./MIT6.004/L03.md)
  - [L04-Procedures and MMIO](./MIT6.004/L04.md)
  - [L05-Combinational Logic](./MIT6.004/L05.md)
  - [L06-Barrel Shifter, Boolean Optimizations, and Logic Synthesis](./MIT6.004/L06.md)
  - [L07-Complex Combinational Circuits in Bluespec](./MIT6.004/L07.md)
  - [L08-Design Tradeoffs in Arithmetic Circuits](./MIT6.004/L08.md)
- [MIT 6.175](./MIT6.175.md)
- [MIT 6.375](./MIT6.375.md)

[temp](./temp.md)

<!-- 视频选集
(1/25)
自动连播

P1
L01 Introduction
54:14
P2
L02 RISC-V Assembly
50:34
P3
L03 Compiling Code, Procedures, and Stacks
53:35
P4
L04 Procedures and MMIO
52:28
P5
L05 Combinational Logic
54:00
P6
L06 Barrel Shifter, Boolean Optimizations, and Logic Synthesis
46:19
P7
L07 Complex Combinational Circuits in Bluespec
52:48
P8
L08 Design Tradeoffs in Arithmetic Circuits
53:20
P9
L09 Sequential Circuits
50:32
P10
L10 Sequential Circuits Modules with Guarded Interfaces
52:44
P11
L11 Hardware Synthesis in Bluespec
51:42
P12
L12 Module Interfaces and Concurrency
48:44
P13
L13 Implementing RISC-V Processor in Hardware
52:22
P14
L14 Multicycle Processors
53:47
P15
L15 The Memory Hierarchy
50:58
P16
L16 Memory Systems: Design and Implementation
53:56
P17
L17 Operating Systems
52:15
P18
L18 Virtual Memory
51:17
P19
L19 Introduction to Pipelining
53:08
P20
L20 Processor Pipelining
53:42
P21
L21 Implementing Pipelines
45:23
P22
L22 Synchronization
46:01
P23
L23 Implementing Processor Pipelines
52:24
P24
L24 The Digital Abstraction and Sequential Timing Constraints
47:42
P25
L25 Cache Coherence
48:21 -->