Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5338.469 ; gain = 0.000 ; free physical = 5092 ; free virtual = 40116
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7862c7ae

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5338.469 ; gain = 0.000 ; free physical = 5092 ; free virtual = 40116
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5338.469 ; gain = 0.000 ; free physical = 5092 ; free virtual = 40116

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1eba7923

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 5675.539 ; gain = 337.070 ; free physical = 4379 ; free virtual = 39402

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d638d8ca

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 5875.523 ; gain = 537.055 ; free physical = 4017 ; free virtual = 39051

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d638d8ca

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 5875.523 ; gain = 537.055 ; free physical = 4017 ; free virtual = 39051
Phase 1 Placer Initialization | Checksum: d638d8ca

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 5875.523 ; gain = 537.055 ; free physical = 4008 ; free virtual = 39042

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 7f36e5b5

Time (s): cpu = 00:01:45 ; elapsed = 00:01:05 . Memory (MB): peak = 5891.531 ; gain = 553.062 ; free physical = 3934 ; free virtual = 38967

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 7f36e5b5

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 5972.746 ; gain = 634.277 ; free physical = 3883 ; free virtual = 38917

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 7f36e5b5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3636 ; free virtual = 38670

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 10b6c934c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3588 ; free virtual = 38621

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 10b6c934c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3579 ; free virtual = 38613
Phase 2.1.1 Partition Driven Placement | Checksum: 10b6c934c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:17 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3598 ; free virtual = 38631
Phase 2.1 Floorplanning | Checksum: 369b6054

Time (s): cpu = 00:02:04 ; elapsed = 00:01:17 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3598 ; free virtual = 38631

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6367.785 ; gain = 0.000 ; free physical = 3598 ; free virtual = 38631

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 369b6054

Time (s): cpu = 00:02:04 ; elapsed = 00:01:17 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3598 ; free virtual = 38631

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 369b6054

Time (s): cpu = 00:02:05 ; elapsed = 00:01:17 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3598 ; free virtual = 38631

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 369b6054

Time (s): cpu = 00:02:05 ; elapsed = 00:01:17 . Memory (MB): peak = 6367.785 ; gain = 1029.316 ; free physical = 3598 ; free virtual = 38631

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: bc30b7ea

Time (s): cpu = 00:03:54 ; elapsed = 00:02:27 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 3255 ; free virtual = 38544

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 1160 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 437 nets or LUTs. Breaked 1 LUT, combined 436 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 194 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 177 nets.  Re-placed 707 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 177 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 707 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7089.406 ; gain = 0.000 ; free physical = 3227 ; free virtual = 38516
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7089.406 ; gain = 0.000 ; free physical = 3205 ; free virtual = 38521

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            436  |                   437  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              8  |                   177  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            444  |                   614  |           0  |          10  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d87eaa55

Time (s): cpu = 00:04:08 ; elapsed = 00:02:40 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 3212 ; free virtual = 38528
Phase 2.5 Global Placement Core | Checksum: 1535fe675

Time (s): cpu = 00:04:33 ; elapsed = 00:02:52 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 3118 ; free virtual = 38465
Phase 2 Global Placement | Checksum: 1535fe675

Time (s): cpu = 00:04:33 ; elapsed = 00:02:52 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 3161 ; free virtual = 38508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d4bd7896

Time (s): cpu = 00:04:48 ; elapsed = 00:03:00 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 3082 ; free virtual = 38430

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b958e652

Time (s): cpu = 00:04:56 ; elapsed = 00:03:04 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 3045 ; free virtual = 38393

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1d62a4fc6

Time (s): cpu = 00:05:01 ; elapsed = 00:03:07 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2952 ; free virtual = 38299

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1a097bad4

Time (s): cpu = 00:05:01 ; elapsed = 00:03:08 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2930 ; free virtual = 38277

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 18d71303f

Time (s): cpu = 00:05:08 ; elapsed = 00:03:14 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2819 ; free virtual = 38167
Phase 3.3.3 Slice Area Swap | Checksum: 1d103db24

Time (s): cpu = 00:05:10 ; elapsed = 00:03:17 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2814 ; free virtual = 38162
Phase 3.3 Small Shape DP | Checksum: 221b842a2

Time (s): cpu = 00:05:30 ; elapsed = 00:03:23 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2936 ; free virtual = 38283

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c9e4436c

Time (s): cpu = 00:05:34 ; elapsed = 00:03:26 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2914 ; free virtual = 38262

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1970e6357

Time (s): cpu = 00:05:35 ; elapsed = 00:03:28 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2914 ; free virtual = 38262
Phase 3 Detail Placement | Checksum: 1970e6357

Time (s): cpu = 00:05:35 ; elapsed = 00:03:28 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2914 ; free virtual = 38262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11ed36ecb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.413 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 138f157f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7089.406 ; gain = 0.000 ; free physical = 2934 ; free virtual = 38281
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16732b1ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 7089.406 ; gain = 0.000 ; free physical = 2932 ; free virtual = 38279
Phase 4.1.1.1 BUFG Insertion | Checksum: 11ed36ecb

Time (s): cpu = 00:06:28 ; elapsed = 00:03:55 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2932 ; free virtual = 38279

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 11ed36ecb

Time (s): cpu = 00:06:29 ; elapsed = 00:03:55 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2926 ; free virtual = 38274

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.413. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: c85d9882

Time (s): cpu = 00:06:46 ; elapsed = 00:04:12 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2915 ; free virtual = 38262

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.413. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: c85d9882

Time (s): cpu = 00:06:46 ; elapsed = 00:04:12 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2908 ; free virtual = 38256

Time (s): cpu = 00:06:47 ; elapsed = 00:04:12 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2913 ; free virtual = 38261
Phase 4.1 Post Commit Optimization | Checksum: c85d9882

Time (s): cpu = 00:06:47 ; elapsed = 00:04:13 . Memory (MB): peak = 7089.406 ; gain = 1750.938 ; free physical = 2913 ; free virtual = 38261
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7115.469 ; gain = 0.000 ; free physical = 2926 ; free virtual = 38263

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7fdb957

Time (s): cpu = 00:07:25 ; elapsed = 00:04:45 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 2973 ; free virtual = 38310

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c7fdb957

Time (s): cpu = 00:07:25 ; elapsed = 00:04:46 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 2962 ; free virtual = 38310
Phase 4.3 Placer Reporting | Checksum: 1c7fdb957

Time (s): cpu = 00:07:26 ; elapsed = 00:04:46 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 2962 ; free virtual = 38310

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7115.469 ; gain = 0.000 ; free physical = 2962 ; free virtual = 38310

Time (s): cpu = 00:07:26 ; elapsed = 00:04:46 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 2962 ; free virtual = 38310
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29be35a49

Time (s): cpu = 00:07:26 ; elapsed = 00:04:46 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 2962 ; free virtual = 38310
Ending Placer Task | Checksum: 27f03dab8

Time (s): cpu = 00:07:26 ; elapsed = 00:04:47 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 2962 ; free virtual = 38310
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:40 ; elapsed = 00:04:52 . Memory (MB): peak = 7115.469 ; gain = 1777.000 ; free physical = 3688 ; free virtual = 39036
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
