// Seed: 2234490748
module module_0 (
    output id_0,
    inout id_1,
    input id_2,
    input id_3
    , id_8,
    output id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  type_10(
      id_6, {1, id_6, id_4}, 1
  );
  always @(posedge 1) begin
    id_7 <= id_5;
    id_0 = id_3;
  end
endmodule
