Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Apr  2 15:31:12 2019
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file slwreptrans_control_sets_placed.rpt
| Design       : slwreptrans
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |     6 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+---------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+---------------------------------+------------------+----------------+
|  slwclk_next_reg[5]_i_2_n_0      |               | slwclk_next_reg[5]_i_3_n_0      |                2 |              6 |
|  clk_IBUF_BUFG                   |               | databuffer_next_reg[15]_i_2_n_0 |                4 |             13 |
|  databuffer_next_reg[15]_i_2_n_0 |               |                                 |                6 |             16 |
|  clk_IBUF_BUFG                   |               |                                 |               10 |             23 |
+----------------------------------+---------------+---------------------------------+------------------+----------------+


