Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Tue Feb 11 16:51:45 2020
| Host              : edev3 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design            : system_top
| Device            : xczu6eg-ffvc900
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.062        0.000                      0                 2686        0.012        0.000                      0                 2686        3.400        0.000                       0                  1291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.062        0.000                      0                 2605        0.012        0.000                      0                 2605        3.400        0.000                       0                  1250  
clk_pl_1           18.475        0.000                      0                   81        0.048        0.000                      0                   81        9.725        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DWE
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 2.127ns (58.370%)  route 1.517ns (41.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 11.308 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.210ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.187ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.401     1.561    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     3.567 f  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.844     4.411    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/jtaglocked_i
    SLICE_X77Y156        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.121     4.532 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/inst_sysmon_i_2/O
                         net (fo=1, routed)           0.673     5.205    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/DWE
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.178    11.308    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.229    11.537    
                         clock uncertainty           -0.160    11.377    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DWE)
                                                     -1.110    10.267    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DEN
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 2.126ns (60.726%)  route 1.375ns (39.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 11.308 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.210ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.187ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.401     1.561    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     3.567 f  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.796     4.363    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/D[7]
    SLICE_X79Y155        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     4.483 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon_i_1/O
                         net (fo=1, routed)           0.579     5.062    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/DEN
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.178    11.308    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.229    11.537    
                         clock uncertainty           -0.160    11.377    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DEN)
                                                     -1.230    10.147    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.018ns (24.273%)  route 3.176ns (75.727%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.187ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.737     5.261    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X82Y153        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     5.323 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg[13]_i_1/O
                         net (fo=1, routed)           0.082     5.405    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg[13]_i_1_n_0
    SLICE_X82Y153        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.126    11.256    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X82Y153        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13]/C
                         clock pessimism              0.094    11.350    
                         clock uncertainty           -0.160    11.190    
    SLICE_X82Y153        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.217    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[15].GEN_REG_STATUS.ip_irpt_status_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.018ns (24.302%)  route 3.171ns (75.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.187ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.737     5.261    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X82Y153        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     5.323 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[15].GEN_REG_STATUS.ip_irpt_status_reg[15]_i_1/O
                         net (fo=1, routed)           0.077     5.400    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[15].GEN_REG_STATUS.ip_irpt_status_reg[15]_i_1_n_0
    SLICE_X82Y153        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[15].GEN_REG_STATUS.ip_irpt_status_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.126    11.256    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X82Y153        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[15].GEN_REG_STATUS.ip_irpt_status_reg_reg[15]/C
                         clock pessimism              0.094    11.350    
                         clock uncertainty           -0.160    11.190    
    SLICE_X82Y153        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    11.217    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[15].GEN_REG_STATUS.ip_irpt_status_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.056ns (25.464%)  route 3.091ns (74.536%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.187ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.676     5.200    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X84Y151        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     5.300 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg[8]_i_1/O
                         net (fo=1, routed)           0.058     5.358    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg[8]_i_1_n_0
    SLICE_X84Y151        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.122    11.252    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y151        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8]/C
                         clock pessimism              0.094    11.346    
                         clock uncertainty           -0.160    11.186    
    SLICE_X84Y151        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.213    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.019ns (24.697%)  route 3.107ns (75.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 11.237 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.187ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.691     5.215    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X81Y154        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.278 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg[10]_i_1/O
                         net (fo=1, routed)           0.059     5.337    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg[10]_i_1_n_0
    SLICE_X81Y154        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.107    11.237    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X81Y154        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10]/C
                         clock pessimism              0.094    11.331    
                         clock uncertainty           -0.160    11.171    
    SLICE_X81Y154        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.198    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.133ns (27.387%)  route 3.004ns (72.613%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.187ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.589     5.113    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X84Y153        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.290 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1/O
                         net (fo=1, routed)           0.058     5.348    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0
    SLICE_X84Y153        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.125    11.255    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y153        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                         clock pessimism              0.094    11.349    
                         clock uncertainty           -0.160    11.189    
    SLICE_X84Y153        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.216    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.133ns (27.480%)  route 2.990ns (72.520%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 11.257 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.187ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.575     5.099    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X84Y154        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.276 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg[9]_i_1/O
                         net (fo=1, routed)           0.058     5.334    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg[9]_i_1_n_0
    SLICE_X84Y154        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.127    11.257    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y154        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]/C
                         clock pessimism              0.094    11.351    
                         clock uncertainty           -0.160    11.191    
    SLICE_X84Y154        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.218    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.020ns (24.824%)  route 3.089ns (75.176%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.187ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.674     5.198    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X84Y151        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.262 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg[11]_i_1/O
                         net (fo=1, routed)           0.058     5.320    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg[11]_i_1_n_0
    SLICE_X84Y151        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.122    11.252    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y151        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]/C
                         clock pessimism              0.094    11.346    
                         clock uncertainty           -0.160    11.186    
    SLICE_X84Y151        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.213    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.019ns (24.811%)  route 3.088ns (75.189%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.210ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.187ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.051     1.211    MercuryXU1_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WSTRB[3])
                                                      0.726     1.937 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WSTRB[3]
                         net (fo=8, routed)           1.380     3.317    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X42Y154        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.433 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.977     4.410    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X74Y155        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.524 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.672     5.196    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/p_51_out__0
    SLICE_X84Y151        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.259 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1/O
                         net (fo=1, routed)           0.059     5.318    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0
    SLICE_X84Y151        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.122    11.252    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y151        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/C
                         clock pessimism              0.094    11.346    
                         clock uncertainty           -0.160    11.186    
    SLICE_X84Y151        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.213    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/local_reg_wrack_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.116ns (45.669%)  route 0.138ns (54.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.037ns (routing 0.187ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.210ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.037     1.167    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X76Y156        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.237 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=8, routed)           0.122     1.359    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_24_in
    SLICE_X77Y155        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.046     1.405 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/local_reg_wrack_d1_i_1/O
                         net (fo=1, routed)           0.016     1.421    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/convst_rst_wrce_or_reduce
    SLICE_X77Y155        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/local_reg_wrack_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.296     1.456    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/s_axi_aclk
    SLICE_X77Y155        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/local_reg_wrack_d1_reg/C
                         clock pessimism             -0.101     1.355    
    SLICE_X77Y155        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     1.409    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/local_reg_wrack_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.663ns (routing 0.107ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.122ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.663     0.756    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y154        FDSE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y154        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.796 r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.059     0.855    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg_n_0
    SLICE_X84Y152        FDSE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.761     0.877    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X84Y152        FDSE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism             -0.102     0.775    
    SLICE_X84Y152        FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.822    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.545ns (routing 0.107ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.630ns (routing 0.122ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.545     0.638    MercuryXU1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X39Y151        FDRE                                         r  MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.677 r  MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.058     0.735    MercuryXU1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X39Y151        FDRE                                         r  MercuryXU1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.630     0.746    MercuryXU1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y151        FDRE                                         r  MercuryXU1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.093     0.653    
    SLICE_X39Y151        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.700    MercuryXU1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.556ns (routing 0.107ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.122ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.556     0.649    MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y165        FDRE                                         r  MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.688 r  MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.025     0.713    MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X38Y165        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.733 r  MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     0.739    MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X38Y165        FDRE                                         r  MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.640     0.756    MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y165        FDRE                                         r  MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.101     0.655    
    SLICE_X38Y165        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.702    MercuryXU1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.669ns (routing 0.107ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.669     0.762    MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/s_axi_aclk
    SLICE_X85Y155        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y155        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.801 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/status_reg_reg[5]/Q
                         net (fo=1, routed)           0.051     0.852    MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[20][5]
    SLICE_X84Y155        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.874 r  MercuryXU1_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[26]_i_1/O
                         net (fo=1, routed)           0.016     0.890    MercuryXU1_i/system_management_wiz_0/U0/ip2bus_data_int1[26]
    SLICE_X84Y155        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.759     0.875    MercuryXU1_i/system_management_wiz_0/U0/s_axi_aclk
    SLICE_X84Y155        FDRE                                         r  MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]/C
                         clock pessimism             -0.071     0.804    
    SLICE_X84Y155        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.850    MercuryXU1_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.070ns (23.333%)  route 0.230ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.117ns (routing 0.187ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.210ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.117     1.247    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X19Y185        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.317 r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.230     1.547    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X14Y181        SRLC32E                                      r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        1.369     1.529    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X14Y181        SRLC32E                                      r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.102     1.427    
    SLICE_X14Y181        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     1.507    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MercuryXU1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.054ns (42.187%)  route 0.074ns (57.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.549ns (routing 0.107ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.628ns (routing 0.122ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.549     0.642    MercuryXU1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y152        FDRE                                         r  MercuryXU1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.682 r  MercuryXU1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/Q
                         net (fo=1, routed)           0.050     0.732    MercuryXU1_i/axi_gpio_0/U0/gpio_core_1/reg1[29]
    SLICE_X40Y152        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     0.746 r  MercuryXU1_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.024     0.770    MercuryXU1_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X40Y152        FDRE                                         r  MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.628     0.744    MercuryXU1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X40Y152        FDRE                                         r  MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.061     0.683    
    SLICE_X40Y152        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.729    MercuryXU1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.041ns (38.318%)  route 0.066ns (61.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.675ns (routing 0.107ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.122ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.675     0.768    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X10Y184        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y184        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.809 r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.066     0.875    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[25]
    SLICE_X10Y183        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.771     0.887    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X10Y183        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.100     0.787    
    SLICE_X10Y183        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.833    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.054ns (52.941%)  route 0.048ns (47.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.553ns (routing 0.107ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.122ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.553     0.646    MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y158        FDRE                                         r  MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.685 r  MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/Q
                         net (fo=7, routed)           0.033     0.718    MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]
    SLICE_X39Y159        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.733 r  MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.015     0.748    MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X39Y159        FDRE                                         r  MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.632     0.748    MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y159        FDRE                                         r  MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.088     0.660    
    SLICE_X39Y159        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.706    MercuryXU1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.082ns (57.746%)  route 0.060ns (42.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.657ns (routing 0.107ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.122ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.657     0.750    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y182        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.790 r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.051     0.841    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X19Y182        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.042     0.883 r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[2]_i_1/O
                         net (fo=1, routed)           0.009     0.892    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[2]
    SLICE_X19Y182        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1250, routed)        0.752     0.868    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X19Y182        FDRE                                         r  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.068     0.800    
    SLICE_X19Y182        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.847    MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X25Y185  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y181  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X16Y183  MercuryXU1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       18.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.355ns (28.108%)  route 0.908ns (71.892%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.069ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.307     3.523    RstCnt[15]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.856    21.987    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[0]/C
                         clock pessimism              0.262    22.249    
                         clock uncertainty           -0.209    22.040    
    SLICE_X96Y80         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042    21.998    RstCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.355ns (28.130%)  route 0.907ns (71.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.069ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.306     3.522    RstCnt[15]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.856    21.987    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[1]/C
                         clock pessimism              0.262    22.249    
                         clock uncertainty           -0.209    22.040    
    SLICE_X96Y80         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    21.997    RstCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.997    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.355ns (28.108%)  route 0.908ns (71.892%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.069ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.307     3.523    RstCnt[15]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.856    21.987    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
                         clock pessimism              0.262    22.249    
                         clock uncertainty           -0.209    22.040    
    SLICE_X96Y80         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    21.998    RstCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.355ns (28.130%)  route 0.907ns (71.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.069ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.306     3.522    RstCnt[15]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.856    21.987    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[3]/C
                         clock pessimism              0.262    22.249    
                         clock uncertainty           -0.209    22.040    
    SLICE_X96Y80         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    21.997    RstCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.997    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.355ns (28.108%)  route 0.908ns (71.892%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.069ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.307     3.523    RstCnt[15]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.856    21.987    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[4]/C
                         clock pessimism              0.262    22.249    
                         clock uncertainty           -0.209    22.040    
    SLICE_X96Y80         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    21.998    RstCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.355ns (28.130%)  route 0.907ns (71.870%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.069ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.306     3.522    RstCnt[15]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.856    21.987    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[5]/C
                         clock pessimism              0.262    22.249    
                         clock uncertainty           -0.209    22.040    
    SLICE_X96Y80         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    21.997    RstCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.997    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.491ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.355ns (30.870%)  route 0.795ns (69.130%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 21.975 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.844ns (routing 1.069ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.194     3.410    RstCnt[15]_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.844    21.975    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[12]/C
                         clock pessimism              0.177    22.152    
                         clock uncertainty           -0.209    21.943    
    SLICE_X95Y81         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    21.901    RstCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                 18.491    

Slack (MET) :             18.491ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.355ns (30.870%)  route 0.795ns (69.130%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 21.975 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.844ns (routing 1.069ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.194     3.410    RstCnt[15]_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.844    21.975    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[14]/C
                         clock pessimism              0.177    22.152    
                         clock uncertainty           -0.209    21.943    
    SLICE_X95Y81         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    21.901    RstCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                 18.491    

Slack (MET) :             18.492ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.355ns (30.896%)  route 0.794ns (69.104%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 21.975 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.844ns (routing 1.069ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.193     3.409    RstCnt[15]_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.844    21.975    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[11]/C
                         clock pessimism              0.177    22.152    
                         clock uncertainty           -0.209    21.943    
    SLICE_X95Y81         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    21.901    RstCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 18.492    

Slack (MET) :             18.492ns  (required time - arrival time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.355ns (30.896%)  route 0.794ns (69.104%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 21.975 - 20.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 1.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.844ns (routing 1.069ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.100     2.260    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.358 f  RstCnt_reg[2]/Q
                         net (fo=5, routed)           0.302     2.660    RstCnt_reg_n_0_[2]
    SLICE_X96Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     2.811 r  RstCnt[10]_i_2/O
                         net (fo=6, routed)           0.183     2.994    RstCnt[10]_i_2_n_0
    SLICE_X96Y81         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.060 r  RstCnt[15]_i_3/O
                         net (fo=6, routed)           0.116     3.176    RstCnt[15]_i_3_n_0
    SLICE_X95Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.216 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.193     3.409    RstCnt[15]_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.844    21.975    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[13]/C
                         clock pessimism              0.177    22.152    
                         clock uncertainty           -0.209    21.943    
    SLICE_X95Y81         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    21.901    RstCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 18.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 RstCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.066ns (routing 0.601ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.672ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.066     1.159    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.197 r  RstCnt_reg[5]/Q
                         net (fo=2, routed)           0.027     1.224    RstCnt_reg_n_0_[5]
    SLICE_X96Y80         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.238 r  RstCnt[5]_i_1/O
                         net (fo=1, routed)           0.021     1.259    data0[5]
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.209     1.325    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[5]/C
                         clock pessimism             -0.160     1.165    
    SLICE_X96Y80         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.211    RstCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 RstCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.784%)  route 0.040ns (39.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.058ns (routing 0.601ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.672ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.058     1.151    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.190 r  RstCnt_reg[15]/Q
                         net (fo=2, routed)           0.025     1.215    RstCnt_reg_n_0_[15]
    SLICE_X95Y81         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     1.238 r  RstCnt[15]_i_2/O
                         net (fo=1, routed)           0.015     1.253    data0[15]
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.199     1.315    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[15]/C
                         clock pessimism             -0.158     1.157    
    SLICE_X95Y81         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.203    RstCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.058ns (routing 0.601ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.672ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.058     1.151    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.190 r  RstCnt_reg[11]/Q
                         net (fo=6, routed)           0.027     1.217    RstCnt_reg_n_0_[11]
    SLICE_X95Y81         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.250 r  RstCnt[12]_i_1/O
                         net (fo=1, routed)           0.006     1.256    data0[12]
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.199     1.315    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[12]/C
                         clock pessimism             -0.158     1.157    
    SLICE_X95Y81         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.204    RstCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.076ns (66.667%)  route 0.038ns (33.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.066ns (routing 0.601ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.672ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.066     1.159    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.198 r  RstCnt_reg[1]/Q
                         net (fo=6, routed)           0.029     1.227    RstCnt_reg_n_0_[1]
    SLICE_X96Y80         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.264 r  RstCnt[2]_i_1/O
                         net (fo=1, routed)           0.009     1.273    data0[2]
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.209     1.325    Clk
    SLICE_X96Y80         FDRE                                         r  RstCnt_reg[2]/C
                         clock pessimism             -0.160     1.165    
    SLICE_X96Y80         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.212    RstCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.070ns (61.403%)  route 0.044ns (38.596%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.067ns (routing 0.601ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.672ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.160    Clk
    SLICE_X96Y84         FDRE                                         r  LedCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y84         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.198 r  LedCount_reg[1]/Q
                         net (fo=1, routed)           0.025     1.223    LedCount_reg_n_0_[1]
    SLICE_X96Y84         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.237 r  LedCount[0]_i_9/O
                         net (fo=1, routed)           0.012     1.249    LedCount[0]_i_9_n_0
    SLICE_X96Y84         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.267 r  LedCount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.274    LedCount_reg[0]_i_1_n_14
    SLICE_X96Y84         FDRE                                         r  LedCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.210     1.326    Clk
    SLICE_X96Y84         FDRE                                         r  LedCount_reg[1]/C
                         clock pessimism             -0.160     1.166    
    SLICE_X96Y84         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.212    LedCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.058ns (routing 0.601ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.672ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.058     1.151    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.190 r  RstCnt_reg[11]/Q
                         net (fo=6, routed)           0.027     1.217    RstCnt_reg_n_0_[11]
    SLICE_X95Y81         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.252 r  RstCnt[11]_i_1/O
                         net (fo=1, routed)           0.016     1.268    data0[11]
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.199     1.315    Clk
    SLICE_X95Y81         FDRE                                         r  RstCnt_reg[11]/C
                         clock pessimism             -0.158     1.157    
    SLICE_X95Y81         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.203    RstCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.071ns (60.169%)  route 0.047ns (39.830%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.066ns (routing 0.601ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.672ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.066     1.159    Clk
    SLICE_X96Y86         FDRE                                         r  LedCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.197 r  LedCount_reg[18]/Q
                         net (fo=1, routed)           0.026     1.223    LedCount_reg_n_0_[18]
    SLICE_X96Y86         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.237 r  LedCount[16]_i_7/O
                         net (fo=1, routed)           0.014     1.251    LedCount[16]_i_7_n_0
    SLICE_X96Y86         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.270 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.277    LedCount_reg[16]_i_1_n_13
    SLICE_X96Y86         FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.209     1.325    Clk
    SLICE_X96Y86         FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism             -0.160     1.165    
    SLICE_X96Y86         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.211    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.071ns (60.169%)  route 0.047ns (39.830%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.067ns (routing 0.601ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.672ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.160    Clk
    SLICE_X96Y85         FDRE                                         r  LedCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.198 r  LedCount_reg[10]/Q
                         net (fo=1, routed)           0.026     1.224    LedCount_reg_n_0_[10]
    SLICE_X96Y85         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.238 r  LedCount[8]_i_7/O
                         net (fo=1, routed)           0.014     1.252    LedCount[8]_i_7_n_0
    SLICE_X96Y85         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.271 r  LedCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.278    LedCount_reg[8]_i_1_n_13
    SLICE_X96Y85         FDRE                                         r  LedCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.209     1.325    Clk
    SLICE_X96Y85         FDRE                                         r  LedCount_reg[10]/C
                         clock pessimism             -0.159     1.166    
    SLICE_X96Y85         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.212    LedCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.071ns (60.169%)  route 0.047ns (39.830%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.067ns (routing 0.601ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.672ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.160    Clk
    SLICE_X96Y84         FDRE                                         r  LedCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y84         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.198 r  LedCount_reg[2]/Q
                         net (fo=1, routed)           0.026     1.224    LedCount_reg_n_0_[2]
    SLICE_X96Y84         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.238 r  LedCount[0]_i_8/O
                         net (fo=1, routed)           0.014     1.252    LedCount[0]_i_8_n_0
    SLICE_X96Y84         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.271 r  LedCount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.278    LedCount_reg[0]_i_1_n_13
    SLICE_X96Y84         FDRE                                         r  LedCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.210     1.326    Clk
    SLICE_X96Y84         FDRE                                         r  LedCount_reg[2]/C
                         clock pessimism             -0.160     1.166    
    SLICE_X96Y84         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.212    LedCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 LedCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.078ns (63.934%)  route 0.044ns (36.066%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.066ns (routing 0.601ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.672ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.066     1.159    Clk
    SLICE_X96Y86         FDRE                                         r  LedCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.197 r  LedCount_reg[17]/Q
                         net (fo=1, routed)           0.025     1.222    LedCount_reg_n_0_[17]
    SLICE_X96Y86         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.244 r  LedCount[16]_i_8/O
                         net (fo=1, routed)           0.012     1.256    LedCount[16]_i_8_n_0
    SLICE_X96Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.274 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.281    LedCount_reg[16]_i_1_n_14
    SLICE_X96Y86         FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.209     1.325    Clk
    SLICE_X96Y86         FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism             -0.160     1.165    
    SLICE_X96Y86         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.211    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y84  LedCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y85  LedCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y85  LedCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y85  LedCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y85  LedCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y85  LedCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y85  LedCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y86  LedCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y80  RstCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X96Y81  RstCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y84  LedCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y86  LedCount_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y80  RstCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y81  RstCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X95Y81  RstCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X95Y81  RstCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X95Y81  RstCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X95Y81  RstCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y85  LedCount_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y86  LedCount_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X96Y81  RstCnt_reg[10]/C



