
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.069441                       # Number of seconds simulated
sim_ticks                                 69441073000                       # Number of ticks simulated
final_tick                                69441073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 329381                       # Simulator instruction rate (inst/s)
host_op_rate                                   450780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1203549787                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826152                       # Number of bytes of host memory used
host_seconds                                    57.70                       # Real time elapsed on the host
sim_insts                                    19004264                       # Number of instructions simulated
sim_ops                                      26008592                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            23104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data         16011520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            16034624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         7168                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             7168                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               361                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data            250180                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               250541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            112                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 112                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              332714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           230577082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              230909796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         332714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            332714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           103224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                103224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           103224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             332714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          230577082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             231013020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                       250541                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         112                       # Number of write requests accepted
system.mem_ctrl.readBursts                     250541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                16034368                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     5120                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 16034624                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  7168                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              15719                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              15674                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              15684                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              15636                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              15640                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              15647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              15636                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              15625                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              15673                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              15643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             15621                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             15616                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             15685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             15752                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             15645                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             15641                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                42                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    69440959000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 250541                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   112                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   250462                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       71                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       130724                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     122.681680                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     86.371037                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    138.532882                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        109996     84.14%     84.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1014      0.78%     84.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          878      0.67%     85.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        15761     12.06%     97.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         3057      2.34%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        130724                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean             900                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     350.591024                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1289.077189                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-767            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              5                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              5                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    5832233000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              10529801750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  1252685000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      23278.93                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42028.93                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        230.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     230.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.80                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.80                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       31.61                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    119818                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       68                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  47.82                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 60.71                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      277040.21                       # Average gap between requests
system.mem_ctrl.pageHitRate                     47.83                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 466648980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 248014635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                894363540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  135720                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5481359520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            2867404380                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             350734080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      27834190410                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        460663680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             38603514945                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             555.917604                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           62245273250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      53340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     2318680000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1198766500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     4823714500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  61046572000                       # Time in different power states
system.mem_ctrl_1.actEnergy                 466770360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 248082945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                894470640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  281880                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5481359520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            2867758350                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             350175360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      27835491150                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        459828960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             38604219165                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             555.927746                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           62244533500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      53939000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     2318680000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1196481250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     4823722250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  61048250500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      12                       # Number of BP lookups
system.cpu.branchPred.condPredicted                12                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    11000938                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5001048                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3953                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            10                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4001809                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         69441073                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    19004264                       # Number of instructions committed
system.cpu.committedOps                      26008592                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       3002250                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               3.653973                       # CPI: cycles per instruction
system.cpu.ipc                               0.273675                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                  39      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                11006647     42.32%     42.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   118      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     42.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               10000730     38.45%     80.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite               5000854     19.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                26      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              152      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 26008592                       # Class of committed instruction
system.cpu.tickCycles                        40703661                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        28737412                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 19                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            249156                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.624426                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14751653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            250180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.964158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.624426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30253984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30253984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      9750801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9750801                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5000852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5000852                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      14751653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14751653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     14751653                       # number of overall hits
system.cpu.dcache.overall_hits::total        14751653                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       250094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250094                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          155                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       250249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         250249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       250249                       # number of overall misses
system.cpu.dcache.overall_misses::total        250249                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  29642326000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29642326000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     16301000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16301000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29658627000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29658627000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29658627000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29658627000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10000895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10000895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5001007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5001007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15001902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15001902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15001902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15001902                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025007                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000031                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016681                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 118524.738698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 118524.738698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 105167.741935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105167.741935                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 118516.465600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118516.465600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 118516.465600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118516.465600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          112                       # number of writebacks
system.cpu.dcache.writebacks::total               112                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           61                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           69                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           69                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       250086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       250086                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       250180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       250180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       250180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       250180                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  29141282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29141282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10172000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10172000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  29151454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29151454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  29151454000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29151454000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.025006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.016677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.016677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016677                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 116525.043385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 116525.043385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 108212.765957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108212.765957                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 116521.920217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 116521.920217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 116521.920217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 116521.920217                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               166                       # number of replacements
system.cpu.icache.tags.tagsinuse           221.933509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4001419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10286.424165                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   221.933509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.866928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.866928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8004007                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8004007                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      4001419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4001419                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       4001419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4001419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      4001419                       # number of overall hits
system.cpu.icache.overall_hits::total         4001419                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            390                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          390                       # number of overall misses
system.cpu.icache.overall_misses::total           390                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     39742000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39742000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     39742000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39742000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     39742000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39742000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4001809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4001809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4001809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4001809                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4001809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4001809                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 101902.564103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101902.564103                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 101902.564103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101902.564103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 101902.564103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101902.564103                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38964000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38964000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 99907.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99907.692308                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 99907.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99907.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 99907.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99907.692308                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         499892                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       249322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              224                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              250475                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           224                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            495543                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 94                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                94                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         250476                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          945                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       749516                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  750461                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     16018688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 16043584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            246445                       # Total snoops (count)
system.l2bus.snoopTraffic                        7168                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             497015                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000453                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.021272                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   496790     99.95%     99.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                      225      0.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               497015                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            500116000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1167000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           750540000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements               246445                       # number of replacements
system.l2cache.tags.tagsinuse             4066.111861                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 249326                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               250541                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.995150                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst     4.713810                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  4061.398051                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.001151                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.991552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.992703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3220                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              4249669                       # Number of tag accesses
system.l2cache.tags.data_accesses             4249669                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          112                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               28                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              28                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           94                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             94                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data       250086                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       250448                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            362                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data         250180                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            250542                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           362                       # number of overall misses
system.l2cache.overall_misses::cpu.data        250180                       # number of overall misses
system.l2cache.overall_misses::total           250542                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9889000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9889000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     37207000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data  28391024000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  28428231000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     37207000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data  28400913000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  28438120000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     37207000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data  28400913000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  28438120000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           94                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          390                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data       250086                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       250476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          390                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data       250180                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          250570                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          390                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data       250180                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         250570                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.928205                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999888                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.928205                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999888                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.928205                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999888                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 105202.127660                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105202.127660                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 102781.767956                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 113525.043385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 113509.514949                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 102781.767956                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 113521.916220                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 113506.398129                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 102781.767956                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 113521.916220                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 113506.398129                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             112                       # number of writebacks
system.l2cache.writebacks::total                  112                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data           94                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           94                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data       250086                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       250448                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          362                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data       250180                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       250542                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          362                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data       250180                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       250542                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      8009000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      8009000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     29987000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  23389304000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  23419291000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     29987000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data  23397313000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  23427300000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     29987000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data  23397313000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  23427300000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.928205                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999888                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.928205                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999888                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.928205                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999888                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 85202.127660                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85202.127660                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82837.016575                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93525.043385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93509.594806                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82837.016575                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 93521.916220                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 93506.477956                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82837.016575                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 93521.916220                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 93506.477956                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        496784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       246243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  69441073000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             250447                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          112                       # Transaction distribution
system.membus.trans_dist::CleanEvict           246131                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        250447                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       747325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       747325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 747325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     16041792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     16041792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16041792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            250541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  250541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              250541                       # Request fanout histogram
system.membus.reqLayer2.occupancy           497232000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1372648750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
