#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 22 13:13:16 2021
# Process ID: 5608
# Current directory: C:/Users/deive/Documents/TCC/project/image_processing_base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7792 C:\Users\deive\Documents\TCC\project\image_processing_base\image_processing_base.xpr
# Log file: C:/Users/deive/Documents/TCC/project/image_processing_base/vivado.log
# Journal file: C:/Users/deive/Documents/TCC/project/image_processing_base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/deive/Documents/TCC/project/image_processing_base/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_clk_wiz_0_0
system_axi_interconnect_0_0
system_axi_gpio_0_0
system_proc_sys_reset_0_0
system_xlconstant_0_0
system_v_tc_0_0
system_v_axi4s_vid_out_0_0
system_xbar_0
system_axi_vdma_0_0
system_smartconnect_0_0
system_auto_pc_0

INFO: [Project 1-230] Project 'image_processing_base.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 800.797 ; gain = 177.121
update_compile_order -fileset sources_1
open_bd_design {C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.293 ; gain = 0.000
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets M01_ARESETN_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins smartconnect_0/aclk]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_interconnect_0_0 system_proc_sys_reset_0_0 system_smartconnect_0_0 system_v_axi4s_vid_out_0_0 system_axi_vdma_0_0 system_axi_gpio_0_0 system_clk_wiz_0_0 system_v_tc_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 19 to revision 20
INFO: [IP_Flow 19-3422] Upgraded system_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded system_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_smartconnect_0_0 (AXI SmartConnect 1.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 9 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 12 to revision 13
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/deive/Documents/TCC/project/image_processing_base/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\deive\Documents\TCC\project\image_processing_base\image_processing_base.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/deive/Documents/TCC/project/image_processing_base/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1331.293 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {system_axi_interconnect_0_0 system_proc_sys_reset_0_0 system_smartconnect_0_0 system_v_axi4s_vid_out_0_0 system_axi_vdma_0_0 system_axi_gpio_0_0 system_clk_wiz_0_0 system_v_tc_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK
/processing_system7_0/S_AXI_HP0_ACLK
/rgb2dvi_0/PixelClk
/axi_gpio_0/s_axi_aclk
/axi_interconnect_0/ACLK
/axi_interconnect_0/S00_ACLK
/axi_interconnect_0/M00_ACLK
/axi_interconnect_0/M01_ACLK
/axi_vdma_0/s_axi_lite_aclk
/axi_vdma_0/m_axi_mm2s_aclk
/axi_vdma_0/m_axis_mm2s_aclk
/proc_sys_reset_0/slowest_sync_clk
/smartconnect_0/aclk
/v_axi4s_vid_out_0/aclk
/v_tc_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
regenerate_bd_layout
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins smartconnect_0/aresetn]
regenerate_bd_layout
connect_bd_net [get_bd_pins v_tc_0/clk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins axi_interconnect_0/M01_ACLK]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {148} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins clk_wiz_0/clk_in1]
set_property -dict [list CONFIG.USE_DYN_RECONFIG {false} CONFIG.USE_RESET {false} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.USE_LOCKED {true} CONFIG.RESET_TYPE {ACTIVE_HIGH} CONFIG.RESET_PORT {reset}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_TYPE' from 'ACTIVE_LOW' to 'ACTIVE_HIGH' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_PORT' from 'resetn' to 'reset' has been ignored for IP 'clk_wiz_0'
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK1]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins v_tc_0/clk]
disconnect_bd_net /Net [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
disconnect_bd_net /Net [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
endgroup
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.293 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\deive\Documents\TCC\project\image_processing_base\image_processing_base.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_rgb2dvi_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
Exporting to file c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
Exporting to file C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/synth/system.hwdef
[Sun Aug 22 13:37:11 2021] Launched system_processing_system7_0_0_synth_1, system_rgb2dvi_0_1_synth_1, system_proc_sys_reset_0_0_synth_1, system_v_tc_0_0_synth_1, system_axi_vdma_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_smartconnect_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_proc_sys_reset_0_1_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_processing_system7_0_0_synth_1/runme.log
system_rgb2dvi_0_1_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_rgb2dvi_0_1_synth_1/runme.log
system_proc_sys_reset_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_proc_sys_reset_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_v_tc_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_axi_vdma_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_axi_gpio_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_clk_wiz_0_0_synth_1/runme.log
system_smartconnect_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_smartconnect_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_auto_pc_0_synth_1/runme.log
system_proc_sys_reset_0_1_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_proc_sys_reset_0_1_synth_1/runme.log
synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/synth_1/runme.log
[Sun Aug 22 13:37:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1448.125 ; gain = 116.832
open_run impl_1
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2230.664 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2230.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2230.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2356.129 ; gain = 882.941
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
file copy -force C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/impl_1/system_wrapper.sysdef C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk -hwspec C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk -hwspec C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/system.bd}
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_num_fstores {1} CONFIG.c_mm2s_genlock_mode {1} CONFIG.c_mm2s_linebuffer_depth {4096}] [get_bd_cells axi_vdma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_mm2s_max_burst_length {16}] [get_bd_cells axi_vdma_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_ADDR_WIDTH {12} CONFIG.C_VTG_MASTER_SLAVE {1}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_AUX_RESET_HIGH.VALUE_SRC USER] [get_bd_cells proc_sys_reset_1]
set_property -dict [list CONFIG.C_AUX_RESET_HIGH {0}] [get_bd_cells proc_sys_reset_1]
endgroup
startgroup
endgroup
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2471.195 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\deive\Documents\TCC\project\image_processing_base\image_processing_base.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_vdma_0_0_synth_1
reset_run system_v_axi4s_vid_out_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
Exporting to file c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b06d29d4be7f4ec1; cache size = 11.718 MB.
[Sun Aug 22 15:04:50 2021] Launched system_axi_vdma_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, synth_1...
Run output will be captured here:
system_axi_vdma_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
synth_1: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/synth_1/runme.log
[Sun Aug 22 15:04:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2569.461 ; gain = 97.383
file copy -force C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.runs/impl_1/system_wrapper.sysdef C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk -hwspec C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk -hwspec C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/new
close [ open C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/new/image_coprocessing.vhd w ]
add_files C:/Users/deive/Documents/TCC/project/image_processing_base/image_processing_base.srcs/sources_1/new/image_coprocessing.vhd
update_compile_order -fileset sources_1
