<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">phipps_peak</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>mm_interconnect_1|crosser_003.out/rsp_mux.sink1.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_agent.cp/router_001.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_cmd_width_adapter.src/cmd_demux_001.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_limiter.rsp_src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_agent.rp.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_agent.cp/router_002.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_cmd_width_adapter.src/cmd_demux_002.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_rsp_width_adapter.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_agent.rp.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_write_master_agent.cp/router_003.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_agent.cp/router_004.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_cmd_width_adapter.src/cmd_demux_004.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_limiter.rsp_src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_agent.rp.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_agent.cp/router_005.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_cmd_width_adapter.src/cmd_demux_005.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_rsp_width_adapter.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_agent.rp.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_read_master_agent.cp/router_006.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_read_master_limiter.rsp_src/ftile_25gbe_1588_tx_dma_ch1_read_master_agent.rp.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_001.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_limiter.cmd_sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_002.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_cmd_width_adapter.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_003.src/cmd_demux_003.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_004.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_limiter.cmd_sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_005.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_cmd_width_adapter.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_006.src/ftile_25gbe_1588_tx_dma_ch1_read_master_limiter.cmd_sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_007.src/rsp_demux.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|router_008.src/rsp_demux_001.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_demux.src0/crosser_002.in.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_demux_001.src0/crosser_003.in.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_mux_001.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_rsp_width_adapter.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_mux_002.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_rsp_width_adapter.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_mux_003.src/ftile_25gbe_1588_rx_dma_ch1_write_master_agent.rp.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_mux_004.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_rsp_width_adapter.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>mm_interconnect_1|rsp_mux_005.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_rsp_width_adapter.sink.qsys_mm.postTransform.pipelineCount</name>
        <value>1</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>phipps_peak</className>
    <version>1.0</version>
    <name>phipps_peak</name>
    <uniqueName>phipps_peak</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">clock_bridge_csr</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_clock_bridge_csr</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_clock_bridge_csr.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_bridge_csr</name>
        <uniqueName>phipps_peak_clock_bridge_csr</uniqueName>
        <fixedName>phipps_peak_clock_bridge_csr</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/csr_in_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/csr_in_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>h2f_bridge/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>h2f_lw_bridge/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_csr</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>mm_interconnect_0/clock_bridge_csr_out_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>mm_interconnect_1/clock_bridge_csr_out_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>reset_bridge_csr/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_001/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.clock_bridge_csr</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clock_bridge_dsp</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_dsp&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_clock_bridge_dsp</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_clock_bridge_dsp.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_bridge_dsp</name>
        <uniqueName>phipps_peak_clock_bridge_dsp</uniqueName>
        <fixedName>phipps_peak_clock_bridge_dsp</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/dsp_in_clk</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/dsp_in_clk</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_dsp</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>reset_bridge_dsp/clk</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.clock_bridge_dsp</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clock_bridge_ecpri_rx</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_clock_bridge_ecpri_rx</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_clock_bridge_ecpri_rx.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_bridge_ecpri_rx</name>
        <uniqueName>phipps_peak_clock_bridge_ecpri_rx</uniqueName>
        <fixedName>phipps_peak_clock_bridge_ecpri_rx</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/ecpri_rx_in_clk</end>
            <start>clock_bridge_ecpri_rx/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller/clk</end>
            <start>clock_bridge_ecpri_rx/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.clock_bridge_ecpri_rx</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clock_bridge_ecpri_tx</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_clock_bridge_ecpri_tx</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_clock_bridge_ecpri_tx.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_bridge_ecpri_tx</name>
        <uniqueName>phipps_peak_clock_bridge_ecpri_tx</uniqueName>
        <fixedName>phipps_peak_clock_bridge_ecpri_tx</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/ecpri_tx_in_clk</end>
            <start>clock_bridge_ecpri_tx/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_bridge_ecpri/clk</end>
            <start>clock_bridge_ecpri_tx/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.clock_bridge_ecpri_tx</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clock_bridge_eth</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_eth&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_clock_bridge_eth</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_clock_bridge_eth.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_bridge_eth</name>
        <uniqueName>phipps_peak_clock_bridge_eth</uniqueName>
        <fixedName>phipps_peak_clock_bridge_eth</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_dl_in_clk</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_ul_in_clk</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_xran_dl</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_xran_ul</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>reset_bridge_eth/clk</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.clock_bridge_eth</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dxc_ss_top_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>dxc_ss_top</className>
        <version>1.0</version>
        <name>dxc_ss_top_0</name>
        <uniqueName>dxc_ss_top</uniqueName>
        <fixedName>dxc_ss_top</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/csr_in_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/dsp_in_clk</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/bw_config_cc1_dup1</end>
            <start>dxc_ss_top_0/bw_config_cc1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/bw_config_cc2_dup1</end>
            <start>dxc_ss_top_0/bw_config_cc2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/lphy_ss_ul_sink_l1</end>
            <start>dxc_ss_top_0/ddc_source_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/lphy_ss_ul_sink_l2</end>
            <start>dxc_ss_top_0/ddc_source_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/interface_sel_dup1</end>
            <start>dxc_ss_top_0/dxc_ss_0_interface_sel</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/rst_soft_n_dup3</end>
            <start>dxc_ss_top_0/soft_rst</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/ifft_duc_sink_l1</end>
            <start>lphy_ss_top_0/ifft_source_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/ifft_duc_sink_l2</end>
            <start>lphy_ss_top_0/ifft_source_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/h2f_lw_bridge_s0</end>
            <start>mm_interconnect_0/dxc_ss_top_0_h2f_lw_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/csr_in_reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/dsp_in_reset</end>
            <start>reset_bridge_dsp/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.dxc_ss_top_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">ecpri_oran_top_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>ecpri_oran_top</className>
        <version>1.0</version>
        <name>ecpri_oran_top_0</name>
        <uniqueName>ecpri_oran_top</uniqueName>
        <fixedName>ecpri_oran_top</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/csr_in_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/dsp_in_clk</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/ecpri_rx_in_clk</end>
            <start>clock_bridge_ecpri_rx/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/ecpri_tx_in_clk</end>
            <start>clock_bridge_ecpri_tx/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_dl_in_clk</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_ul_in_clk</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/ul_start_pulse_latch</end>
            <start>ecpri_oran_top_0/coupling_ul_start_pulse_latch</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/lphy_ss_top_dl_input_hfn_pulse</end>
            <start>ecpri_oran_top_0/dl_input_hfn_pulse</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/oran_rx_cplane_concat</end>
            <start>ecpri_oran_top_0/oran_rx_cplane_concat</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/oran_rx_uplane_concat</end>
            <start>ecpri_oran_top_0/oran_rx_uplane_concat</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/radio_config_status_dup3</end>
            <start>ecpri_oran_top_0/radio_config_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/rst_soft_n_dup2</end>
            <start>ecpri_oran_top_0/rst_soft_n</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/xran_demapper_cplane_source</end>
            <start>ecpri_oran_top_0/xran_demapper_cplane_source</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/xran_demapper_source</end>
            <start>ecpri_oran_top_0/xran_demapper_source</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_prach_sink_l1</end>
            <start>lphy_ss_top_0/coupling_prach_avst_sink_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_prach_sink_l2</end>
            <start>lphy_ss_top_0/coupling_prach_avst_sink_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_prach_timing_ref</end>
            <start>lphy_ss_top_0/coupling_prach_timing_ref</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_pusch_sink_l1</end>
            <start>lphy_ss_top_0/coupling_pusch_avst_sink_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_pusch_sink_l2</end>
            <start>lphy_ss_top_0/coupling_pusch_avst_sink_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_pusch_timing_ref</end>
            <start>lphy_ss_top_0/coupling_pusch_timing_ref</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rx_rtc_id</end>
            <start>lphy_ss_top_0/rx_rtc_id</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rx_rtc_id_dl</end>
            <start>lphy_ss_top_0/rx_rtc_id_dl</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rx_u_axc_id</end>
            <start>lphy_ss_top_0/rx_u_axc_id</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/short_long_prach_select</end>
            <start>lphy_ss_top_0/short_long_prach_select</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/h2f_lw_bridge_s0</end>
            <start>mm_interconnect_0/ecpri_oran_top_0_h2f_lw_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/xran_timestamp_mem</end>
            <start>mm_interconnect_1/ecpri_oran_top_0_xran_timestamp_mem</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/csr_in_reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/dsp_in_reset</end>
            <start>reset_bridge_dsp/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_dl_in_reset</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_ul_in_reset</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rst_ecpri_n</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/bw_config_cc1</end>
            <start>signal_replicator_0/bw_config_cc1_dup2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/bw_config_cc2</end>
            <start>signal_replicator_0/bw_config_cc2_dup2</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.ecpri_oran_top_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">h2f_bridge</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>23</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;23&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8388608&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;h2f_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;23&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;23&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;23&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;8388608&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;h2f_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;23&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_h2f_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;23&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_h2f_bridge</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_h2f_bridge.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>h2f_bridge</name>
        <uniqueName>phipps_peak_h2f_bridge</uniqueName>
        <fixedName>phipps_peak_h2f_bridge</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>h2f_bridge/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_1/h2f_bridge_m0</end>
            <start>h2f_bridge/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>h2f_bridge/reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.h2f_bridge</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">h2f_lw_bridge</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;1048576&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;h2f_lw_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;20&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;1048576&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;h2f_lw_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_h2f_lw_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;20&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_h2f_lw_bridge</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_h2f_lw_bridge.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>h2f_lw_bridge</name>
        <uniqueName>phipps_peak_h2f_lw_bridge</uniqueName>
        <fixedName>phipps_peak_h2f_lw_bridge</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>h2f_lw_bridge/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/h2f_lw_bridge_m0</end>
            <start>h2f_lw_bridge/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>h2f_lw_bridge/reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.h2f_lw_bridge</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">lphy_ss_top_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>lphy_ss_top</className>
        <version>1.0</version>
        <name>lphy_ss_top_0</name>
        <uniqueName>lphy_ss_top</uniqueName>
        <fixedName>lphy_ss_top</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_csr</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_dsp</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_xran_dl</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/clk_xran_ul</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/lphy_ss_ul_sink_l1</end>
            <start>dxc_ss_top_0/ddc_source_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/lphy_ss_ul_sink_l2</end>
            <start>dxc_ss_top_0/ddc_source_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/ul_start_pulse_latch</end>
            <start>ecpri_oran_top_0/coupling_ul_start_pulse_latch</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/lphy_ss_top_dl_input_hfn_pulse</end>
            <start>ecpri_oran_top_0/dl_input_hfn_pulse</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/oran_rx_cplane_concat</end>
            <start>ecpri_oran_top_0/oran_rx_cplane_concat</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/oran_rx_uplane_concat</end>
            <start>ecpri_oran_top_0/oran_rx_uplane_concat</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/xran_demapper_cplane_source</end>
            <start>ecpri_oran_top_0/xran_demapper_cplane_source</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/xran_demapper_source</end>
            <start>ecpri_oran_top_0/xran_demapper_source</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_prach_sink_l1</end>
            <start>lphy_ss_top_0/coupling_prach_avst_sink_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_prach_sink_l2</end>
            <start>lphy_ss_top_0/coupling_prach_avst_sink_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_prach_timing_ref</end>
            <start>lphy_ss_top_0/coupling_prach_timing_ref</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_pusch_sink_l1</end>
            <start>lphy_ss_top_0/coupling_pusch_avst_sink_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_pusch_sink_l2</end>
            <start>lphy_ss_top_0/coupling_pusch_avst_sink_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/coupling_pusch_timing_ref</end>
            <start>lphy_ss_top_0/coupling_pusch_timing_ref</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/ifft_duc_sink_l1</end>
            <start>lphy_ss_top_0/ifft_source_l1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/ifft_duc_sink_l2</end>
            <start>lphy_ss_top_0/ifft_source_l2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/interface_sel_dup2</end>
            <start>lphy_ss_top_0/lphy_ss_top_interface_sel</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rx_rtc_id</end>
            <start>lphy_ss_top_0/rx_rtc_id</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rx_rtc_id_dl</end>
            <start>lphy_ss_top_0/rx_rtc_id_dl</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rx_u_axc_id</end>
            <start>lphy_ss_top_0/rx_u_axc_id</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/short_long_prach_select</end>
            <start>lphy_ss_top_0/short_long_prach_select</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/h2f_lw_bridge_s0</end>
            <start>mm_interconnect_0/lphy_ss_top_0_h2f_lw_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/pb_mm_bridge</end>
            <start>mm_interconnect_1/lphy_ss_top_0_pb_mm_bridge</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_csr</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_dsp_in</end>
            <start>reset_bridge_dsp/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_xran_dl</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_xran_ul</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/bw_confg_cc1</end>
            <start>signal_replicator_0/bw_config_cc1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/bw_confg_cc2</end>
            <start>signal_replicator_0/bw_config_cc2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/radio_config_status</end>
            <start>signal_replicator_0/radio_config_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/rst_soft_n</end>
            <start>signal_replicator_0/rst_soft_n</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.lphy_ss_top_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {h2f_lw_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_WUNIQUE} {100};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DOMAIN_H} {99};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DOMAIN_L} {98};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SNOOP_H} {97};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SNOOP_L} {94};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BARRIER_H} {93};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BARRIER_L} {92};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_QOS_H} {74};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_QOS_L} {74};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {72};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {72};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {71};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {71};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_CACHE_H} {86};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_CACHE_L} {83};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {61};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ST_DATA_W} {116};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000080000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0"
   start="0x00000000000a0000"
   end="0x000000000000c0000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000000080000"
   end="0x00000000000084000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ID} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ID} {2};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ID} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ID} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {001 100 010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80000 0xa0000 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x84000 0xc0000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {55};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router} {PKT_TRANS_READ} {59};set_instance_parameter_value {router} {ST_DATA_W} {116};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {55};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_001} {ST_DATA_W} {116};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {55};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_002} {ST_DATA_W} {116};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {55};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_003} {ST_DATA_W} {116};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_DEST_ID_H} {78};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_SRC_ID_L} {75};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ST_DATA_W} {116};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {REORDER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {h2f_lw_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_bridge_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {h2f_lw_bridge_m0_translator.avalon_universal_master_0} {h2f_lw_bridge_m0_agent.av} {avalon};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source} {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source} {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_001.src} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_002.src} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {h2f_lw_bridge_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {h2f_lw_bridge_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {h2f_lw_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {h2f_lw_bridge_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {h2f_lw_bridge_m0_limiter.rsp_src} {h2f_lw_bridge_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {h2f_lw_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_limiter.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_limiter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_translator_reset_reset_bridge.clk} {clock};add_interface {h2f_lw_bridge_m0} {avalon} {slave};set_interface_property {h2f_lw_bridge_m0} {EXPORT_OF} {h2f_lw_bridge_m0_translator.avalon_anti_master_0};add_interface {lphy_ss_top_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {lphy_ss_top_0_h2f_lw_bridge_s0} {EXPORT_OF} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {dxc_ss_top_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {dxc_ss_top_0_h2f_lw_bridge_s0} {EXPORT_OF} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {ecpri_oran_top_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {ecpri_oran_top_0_h2f_lw_bridge_s0} {EXPORT_OF} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {h2f_lw_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_lw_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_lw_bridge_reset_reset_bridge.in_reset};add_interface {h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_lw_bridge_m0_translator_reset_reset_bridge.in_reset};add_interface {clock_bridge_csr_out_clk} {clock} {slave};set_interface_property {clock_bridge_csr_out_clk} {EXPORT_OF} {clock_bridge_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dxc_ss_top_0.h2f_lw_bridge_s0} {0};set_module_assignment {interconnect_id.ecpri_oran_top_0.h2f_lw_bridge_s0} {1};set_module_assignment {interconnect_id.h2f_lw_bridge.m0} {0};set_module_assignment {interconnect_id.lphy_ss_top_0.h2f_lw_bridge_s0} {2};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_0</name>
        <uniqueName>phipps_peak_altera_mm_interconnect_1920_vtiyxgy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>mm_interconnect_0/clock_bridge_csr_out_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/h2f_lw_bridge_m0</end>
            <start>h2f_lw_bridge/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/h2f_lw_bridge_s0</end>
            <start>mm_interconnect_0/dxc_ss_top_0_h2f_lw_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/h2f_lw_bridge_s0</end>
            <start>mm_interconnect_0/ecpri_oran_top_0_h2f_lw_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/h2f_lw_bridge_s0</end>
            <start>mm_interconnect_0/lphy_ss_top_0_h2f_lw_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/h2f_lw_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clock_bridge_csr_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clock_bridge_csr_out_clk_clock_bridge</name>
            <uniqueName>phipps_peak_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/dxc_ss_top_0_h2f_lw_bridge_s0_translator.clk</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.clk</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_agent.clk</name>
                <end>h2f_lw_bridge_m0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_limiter.clk</name>
                <end>h2f_lw_bridge_m0_limiter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_translator.clk</name>
                <end>h2f_lw_bridge_m0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_translator_reset_reset_bridge.clk</name>
                <end>h2f_lw_bridge_m0_translator_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_reset_reset_bridge.clk</name>
                <end>h2f_lw_bridge_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_h2f_lw_bridge_s0_translator.clk</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.clock_bridge_csr_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>h2f_lw_bridge_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>h2f_lw_bridge_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_5xyj72q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_001</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_5xyj72q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_002</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_5xyj72q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/cp</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dxc_ss_top_0_h2f_lw_bridge_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent</name>
            <uniqueName>phipps_peak_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rdata_fifo_sink</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/in</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rf_sink</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.dxc_ss_top_0_h2f_lw_bridge_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</name>
            <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/in</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rf_sink</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_reset_reset_bridge.out_reset/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>h2f_lw_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dxc_ss_top_0_h2f_lw_bridge_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>17</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>dxc_ss_top_0_h2f_lw_bridge_s0_translator</name>
            <uniqueName>phipps_peak_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/dxc_ss_top_0_h2f_lw_bridge_s0_translator.clk</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/dxc_ss_top_0_h2f_lw_bridge_s0_translator.reset</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.dxc_ss_top_0_h2f_lw_bridge_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_h2f_lw_bridge_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent</name>
            <uniqueName>phipps_peak_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/cp</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rdata_fifo_sink</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/in</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rf_sink</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk_reset</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.ecpri_oran_top_0_h2f_lw_bridge_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</name>
            <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/in</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rf_sink</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_reset_reset_bridge.out_reset/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>h2f_lw_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_h2f_lw_bridge_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ecpri_oran_top_0_h2f_lw_bridge_s0_translator</name>
            <uniqueName>phipps_peak_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.clk</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.reset</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.ecpri_oran_top_0_h2f_lw_bridge_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_lw_bridge_m0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000080000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0"
   start="0x00000000000a0000"
   end="0x000000000000c0000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000000080000"
   end="0x00000000000084000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>h2f_lw_bridge_m0_agent</name>
            <uniqueName>phipps_peak_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_agent.clk</name>
                <end>h2f_lw_bridge_m0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>h2f_lw_bridge_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp</name>
                <end>h2f_lw_bridge_m0_agent/rp</end>
                <start>h2f_lw_bridge_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av</name>
                <end>h2f_lw_bridge_m0_agent/av</end>
                <start>h2f_lw_bridge_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_lw_bridge_m0_agent.clk_reset</name>
                <end>h2f_lw_bridge_m0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_m0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_lw_bridge_m0_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.2.1</version>
            <name>h2f_lw_bridge_m0_limiter</name>
            <uniqueName>phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_limiter.clk</name>
                <end>h2f_lw_bridge_m0_limiter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>h2f_lw_bridge_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>h2f_lw_bridge_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp</name>
                <end>h2f_lw_bridge_m0_agent/rp</end>
                <start>h2f_lw_bridge_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_lw_bridge_m0_limiter.clk_reset</name>
                <end>h2f_lw_bridge_m0_limiter/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router.src/h2f_lw_bridge_m0_limiter.cmd_sink</name>
                <end>h2f_lw_bridge_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink</name>
                <end>h2f_lw_bridge_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_m0_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>MEM_TYPE</name>
                    <value>M20K</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.2.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>5</value>
                      </parameter>
                      <parameter>
                        <name>MEM_TYPE</name>
                        <value>M20K</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.2</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_lw_bridge_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>h2f_lw_bridge_m0_translator</name>
            <uniqueName>phipps_peak_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_translator.clk</name>
                <end>h2f_lw_bridge_m0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av</name>
                <end>h2f_lw_bridge_m0_agent/av</end>
                <start>h2f_lw_bridge_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_lw_bridge_m0_translator.reset</name>
                <end>h2f_lw_bridge_m0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_lw_bridge_m0_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>h2f_lw_bridge_m0_translator_reset_reset_bridge</name>
            <uniqueName>phipps_peak_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_m0_translator_reset_reset_bridge.clk</name>
                <end>h2f_lw_bridge_m0_translator_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/dxc_ss_top_0_h2f_lw_bridge_s0_translator.reset</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk_reset</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.reset</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_lw_bridge_m0_agent.clk_reset</name>
                <end>h2f_lw_bridge_m0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_lw_bridge_m0_limiter.clk_reset</name>
                <end>h2f_lw_bridge_m0_limiter/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_lw_bridge_m0_translator.reset</name>
                <end>h2f_lw_bridge_m0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_h2f_lw_bridge_s0_translator.reset</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_m0_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_lw_bridge_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>h2f_lw_bridge_reset_reset_bridge</name>
            <uniqueName>phipps_peak_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_lw_bridge_reset_reset_bridge.clk</name>
                <end>h2f_lw_bridge_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_reset_reset_bridge.out_reset/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>h2f_lw_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_reset_reset_bridge.out_reset/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>h2f_lw_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_reset_reset_bridge.out_reset/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>h2f_lw_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.h2f_lw_bridge_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lphy_ss_top_0_h2f_lw_bridge_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent</name>
            <uniqueName>phipps_peak_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rdata_fifo_sink</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/in</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rf_sink</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.lphy_ss_top_0_h2f_lw_bridge_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</name>
            <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_reset_reset_bridge.out_reset/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>h2f_lw_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/in</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rf_sink</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lphy_ss_top_0_h2f_lw_bridge_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>19</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>lphy_ss_top_0_h2f_lw_bridge_s0_translator</name>
            <uniqueName>phipps_peak_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_h2f_lw_bridge_s0_translator.clk</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_h2f_lw_bridge_s0_translator.reset</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_translator/reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>lphy_ss_top_0_h2f_lw_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.lphy_ss_top_0_h2f_lw_bridge_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,100,010</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x80000,0x84000,0xc0000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:001:0x0:0x80000:both:1:0:0:1,1:100:0x80000:0x84000:both:1:0:0:1,0:010:0xa0000:0xc0000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x80000,0xa0000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_rgfeqxi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>h2f_lw_bridge_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router.src/h2f_lw_bridge_m0_limiter.cmd_sink</name>
                <end>h2f_lw_bridge_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_wmekdwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>lphy_ss_top_0_h2f_lw_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_wmekdwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dxc_ss_top_0_h2f_lw_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_002.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_wmekdwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>ecpri_oran_top_0_h2f_lw_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_003.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_002.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_003.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_b6avyny</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>h2f_lw_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink</name>
                <end>h2f_lw_bridge_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {h2f_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {lphy_ss_top_0_pb_mm_bridge_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READDATA} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READ} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITE} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_LOCK} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_xran_timestamp_mem_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_DATA_W} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_DATA_W} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_READLATENCY} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READDATA} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READ} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_ADDRESS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_LOCK} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {SYNC_RESET} {1};add_instance {h2f_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_WUNIQUE} {102};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DOMAIN_H} {101};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DOMAIN_L} {100};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SNOOP_H} {99};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SNOOP_L} {96};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BARRIER_H} {95};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BARRIER_L} {94};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_QOS_H} {78};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_QOS_L} {78};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {76};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {76};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {75};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {75};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURSTWRAP_L} {69};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTE_CNT_H} {68};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SRC_ID_H} {79};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DEST_ID_L} {80};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_POISON_H} {103};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_POISON_L} {103};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATACHK_H} {104};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATACHK_L} {104};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDRCHK_H} {107};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDRCHK_L} {106};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SAI_H} {108};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SAI_L} {108};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_EOP_OOO} {109};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SOP_OOO} {110};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_SEQ_H} {117};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_SEQ_L} {111};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_USER_DATA_H} {105};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_USER_DATA_L} {105};set_instance_parameter_value {h2f_bridge_m0_agent} {ST_DATA_W} {118};set_instance_parameter_value {h2f_bridge_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {h2f_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="1"
   name="lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0"
   start="0x0000000000400000"
   end="0x00000000000480000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000000008"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {h2f_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {ID} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {h2f_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_pb_mm_bridge_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURSTWRAP_L} {69};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTE_CNT_H} {68};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SRC_ID_H} {79};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DEST_ID_L} {80};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_POISON_H} {103};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_POISON_L} {103};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATACHK_H} {104};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATACHK_L} {104};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SAI_H} {108};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SAI_L} {108};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDRCHK_H} {107};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDRCHK_L} {106};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_EOP_OOO} {109};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SOP_OOO} {110};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_SEQ_H} {117};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_SEQ_L} {111};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_USER_DATA_H} {105};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_USER_DATA_L} {105};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ST_DATA_W} {118};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ID} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ECC_ENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {SYNC_RESET} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_xran_timestamp_mem_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURST_SIZE_H} {108};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURST_SIZE_L} {106};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_LOCK} {99};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BEGIN_BURST} {113};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURSTWRAP_H} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURSTWRAP_L} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTE_CNT_H} {104};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTE_CNT_L} {101};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDR_H} {94};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_COMPRESSED_READ} {95};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_POSTED} {96};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_WRITE} {97};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_READ} {98};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SRC_ID_H} {115};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SRC_ID_L} {115};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DEST_ID_L} {116};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_POISON_H} {139};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_POISON_L} {139};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATACHK_H} {140};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATACHK_L} {140};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SAI_H} {144};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SAI_L} {144};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDRCHK_H} {143};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDRCHK_L} {142};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_EOP_OOO} {145};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SOP_OOO} {146};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_SEQ_H} {153};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_SEQ_L} {147};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_USER_DATA_H} {141};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_USER_DATA_L} {141};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ST_DATA_W} {154};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ID} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {SYNC_RESET} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ROLE_BASED_USER} {0};add_instance {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {BITS_PER_SYMBOL} {155};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x480000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {58};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router} {PKT_DEST_ID_L} {80};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router} {PKT_TRANS_READ} {62};set_instance_parameter_value {router} {ST_DATA_W} {118};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {58};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {80};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_001} {ST_DATA_W} {118};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {94};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {116};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {97};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {98};set_instance_parameter_value {router_002} {ST_DATA_W} {154};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {h2f_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {h2f_bridge_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_DEST_ID_L} {80};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_SRC_ID_H} {79};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_SRC_ID_L} {79};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTE_CNT_H} {68};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_SEQ_H} {117};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_SEQ_L} {111};set_instance_parameter_value {h2f_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {h2f_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {ST_DATA_W} {118};set_instance_parameter_value {h2f_bridge_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {h2f_bridge_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {h2f_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_bridge_m0_limiter} {REORDER} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDR_H} {58};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {68};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {65};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {61};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {69};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {69};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDR_H} {94};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {104};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {101};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {95};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {108};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {106};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {100};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {110};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {109};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_EOP_OOO} {145};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_SOP_OOO} {146};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_ST_DATA_W} {154};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDR_H} {94};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {104};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {101};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {95};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {97};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {108};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {106};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {100};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {110};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {109};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_ST_DATA_W} {154};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDR_H} {58};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {68};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {65};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_EOP_OOO} {109};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_SOP_OOO} {110};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {SYNC_RESET} {1};add_instance {h2f_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {SYNC_RESET} {1};add_instance {h2f_bridge_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_bridge_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {h2f_bridge_m0_translator.avalon_universal_master_0} {h2f_bridge_m0_agent.av} {avalon};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.m0} {lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.rf_source} {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out} {lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src} {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {lphy_ss_top_0_pb_mm_bridge_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.command};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.m0} {ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source} {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out} {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src} {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_bridge_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {h2f_bridge_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {h2f_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {h2f_bridge_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {h2f_bridge_m0_limiter.rsp_src} {h2f_bridge_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_mux_001.src} {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src} {ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.command};add_connection {router_002.src} {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {h2f_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_bridge_reset_reset_bridge.out_reset} {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_bridge_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_bridge_m0_translator.reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_pb_mm_bridge_translator.reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_translator.reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_bridge_m0_agent.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_pb_mm_bridge_agent.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_agent.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_bridge_m0_limiter.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk_reset} {reset};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_pb_mm_bridge_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_pb_mm_bridge_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_limiter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_translator_reset_reset_bridge.clk} {clock};add_interface {h2f_bridge_m0} {avalon} {slave};set_interface_property {h2f_bridge_m0} {EXPORT_OF} {h2f_bridge_m0_translator.avalon_anti_master_0};add_interface {lphy_ss_top_0_pb_mm_bridge} {avalon} {master};set_interface_property {lphy_ss_top_0_pb_mm_bridge} {EXPORT_OF} {lphy_ss_top_0_pb_mm_bridge_translator.avalon_anti_slave_0};add_interface {ecpri_oran_top_0_xran_timestamp_mem} {avalon} {master};set_interface_property {ecpri_oran_top_0_xran_timestamp_mem} {EXPORT_OF} {ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_anti_slave_0};add_interface {h2f_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_bridge_reset_reset_bridge.in_reset};add_interface {h2f_bridge_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_bridge_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_bridge_m0_translator_reset_reset_bridge.in_reset};add_interface {clock_bridge_csr_out_clk} {clock} {slave};set_interface_property {clock_bridge_csr_out_clk} {EXPORT_OF} {clock_bridge_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ecpri_oran_top_0.xran_timestamp_mem} {0};set_module_assignment {interconnect_id.h2f_bridge.m0} {0};set_module_assignment {interconnect_id.lphy_ss_top_0.pb_mm_bridge} {1};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_1</name>
        <uniqueName>phipps_peak_altera_mm_interconnect_1920_tz5bhqi</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>mm_interconnect_1/clock_bridge_csr_out_clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_1/h2f_bridge_m0</end>
            <start>h2f_bridge/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/xran_timestamp_mem</end>
            <start>mm_interconnect_1/ecpri_oran_top_0_xran_timestamp_mem</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/pb_mm_bridge</end>
            <start>mm_interconnect_1/lphy_ss_top_0_pb_mm_bridge</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_1/h2f_bridge_m0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_1/h2f_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clock_bridge_csr_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clock_bridge_csr_out_clk_clock_bridge</name>
            <uniqueName>phipps_peak_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_agent.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_translator.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_agent.clk</name>
                <end>h2f_bridge_m0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_limiter.clk</name>
                <end>h2f_bridge_m0_limiter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_translator.clk</name>
                <end>h2f_bridge_m0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_translator_reset_reset_bridge.clk</name>
                <end>h2f_bridge_m0_translator_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_reset_reset_bridge.clk</name>
                <end>h2f_bridge_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_pb_mm_bridge_agent.clk</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_pb_mm_bridge_translator.clk</name>
                <end>lphy_ss_top_0_pb_mm_bridge_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.clock_bridge_csr_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>h2f_bridge_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>h2f_bridge_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_001</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_xran_timestamp_mem_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>146</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>153</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>ecpri_oran_top_0_xran_timestamp_mem_agent</name>
            <uniqueName>phipps_peak_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_agent.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_translator/avalon_universal_slave_0</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/rdata_fifo_sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/in</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/rf_sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/cp</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_agent.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.ecpri_oran_top_0_xran_timestamp_mem_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo</name>
            <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/in</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/rf_sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/clk_reset</end>
                <start>h2f_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITSPERBYTE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>146</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.4.0</version>
            <name>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter</name>
            <uniqueName>phipps_peak_altera_merlin_width_adapter_1940_i2frn3q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/cp</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITSPERBYTE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.4.0</version>
            <name>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter</name>
            <uniqueName>phipps_peak_altera_merlin_width_adapter_1940_3dl3oli</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ecpri_oran_top_0_xran_timestamp_mem_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ecpri_oran_top_0_xran_timestamp_mem_translator</name>
            <uniqueName>phipps_peak_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/ecpri_oran_top_0_xran_timestamp_mem_translator.clk</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_translator/avalon_universal_slave_0</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_translator.reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_translator/reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.ecpri_oran_top_0_xran_timestamp_mem_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_bridge_m0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="1"
   name="lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0"
   start="0x0000000000400000"
   end="0x00000000000480000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000000008"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>h2f_bridge_m0_agent</name>
            <uniqueName>phipps_peak_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_agent.clk</name>
                <end>h2f_bridge_m0_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>h2f_bridge_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp</name>
                <end>h2f_bridge_m0_agent/rp</end>
                <start>h2f_bridge_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av</name>
                <end>h2f_bridge_m0_agent/av</end>
                <start>h2f_bridge_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_bridge_m0_agent.clk_reset</name>
                <end>h2f_bridge_m0_agent/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.h2f_bridge_m0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_bridge_m0_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.2.1</version>
            <name>h2f_bridge_m0_limiter</name>
            <uniqueName>phipps_peak_altera_merlin_traffic_limiter_1921_ggluely</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_limiter.clk</name>
                <end>h2f_bridge_m0_limiter/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>h2f_bridge_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>h2f_bridge_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp</name>
                <end>h2f_bridge_m0_agent/rp</end>
                <start>h2f_bridge_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_bridge_m0_limiter.clk_reset</name>
                <end>h2f_bridge_m0_limiter/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router.src/h2f_bridge_m0_limiter.cmd_sink</name>
                <end>h2f_bridge_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink</name>
                <end>h2f_bridge_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.h2f_bridge_m0_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>MEM_TYPE</name>
                    <value>M20K</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.2.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>phipps_peak.mm_interconnect_1.h2f_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>MEM_TYPE</name>
                        <value>M20K</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.2</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>phipps_peak.mm_interconnect_1.h2f_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_bridge_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>h2f_bridge_m0_translator</name>
            <uniqueName>phipps_peak_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_translator.clk</name>
                <end>h2f_bridge_m0_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av</name>
                <end>h2f_bridge_m0_agent/av</end>
                <start>h2f_bridge_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_bridge_m0_translator.reset</name>
                <end>h2f_bridge_m0_translator/reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.h2f_bridge_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_bridge_m0_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>h2f_bridge_m0_translator_reset_reset_bridge</name>
            <uniqueName>phipps_peak_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_m0_translator_reset_reset_bridge.clk</name>
                <end>h2f_bridge_m0_translator_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_agent.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_translator.reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_translator/reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_bridge_m0_agent.clk_reset</name>
                <end>h2f_bridge_m0_agent/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_bridge_m0_limiter.clk_reset</name>
                <end>h2f_bridge_m0_limiter/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/h2f_bridge_m0_translator.reset</name>
                <end>h2f_bridge_m0_translator/reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_pb_mm_bridge_agent.clk_reset</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_pb_mm_bridge_translator.reset</name>
                <end>lphy_ss_top_0_pb_mm_bridge_translator/reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.h2f_bridge_m0_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">h2f_bridge_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>h2f_bridge_reset_reset_bridge</name>
            <uniqueName>phipps_peak_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/h2f_bridge_reset_reset_bridge.clk</name>
                <end>h2f_bridge_reset_reset_bridge/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_reset_reset_bridge.out_reset/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk_reset</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo/clk_reset</end>
                <start>h2f_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_reset_reset_bridge.out_reset/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk_reset</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/clk_reset</end>
                <start>h2f_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.h2f_bridge_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lphy_ss_top_0_pb_mm_bridge_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>lphy_ss_top_0_pb_mm_bridge_agent</name>
            <uniqueName>phipps_peak_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_pb_mm_bridge_agent.clk</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_pb_mm_bridge_agent.clk_reset</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0</name>
                <end>lphy_ss_top_0_pb_mm_bridge_translator/avalon_universal_slave_0</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/rdata_fifo_sink</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/in</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/rf_sink</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.lphy_ss_top_0_pb_mm_bridge_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo</name>
            <uniqueName>phipps_peak_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_reset_reset_bridge.out_reset/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk_reset</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/clk_reset</end>
                <start>h2f_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/in</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink</name>
                <end>lphy_ss_top_0_pb_mm_bridge_agent/rf_sink</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lphy_ss_top_0_pb_mm_bridge_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>17</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>lphy_ss_top_0_pb_mm_bridge_translator</name>
            <uniqueName>phipps_peak_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/lphy_ss_top_0_pb_mm_bridge_translator.clk</name>
                <end>lphy_ss_top_0_pb_mm_bridge_translator/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/lphy_ss_top_0_pb_mm_bridge_translator.reset</name>
                <end>lphy_ss_top_0_pb_mm_bridge_translator/reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0</name>
                <end>lphy_ss_top_0_pb_mm_bridge_translator/avalon_universal_slave_0</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.lphy_ss_top_0_pb_mm_bridge_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>10,01</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8,0x480000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:10:0x0:0x8:read:1:0:0:1,1:01:0x400000:0x480000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x400000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_jcj72dy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>h2f_bridge_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router.src/h2f_bridge_m0_limiter.cmd_sink</name>
                <end>h2f_bridge_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_4kcw2ra</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>lphy_ss_top_0_pb_mm_bridge_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>phipps_peak_altera_merlin_router_1921_orooxxa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink</name>
                <end>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux</name>
            <uniqueName>phipps_peak_altera_merlin_multiplexer_1922_afnh3sy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>clock_bridge_csr_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_bridge_csr_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>h2f_bridge_m0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>h2f_bridge_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink</name>
                <end>h2f_bridge_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>phipps_peak.mm_interconnect_1.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_bridge_csr</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_reset_bridge_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_reset_bridge_csr</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_reset_bridge_csr.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_bridge_csr</name>
        <uniqueName>phipps_peak_reset_bridge_csr</uniqueName>
        <fixedName>phipps_peak_reset_bridge_csr</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>reset_bridge_csr/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/csr_in_reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/csr_in_reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>h2f_bridge/reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>h2f_lw_bridge/reset</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_csr</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.reset_bridge_csr</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_bridge_dsp</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_reset_bridge_dsp&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_reset_bridge_dsp</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_reset_bridge_dsp.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_bridge_dsp</name>
        <uniqueName>phipps_peak_reset_bridge_dsp</uniqueName>
        <fixedName>phipps_peak_reset_bridge_dsp</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>reset_bridge_dsp/clk</end>
            <start>clock_bridge_dsp/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dxc_ss_top_0/dsp_in_reset</end>
            <start>reset_bridge_dsp/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/dsp_in_reset</end>
            <start>reset_bridge_dsp/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_dsp_in</end>
            <start>reset_bridge_dsp/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.reset_bridge_dsp</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_bridge_eth</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_reset_bridge_eth&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_reset_bridge_eth</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_reset_bridge_eth.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_bridge_eth</name>
        <uniqueName>phipps_peak_reset_bridge_eth</uniqueName>
        <fixedName>phipps_peak_reset_bridge_eth</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>reset_bridge_eth/clk</end>
            <start>clock_bridge_eth/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_dl_in_reset</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/eth_xran_ul_in_reset</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_xran_dl</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/reset_xran_ul</end>
            <start>reset_bridge_eth/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.reset_bridge_eth</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_bridge_ecpri</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_bridge_ecpri&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>rst_bridge_ecpri</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/rst_bridge_ecpri.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>rst_bridge_ecpri</name>
        <uniqueName>rst_bridge_ecpri</uniqueName>
        <fixedName>rst_bridge_ecpri</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_bridge_ecpri/clk</end>
            <start>clock_bridge_ecpri_tx/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller/reset_in0</end>
            <start>rst_bridge_ecpri/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.rst_bridge_ecpri</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller/clk</end>
            <start>clock_bridge_ecpri_rx/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller/reset_in0</end>
            <start>rst_bridge_ecpri/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/rst_ecpri_n</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_001/clk</end>
            <start>clock_bridge_csr/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>reset_bridge_csr/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/h2f_lw_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_1/h2f_bridge_m0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_1/h2f_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">signal_replicator_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status&lt;/name&gt;
                        &lt;role&gt;radio_config_status&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
                        &lt;role&gt;radio_config_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
                        &lt;role&gt;radio_config_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel_dup1&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel_dup2&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;signal_replicator&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;signal_replicator&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status&lt;/name&gt;
                    &lt;role&gt;radio_config_status&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
                    &lt;role&gt;radio_config_status&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
                    &lt;role&gt;radio_config_status&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel_dup1&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel_dup2&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_signal_replicator_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>phipps_peak_signal_replicator_0</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/phipps_peak/phipps_peak_signal_replicator_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>signal_replicator_0</name>
        <uniqueName>phipps_peak_signal_replicator_0</uniqueName>
        <fixedName>phipps_peak_signal_replicator_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/bw_config_cc1_dup1</end>
            <start>dxc_ss_top_0/bw_config_cc1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/bw_config_cc2_dup1</end>
            <start>dxc_ss_top_0/bw_config_cc2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/interface_sel_dup1</end>
            <start>dxc_ss_top_0/dxc_ss_0_interface_sel</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/rst_soft_n_dup3</end>
            <start>dxc_ss_top_0/soft_rst</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/radio_config_status_dup3</end>
            <start>ecpri_oran_top_0/radio_config_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/rst_soft_n_dup2</end>
            <start>ecpri_oran_top_0/rst_soft_n</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>signal_replicator_0/interface_sel_dup2</end>
            <start>lphy_ss_top_0/lphy_ss_top_interface_sel</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/bw_confg_cc1</end>
            <start>signal_replicator_0/bw_config_cc1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/bw_config_cc1</end>
            <start>signal_replicator_0/bw_config_cc1_dup2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/bw_confg_cc2</end>
            <start>signal_replicator_0/bw_config_cc2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>ecpri_oran_top_0/bw_config_cc2</end>
            <start>signal_replicator_0/bw_config_cc2_dup2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/radio_config_status</end>
            <start>signal_replicator_0/radio_config_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>24.1</version>
            <end>lphy_ss_top_0/rst_soft_n</end>
            <start>signal_replicator_0/rst_soft_n</start>
          </incidentConnection>
        </incidentConnections>
        <path>phipps_peak.signal_replicator_0</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>