// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Fri May  1 01:50:22 2020
// Host        : QuantumNet-L4 running 64-bit Arch Linux
// Command     : write_verilog -force -mode funcsim
//               /home/docquantum/ce446_solovey/final/code/Skrach.srcs/sources_1/bd/skrach_design/ip/skrach_design_skrach_core_0_1/skrach_design_skrach_core_0_1_sim_netlist.v
// Design      : skrach_design_skrach_core_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "skrach_design_skrach_core_0_1,skrach_core_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "skrach_core_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module skrach_design_skrach_core_0_1
   (clk_12,
    async_reset,
    ac_mclk,
    ac_adc_sdata,
    ac_dac_sdata,
    ac_bclk,
    ac_lrclk,
    scl,
    sda,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_aclk,
    s_axi_aresetn);
  input clk_12;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 async_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME async_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input async_reset;
  output ac_mclk;
  input ac_adc_sdata;
  output ac_dac_sdata;
  output ac_bclk;
  output ac_lrclk;
  inout scl;
  inout sda;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 10, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [5:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_CLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;

  wire \<const0> ;
  wire ac_adc_sdata;
  wire ac_bclk;
  wire ac_dac_sdata;
  wire ac_lrclk;
  wire ac_mclk;
  wire async_reset;
  wire clk_12;
  wire s_axi_aclk;
  wire [5:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [5:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire scl;
  wire sda;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  skrach_design_skrach_core_0_1_skrach_core_v1_0 U0
       (.BCLK_int_reg(ac_bclk),
        .LRCLK_reg(ac_lrclk),
        .S_AXI_ARREADY(s_axi_arready),
        .S_AXI_AWREADY(s_axi_awready),
        .S_AXI_WREADY(s_axi_wready),
        .ac_adc_sdata(ac_adc_sdata),
        .ac_dac_sdata(ac_dac_sdata),
        .ac_mclk(ac_mclk),
        .async_reset(async_reset),
        .clk_12(clk_12),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[5:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[5:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .scl(scl),
        .sda(sda));
endmodule

(* ORIG_REF_NAME = "Sync_ff" *) 
module skrach_design_skrach_core_0_1_Sync_ff
   (Q_O_reg_0,
    async_reset_0,
    Q_O_reg_1,
    sel,
    s_axi_aclk,
    async_reset,
    \lrclkCount_reg[0] ,
    \lrclkCount_reg[0]_0 ,
    \lrclkCount_reg[0]_1 ,
    \lrclkCount_reg[0]_2 ,
    prevState,
    O,
    \lrclkCount_reg[0]_3 ,
    ready_sig_reg,
    ready_sig_reg_0,
    ready_sig_reg_1,
    ready_sig_reg_2,
    ready_sig_reg_3,
    ready_sig_reg_4,
    D);
  output Q_O_reg_0;
  output async_reset_0;
  output Q_O_reg_1;
  output sel;
  input s_axi_aclk;
  input async_reset;
  input \lrclkCount_reg[0] ;
  input \lrclkCount_reg[0]_0 ;
  input \lrclkCount_reg[0]_1 ;
  input \lrclkCount_reg[0]_2 ;
  input prevState;
  input [2:0]O;
  input \lrclkCount_reg[0]_3 ;
  input ready_sig_reg;
  input ready_sig_reg_0;
  input ready_sig_reg_1;
  input ready_sig_reg_2;
  input ready_sig_reg_3;
  input ready_sig_reg_4;
  input [0:0]D;

  wire [0:0]D;
  wire [2:0]O;
  wire Q_O_reg_0;
  wire Q_O_reg_1;
  wire ac_lrclk_sync;
  wire async_reset;
  wire async_reset_0;
  wire \lrclkCount[0]_i_6_n_0 ;
  wire \lrclkCount_reg[0] ;
  wire \lrclkCount_reg[0]_0 ;
  wire \lrclkCount_reg[0]_1 ;
  wire \lrclkCount_reg[0]_2 ;
  wire \lrclkCount_reg[0]_3 ;
  wire prevState;
  wire ready_sig_i_2_n_0;
  wire ready_sig_i_7_n_0;
  wire ready_sig_reg;
  wire ready_sig_reg_0;
  wire ready_sig_reg_1;
  wire ready_sig_reg_2;
  wire ready_sig_reg_3;
  wire ready_sig_reg_4;
  wire s_axi_aclk;
  wire sel;
  (* async_reg = "true" *) wire [1:0]sreg;

  FDRE Q_O_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sreg[1]),
        .Q(ac_lrclk_sync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \lrclkCount[0]_i_1 
       (.I0(\lrclkCount_reg[0] ),
        .I1(\lrclkCount_reg[0]_0 ),
        .I2(\lrclkCount[0]_i_6_n_0 ),
        .I3(\lrclkCount_reg[0]_1 ),
        .I4(\lrclkCount_reg[0]_2 ),
        .I5(async_reset),
        .O(async_reset_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \lrclkCount[0]_i_2 
       (.I0(ac_lrclk_sync),
        .I1(prevState),
        .O(sel));
  LUT5 #(
    .INIT(32'h00400000)) 
    \lrclkCount[0]_i_6 
       (.I0(prevState),
        .I1(ac_lrclk_sync),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\lrclkCount_reg[0]_3 ),
        .O(\lrclkCount[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    prevState_i_1__11
       (.I0(ac_lrclk_sync),
        .I1(async_reset),
        .O(Q_O_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    ready_sig_i_1
       (.I0(ready_sig_i_2_n_0),
        .I1(ac_lrclk_sync),
        .I2(prevState),
        .I3(async_reset),
        .I4(ready_sig_reg),
        .O(Q_O_reg_1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ready_sig_i_2
       (.I0(ready_sig_reg_0),
        .I1(ready_sig_reg_1),
        .I2(ready_sig_reg_2),
        .I3(ready_sig_reg_3),
        .I4(ready_sig_i_7_n_0),
        .I5(ready_sig_reg_4),
        .O(ready_sig_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    ready_sig_i_7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(ac_lrclk_sync),
        .I4(prevState),
        .O(ready_sig_i_7_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(sreg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sreg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sreg[0]),
        .Q(sreg[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "TWICtl" *) 
module skrach_design_skrach_core_0_1_TWICtl
   (D,
    E,
    \initWord_reg[16] ,
    \state_reg[2] ,
    scl,
    sda,
    s_axi_aclk,
    async_reset,
    stb,
    Q,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \initA_reg[0] ,
    \state_reg[0] ,
    msg,
    initEn_reg,
    \initA_reg[0]_0 ,
    \initA_reg[0]_1 ,
    \state_reg[2]_0 ,
    \state_reg[3] ,
    \state_reg[1]_2 ,
    \state_reg[1]_3 ,
    initEn_reg_0,
    initEn);
  output [3:0]D;
  output [0:0]E;
  output [0:0]\initWord_reg[16] ;
  output \state_reg[2] ;
  inout scl;
  inout sda;
  input s_axi_aclk;
  input async_reset;
  input stb;
  input [7:0]Q;
  input \state_reg[1] ;
  input \state_reg[1]_0 ;
  input [2:0]\state_reg[1]_1 ;
  input [8:0]\initA_reg[0] ;
  input [3:0]\state_reg[0] ;
  input msg;
  input initEn_reg;
  input \initA_reg[0]_0 ;
  input \initA_reg[0]_1 ;
  input \state_reg[2]_0 ;
  input \state_reg[3] ;
  input \state_reg[1]_2 ;
  input \state_reg[1]_3 ;
  input initEn_reg_0;
  input initEn;

  wire [3:0]D;
  wire DONE_O_i_1_n_0;
  wire DONE_O_i_2_n_0;
  wire DONE_O_i_3_n_0;
  wire DONE_O_i_4_n_0;
  wire DONE_O_i_5_n_0;
  wire DONE_O_i_6_n_0;
  wire DONE_O_i_7_n_0;
  wire [0:0]E;
  wire ERR_O_i_1_n_0;
  wire \FSM_gray_state[0]_i_1_n_0 ;
  wire \FSM_gray_state[0]_i_2_n_0 ;
  wire \FSM_gray_state[1]_i_1_n_0 ;
  wire \FSM_gray_state[1]_i_2_n_0 ;
  wire \FSM_gray_state[2]_i_1_n_0 ;
  wire \FSM_gray_state[2]_i_2_n_0 ;
  wire \FSM_gray_state[3]_i_10_n_0 ;
  wire \FSM_gray_state[3]_i_11_n_0 ;
  wire \FSM_gray_state[3]_i_12_n_0 ;
  wire \FSM_gray_state[3]_i_13_n_0 ;
  wire \FSM_gray_state[3]_i_14_n_0 ;
  wire \FSM_gray_state[3]_i_1_n_0 ;
  wire \FSM_gray_state[3]_i_2_n_0 ;
  wire \FSM_gray_state[3]_i_3_n_0 ;
  wire \FSM_gray_state[3]_i_4_n_0 ;
  wire \FSM_gray_state[3]_i_5_n_0 ;
  wire \FSM_gray_state[3]_i_6_n_0 ;
  wire \FSM_gray_state[3]_i_7_n_0 ;
  wire \FSM_gray_state[3]_i_8_n_0 ;
  wire \FSM_gray_state[3]_i_9_n_0 ;
  wire [7:0]Q;
  wire addrNData;
  wire addrNData_i_1_n_0;
  wire async_reset;
  wire [2:0]bitCount;
  wire \bitCount[0]_i_1_n_0 ;
  wire \bitCount[1]_i_1_n_0 ;
  wire \bitCount[2]_i_1_n_0 ;
  wire [7:0]busFreeCnt0;
  wire busFreeCnt0_1;
  wire \busFreeCnt[7]_i_3_n_0 ;
  wire [7:0]busFreeCnt_reg;
  wire busState0;
  wire \busState[0]_i_1_n_0 ;
  wire \busState[1]_i_1_n_0 ;
  wire \busState[1]_i_3_n_0 ;
  wire \busState_reg_n_0_[0] ;
  wire \busState_reg_n_0_[1] ;
  wire dScl;
  wire [7:1]dataByte;
  wire dataByte0;
  wire \dataByte[6]_i_2_n_0 ;
  wire \dataByte[6]_i_3_n_0 ;
  wire \dataByte[7]_i_1_n_0 ;
  wire \dataByte[7]_i_4_n_0 ;
  wire \dataByte[7]_i_5_n_0 ;
  wire \dataByte[7]_i_6_n_0 ;
  wire \dataByte[7]_i_7_n_0 ;
  wire \dataByte_reg_n_0_[0] ;
  wire ddSda;
  wire done;
  wire error;
  wire \initA[6]_i_4_n_0 ;
  wire [8:0]\initA_reg[0] ;
  wire \initA_reg[0]_0 ;
  wire \initA_reg[0]_1 ;
  wire initEn;
  wire initEn_i_2_n_0;
  wire initEn_reg;
  wire initEn_reg_0;
  wire [0:0]\initWord_reg[16] ;
  wire int_Rst;
  wire int_Rst_i_1_n_0;
  wire msg;
  wire [0:0]p_0_in;
  wire [7:0]p_1_in_0;
  wire rScl;
  wire rScl_i_1_n_0;
  wire rScl_i_2_n_0;
  wire rSda;
  wire rSda_i_1_n_0;
  wire rSda_i_2_n_0;
  wire rSda_i_3_n_0;
  wire s_axi_aclk;
  wire scl;
  wire [7:0]sclCnt0;
  wire sclCnt0_0;
  wire \sclCnt[7]_i_2_n_0 ;
  wire \sclCnt[7]_i_4_n_0 ;
  wire [7:0]sclCnt_reg;
  wire scl_INST_0_i_1_n_0;
  wire sda;
  wire sda_INST_0_i_1_n_0;
  wire [3:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire [3:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [2:0]\state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[1]_3 ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;
  wire \state_reg[3] ;
  wire stb;
  wire \subState[0]_i_1_n_0 ;
  wire \subState[1]_i_1_n_0 ;
  wire \subState[1]_i_2_n_0 ;
  wire \subState[1]_i_3_n_0 ;
  wire \subState_reg_n_0_[0] ;
  wire \subState_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAABABB)) 
    DONE_O_i_1
       (.I0(DONE_O_i_2_n_0),
        .I1(DONE_O_i_3_n_0),
        .I2(p_0_in),
        .I3(addrNData),
        .I4(DONE_O_i_4_n_0),
        .I5(DONE_O_i_5_n_0),
        .O(DONE_O_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    DONE_O_i_2
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\dataByte[7]_i_7_n_0 ),
        .I3(rSda),
        .I4(p_0_in),
        .I5(dScl),
        .O(DONE_O_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    DONE_O_i_3
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState_reg_n_0_[0] ),
        .O(DONE_O_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    DONE_O_i_4
       (.I0(state[3]),
        .I1(state[0]),
        .I2(\subState[1]_i_2_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .O(DONE_O_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    DONE_O_i_5
       (.I0(DONE_O_i_6_n_0),
        .I1(bitCount[2]),
        .I2(DONE_O_i_3_n_0),
        .I3(\dataByte[7]_i_7_n_0 ),
        .I4(DONE_O_i_7_n_0),
        .I5(\subState[1]_i_2_n_0 ),
        .O(DONE_O_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    DONE_O_i_6
       (.I0(state[2]),
        .I1(state[1]),
        .O(DONE_O_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    DONE_O_i_7
       (.I0(bitCount[0]),
        .I1(bitCount[1]),
        .O(DONE_O_i_7_n_0));
  FDRE DONE_O_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(DONE_O_i_1_n_0),
        .Q(done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    ERR_O_i_1
       (.I0(DONE_O_i_2_n_0),
        .I1(\subState_reg_n_0_[0] ),
        .I2(\subState_reg_n_0_[1] ),
        .I3(DONE_O_i_4_n_0),
        .I4(p_0_in),
        .O(ERR_O_i_1_n_0));
  FDRE ERR_O_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ERR_O_i_1_n_0),
        .Q(error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFAFFFAFBFAFF)) 
    \FSM_gray_state[0]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\FSM_gray_state[0]_i_2_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\FSM_gray_state[2]_i_2_n_0 ),
        .O(\FSM_gray_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888803000000)) 
    \FSM_gray_state[0]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(int_Rst),
        .I3(stb),
        .I4(msg),
        .I5(state[0]),
        .O(\FSM_gray_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF002000C0)) 
    \FSM_gray_state[1]_i_1 
       (.I0(\FSM_gray_state[3]_i_9_n_0 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(\FSM_gray_state[1]_i_2_n_0 ),
        .O(\FSM_gray_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0003000002020202)) 
    \FSM_gray_state[1]_i_2 
       (.I0(\FSM_gray_state[3]_i_5_n_0 ),
        .I1(state[0]),
        .I2(state[3]),
        .I3(int_Rst),
        .I4(stb),
        .I5(state[1]),
        .O(\FSM_gray_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4154005441140014)) 
    \FSM_gray_state[2]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\FSM_gray_state[3]_i_5_n_0 ),
        .I5(\FSM_gray_state[2]_i_2_n_0 ),
        .O(\FSM_gray_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFCECF)) 
    \FSM_gray_state[2]_i_2 
       (.I0(msg),
        .I1(int_Rst),
        .I2(addrNData),
        .I3(stb),
        .I4(\dataByte_reg_n_0_[0] ),
        .O(\FSM_gray_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFAE)) 
    \FSM_gray_state[3]_i_1 
       (.I0(\FSM_gray_state[3]_i_3_n_0 ),
        .I1(\FSM_gray_state[3]_i_4_n_0 ),
        .I2(\FSM_gray_state[3]_i_5_n_0 ),
        .I3(\FSM_gray_state[3]_i_6_n_0 ),
        .I4(\FSM_gray_state[3]_i_7_n_0 ),
        .I5(\FSM_gray_state[3]_i_8_n_0 ),
        .O(\FSM_gray_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_gray_state[3]_i_10 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\FSM_gray_state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \FSM_gray_state[3]_i_11 
       (.I0(\FSM_gray_state[3]_i_14_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(\subState_reg_n_0_[0] ),
        .I4(\subState_reg_n_0_[1] ),
        .I5(\subState[1]_i_2_n_0 ),
        .O(\FSM_gray_state[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_gray_state[3]_i_12 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(bitCount[2]),
        .I3(state[1]),
        .I4(bitCount[1]),
        .I5(bitCount[0]),
        .O(\FSM_gray_state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \FSM_gray_state[3]_i_13 
       (.I0(state[2]),
        .I1(bitCount[1]),
        .I2(bitCount[0]),
        .I3(state[1]),
        .I4(bitCount[2]),
        .I5(state[3]),
        .O(\FSM_gray_state[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_gray_state[3]_i_14 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\FSM_gray_state[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C00A00)) 
    \FSM_gray_state[3]_i_2 
       (.I0(\FSM_gray_state[3]_i_5_n_0 ),
        .I1(\FSM_gray_state[3]_i_9_n_0 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[3]),
        .O(\FSM_gray_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_gray_state[3]_i_3 
       (.I0(\FSM_gray_state[3]_i_10_n_0 ),
        .I1(async_reset),
        .I2(\busState_reg_n_0_[1] ),
        .I3(stb),
        .I4(\busState_reg_n_0_[0] ),
        .I5(\FSM_gray_state[3]_i_11_n_0 ),
        .O(\FSM_gray_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_gray_state[3]_i_4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\FSM_gray_state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_gray_state[3]_i_5 
       (.I0(dScl),
        .I1(p_0_in),
        .I2(rSda),
        .O(\FSM_gray_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_gray_state[3]_i_6 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_gray_state[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00008880)) 
    \FSM_gray_state[3]_i_7 
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState_reg_n_0_[1] ),
        .I2(\FSM_gray_state[3]_i_12_n_0 ),
        .I3(\FSM_gray_state[3]_i_13_n_0 ),
        .I4(\subState[1]_i_2_n_0 ),
        .O(\FSM_gray_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \FSM_gray_state[3]_i_8 
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState_reg_n_0_[1] ),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(\subState[1]_i_2_n_0 ),
        .O(\FSM_gray_state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    \FSM_gray_state[3]_i_9 
       (.I0(\dataByte_reg_n_0_[0] ),
        .I1(stb),
        .I2(addrNData),
        .I3(int_Rst),
        .O(\FSM_gray_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111" *) 
  FDRE \FSM_gray_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_gray_state[3]_i_1_n_0 ),
        .D(\FSM_gray_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111" *) 
  FDRE \FSM_gray_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_gray_state[3]_i_1_n_0 ),
        .D(\FSM_gray_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111" *) 
  FDRE \FSM_gray_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_gray_state[3]_i_1_n_0 ),
        .D(\FSM_gray_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111" *) 
  FDRE \FSM_gray_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_gray_state[3]_i_1_n_0 ),
        .D(\FSM_gray_state[3]_i_2_n_0 ),
        .Q(state[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    addrNData_i_1
       (.I0(addrNData),
        .I1(\dataByte[6]_i_2_n_0 ),
        .I2(\dataByte[6]_i_3_n_0 ),
        .O(addrNData_i_1_n_0));
  FDRE addrNData_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addrNData_i_1_n_0),
        .Q(addrNData),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFF6F)) 
    \bitCount[0]_i_1 
       (.I0(bitCount[0]),
        .I1(dataByte0),
        .I2(\dataByte[6]_i_3_n_0 ),
        .I3(\dataByte[6]_i_2_n_0 ),
        .O(\bitCount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFFA6FF)) 
    \bitCount[1]_i_1 
       (.I0(bitCount[1]),
        .I1(dataByte0),
        .I2(bitCount[0]),
        .I3(\dataByte[6]_i_3_n_0 ),
        .I4(\dataByte[6]_i_2_n_0 ),
        .O(\bitCount[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA6FFFF)) 
    \bitCount[2]_i_1 
       (.I0(bitCount[2]),
        .I1(dataByte0),
        .I2(bitCount[0]),
        .I3(bitCount[1]),
        .I4(\dataByte[6]_i_3_n_0 ),
        .I5(\dataByte[6]_i_2_n_0 ),
        .O(\bitCount[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bitCount[0]_i_1_n_0 ),
        .Q(bitCount[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bitCount[1]_i_1_n_0 ),
        .Q(bitCount[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bitCount[2]_i_1_n_0 ),
        .Q(bitCount[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \busFreeCnt[0]_i_1 
       (.I0(busFreeCnt_reg[0]),
        .O(busFreeCnt0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \busFreeCnt[1]_i_1 
       (.I0(busFreeCnt_reg[1]),
        .I1(busFreeCnt_reg[0]),
        .O(busFreeCnt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \busFreeCnt[2]_i_1 
       (.I0(busFreeCnt_reg[2]),
        .I1(busFreeCnt_reg[0]),
        .I2(busFreeCnt_reg[1]),
        .O(busFreeCnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \busFreeCnt[3]_i_1 
       (.I0(busFreeCnt_reg[3]),
        .I1(busFreeCnt_reg[1]),
        .I2(busFreeCnt_reg[0]),
        .I3(busFreeCnt_reg[2]),
        .O(busFreeCnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \busFreeCnt[4]_i_1 
       (.I0(busFreeCnt_reg[4]),
        .I1(busFreeCnt_reg[2]),
        .I2(busFreeCnt_reg[0]),
        .I3(busFreeCnt_reg[1]),
        .I4(busFreeCnt_reg[3]),
        .O(busFreeCnt0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \busFreeCnt[5]_i_1 
       (.I0(busFreeCnt_reg[5]),
        .I1(busFreeCnt_reg[3]),
        .I2(busFreeCnt_reg[1]),
        .I3(busFreeCnt_reg[0]),
        .I4(busFreeCnt_reg[2]),
        .I5(busFreeCnt_reg[4]),
        .O(busFreeCnt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \busFreeCnt[6]_i_1 
       (.I0(busFreeCnt_reg[6]),
        .I1(\busFreeCnt[7]_i_3_n_0 ),
        .O(busFreeCnt0[6]));
  LUT3 #(
    .INIT(8'hDF)) 
    \busFreeCnt[7]_i_1 
       (.I0(p_0_in),
        .I1(int_Rst),
        .I2(dScl),
        .O(busFreeCnt0_1));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \busFreeCnt[7]_i_2 
       (.I0(busFreeCnt_reg[6]),
        .I1(\busFreeCnt[7]_i_3_n_0 ),
        .I2(busFreeCnt_reg[7]),
        .O(busFreeCnt0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \busFreeCnt[7]_i_3 
       (.I0(busFreeCnt_reg[4]),
        .I1(busFreeCnt_reg[2]),
        .I2(busFreeCnt_reg[0]),
        .I3(busFreeCnt_reg[1]),
        .I4(busFreeCnt_reg[3]),
        .I5(busFreeCnt_reg[5]),
        .O(\busFreeCnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \busFreeCnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[0]),
        .Q(busFreeCnt_reg[0]),
        .R(busFreeCnt0_1));
  FDSE #(
    .INIT(1'b1)) 
    \busFreeCnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[1]),
        .Q(busFreeCnt_reg[1]),
        .S(busFreeCnt0_1));
  FDRE #(
    .INIT(1'b0)) 
    \busFreeCnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[2]),
        .Q(busFreeCnt_reg[2]),
        .R(busFreeCnt0_1));
  FDSE #(
    .INIT(1'b1)) 
    \busFreeCnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[3]),
        .Q(busFreeCnt_reg[3]),
        .S(busFreeCnt0_1));
  FDSE #(
    .INIT(1'b1)) 
    \busFreeCnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[4]),
        .Q(busFreeCnt_reg[4]),
        .S(busFreeCnt0_1));
  FDSE #(
    .INIT(1'b1)) 
    \busFreeCnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[5]),
        .Q(busFreeCnt_reg[5]),
        .S(busFreeCnt0_1));
  FDSE #(
    .INIT(1'b1)) 
    \busFreeCnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[6]),
        .Q(busFreeCnt_reg[6]),
        .S(busFreeCnt0_1));
  FDSE #(
    .INIT(1'b1)) 
    \busFreeCnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(busFreeCnt0[7]),
        .Q(busFreeCnt_reg[7]),
        .S(busFreeCnt0_1));
  LUT6 #(
    .INIT(64'h00DFFFFF00DF0000)) 
    \busState[0]_i_1 
       (.I0(dScl),
        .I1(p_0_in),
        .I2(ddSda),
        .I3(int_Rst),
        .I4(busState0),
        .I5(\busState_reg_n_0_[0] ),
        .O(\busState[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \busState[1]_i_1 
       (.I0(ddSda),
        .I1(p_0_in),
        .I2(dScl),
        .I3(int_Rst),
        .I4(busState0),
        .I5(\busState_reg_n_0_[1] ),
        .O(\busState[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF20FF20FF20FFFF)) 
    \busState[1]_i_2 
       (.I0(dScl),
        .I1(p_0_in),
        .I2(ddSda),
        .I3(int_Rst),
        .I4(busFreeCnt_reg[7]),
        .I5(\busState[1]_i_3_n_0 ),
        .O(busState0));
  LUT2 #(
    .INIT(4'hE)) 
    \busState[1]_i_3 
       (.I0(\busFreeCnt[7]_i_3_n_0 ),
        .I1(busFreeCnt_reg[6]),
        .O(\busState[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \busState_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\busState[0]_i_1_n_0 ),
        .Q(\busState_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \busState_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\busState[1]_i_1_n_0 ),
        .Q(\busState_reg_n_0_[1] ),
        .R(1'b0));
  FDRE dScl_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl),
        .Q(dScl),
        .R(1'b0));
  FDRE dSda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA2AAB2AAA2AA82)) 
    \dataByte[0]_i_1 
       (.I0(p_0_in),
        .I1(state[2]),
        .I2(state[1]),
        .I3(\dataByte[7]_i_4_n_0 ),
        .I4(\dataByte[7]_i_5_n_0 ),
        .I5(Q[0]),
        .O(p_1_in_0[0]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \dataByte[1]_i_1 
       (.I0(\dataByte[6]_i_2_n_0 ),
        .I1(\dataByte_reg_n_0_[0] ),
        .I2(\dataByte[6]_i_3_n_0 ),
        .I3(Q[1]),
        .O(p_1_in_0[1]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \dataByte[2]_i_1 
       (.I0(\dataByte[6]_i_2_n_0 ),
        .I1(dataByte[1]),
        .I2(\dataByte[6]_i_3_n_0 ),
        .I3(Q[2]),
        .O(p_1_in_0[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCC0CCC0AC)) 
    \dataByte[3]_i_1 
       (.I0(Q[3]),
        .I1(dataByte[2]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\dataByte[7]_i_5_n_0 ),
        .I5(\dataByte[7]_i_4_n_0 ),
        .O(p_1_in_0[3]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \dataByte[4]_i_1 
       (.I0(\dataByte[6]_i_2_n_0 ),
        .I1(dataByte[3]),
        .I2(\dataByte[6]_i_3_n_0 ),
        .I3(Q[4]),
        .O(p_1_in_0[4]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \dataByte[5]_i_1 
       (.I0(\dataByte[6]_i_2_n_0 ),
        .I1(dataByte[4]),
        .I2(\dataByte[6]_i_3_n_0 ),
        .I3(Q[5]),
        .O(p_1_in_0[5]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \dataByte[6]_i_1 
       (.I0(\dataByte[6]_i_2_n_0 ),
        .I1(dataByte[5]),
        .I2(\dataByte[6]_i_3_n_0 ),
        .I3(Q[6]),
        .O(p_1_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \dataByte[6]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(\subState[1]_i_2_n_0 ),
        .O(\dataByte[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \dataByte[6]_i_3 
       (.I0(DONE_O_i_4_n_0),
        .I1(\subState_reg_n_0_[1] ),
        .I2(\subState_reg_n_0_[0] ),
        .O(\dataByte[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABBAABAA)) 
    \dataByte[7]_i_1 
       (.I0(dataByte0),
        .I1(\dataByte[7]_i_4_n_0 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\subState_reg_n_0_[0] ),
        .O(\dataByte[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC0CCC0AC)) 
    \dataByte[7]_i_2 
       (.I0(Q[7]),
        .I1(dataByte[6]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\dataByte[7]_i_5_n_0 ),
        .I5(\dataByte[7]_i_4_n_0 ),
        .O(p_1_in_0[7]));
  LUT6 #(
    .INIT(64'h0000000008C80808)) 
    \dataByte[7]_i_3 
       (.I0(\dataByte[7]_i_6_n_0 ),
        .I1(\subState_reg_n_0_[0] ),
        .I2(\subState_reg_n_0_[1] ),
        .I3(rScl_i_2_n_0),
        .I4(\dataByte[7]_i_7_n_0 ),
        .I5(\subState[1]_i_2_n_0 ),
        .O(dataByte0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \dataByte[7]_i_4 
       (.I0(\subState[1]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[3]),
        .O(\dataByte[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dataByte[7]_i_5 
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState_reg_n_0_[1] ),
        .O(\dataByte[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dataByte[7]_i_6 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .O(\dataByte[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dataByte[7]_i_7 
       (.I0(state[0]),
        .I1(state[3]),
        .O(\dataByte[7]_i_7_n_0 ));
  FDRE \dataByte_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[0]),
        .Q(\dataByte_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dataByte_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[1]),
        .Q(dataByte[1]),
        .R(1'b0));
  FDRE \dataByte_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[2]),
        .Q(dataByte[2]),
        .R(1'b0));
  FDRE \dataByte_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[3]),
        .Q(dataByte[3]),
        .R(1'b0));
  FDRE \dataByte_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[4]),
        .Q(dataByte[4]),
        .R(1'b0));
  FDRE \dataByte_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[5]),
        .Q(dataByte[5]),
        .R(1'b0));
  FDRE \dataByte_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[6]),
        .Q(dataByte[6]),
        .R(1'b0));
  FDRE \dataByte_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in_0[7]),
        .Q(dataByte[7]),
        .R(1'b0));
  FDRE ddSda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ddSda),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \initA[6]_i_1 
       (.I0(\initA_reg[0]_0 ),
        .I1(\initA[6]_i_4_n_0 ),
        .I2(\initA_reg[0] [2]),
        .I3(\initA_reg[0] [3]),
        .I4(\initA_reg[0] [4]),
        .I5(\initA_reg[0]_1 ),
        .O(\initWord_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \initA[6]_i_4 
       (.I0(\initA_reg[0] [7]),
        .I1(\initA_reg[0] [8]),
        .I2(\initA_reg[0] [5]),
        .I3(\initA_reg[0] [6]),
        .I4(error),
        .I5(done),
        .O(\initA[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h75774544)) 
    initEn_i_1
       (.I0(\state_reg[0] [2]),
        .I1(initEn_i_2_n_0),
        .I2(initEn_reg),
        .I3(initEn_reg_0),
        .I4(initEn),
        .O(\state_reg[2] ));
  LUT4 #(
    .INIT(16'h4000)) 
    initEn_i_2
       (.I0(error),
        .I1(done),
        .I2(async_reset),
        .I3(\state_reg[2]_0 ),
        .O(initEn_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF0000FFFF)) 
    int_Rst_i_1
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(async_reset),
        .I5(int_Rst),
        .O(int_Rst_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_Rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(int_Rst_i_1_n_0),
        .Q(int_Rst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFFFBF3C3C283C)) 
    rScl_i_1
       (.I0(state[3]),
        .I1(\subState_reg_n_0_[0] ),
        .I2(\subState_reg_n_0_[1] ),
        .I3(state[0]),
        .I4(rScl_i_2_n_0),
        .I5(rScl),
        .O(rScl_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rScl_i_2
       (.I0(state[1]),
        .I1(state[2]),
        .O(rScl_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rScl_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rScl_i_1_n_0),
        .Q(rScl),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF42FFFFFF420000)) 
    rSda_i_1
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState_reg_n_0_[1] ),
        .I2(state[3]),
        .I3(rSda_i_2_n_0),
        .I4(rSda_i_3_n_0),
        .I5(rSda),
        .O(rSda_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000AFFE)) 
    rSda_i_2
       (.I0(state[0]),
        .I1(dataByte[7]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(\subState_reg_n_0_[1] ),
        .O(rSda_i_2_n_0));
  LUT6 #(
    .INIT(64'h7777777711F11101)) 
    rSda_i_3
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState_reg_n_0_[0] ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[3]),
        .O(rSda_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rSda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rSda_i_1_n_0),
        .Q(rSda),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sclCnt[0]_i_1 
       (.I0(sclCnt_reg[0]),
        .O(sclCnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sclCnt[1]_i_1 
       (.I0(sclCnt_reg[1]),
        .I1(sclCnt_reg[0]),
        .O(sclCnt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sclCnt[2]_i_1 
       (.I0(sclCnt_reg[2]),
        .I1(sclCnt_reg[0]),
        .I2(sclCnt_reg[1]),
        .O(sclCnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sclCnt[3]_i_1 
       (.I0(sclCnt_reg[3]),
        .I1(sclCnt_reg[1]),
        .I2(sclCnt_reg[0]),
        .I3(sclCnt_reg[2]),
        .O(sclCnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sclCnt[4]_i_1 
       (.I0(sclCnt_reg[4]),
        .I1(sclCnt_reg[2]),
        .I2(sclCnt_reg[0]),
        .I3(sclCnt_reg[1]),
        .I4(sclCnt_reg[3]),
        .O(sclCnt0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sclCnt[5]_i_1 
       (.I0(sclCnt_reg[5]),
        .I1(sclCnt_reg[3]),
        .I2(sclCnt_reg[1]),
        .I3(sclCnt_reg[0]),
        .I4(sclCnt_reg[2]),
        .I5(sclCnt_reg[4]),
        .O(sclCnt0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \sclCnt[6]_i_1 
       (.I0(sclCnt_reg[6]),
        .I1(\sclCnt[7]_i_4_n_0 ),
        .O(sclCnt0[6]));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \sclCnt[7]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\subState[1]_i_2_n_0 ),
        .O(sclCnt0_0));
  LUT2 #(
    .INIT(4'hB)) 
    \sclCnt[7]_i_2 
       (.I0(dScl),
        .I1(rScl),
        .O(\sclCnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sclCnt[7]_i_3 
       (.I0(sclCnt_reg[7]),
        .I1(\sclCnt[7]_i_4_n_0 ),
        .I2(sclCnt_reg[6]),
        .O(sclCnt0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sclCnt[7]_i_4 
       (.I0(sclCnt_reg[4]),
        .I1(sclCnt_reg[2]),
        .I2(sclCnt_reg[0]),
        .I3(sclCnt_reg[1]),
        .I4(sclCnt_reg[3]),
        .I5(sclCnt_reg[5]),
        .O(\sclCnt[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sclCnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[0]),
        .Q(sclCnt_reg[0]),
        .R(sclCnt0_0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[1]),
        .Q(sclCnt_reg[1]),
        .S(sclCnt0_0));
  FDSE #(
    .INIT(1'b0)) 
    \sclCnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[2]),
        .Q(sclCnt_reg[2]),
        .S(sclCnt0_0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[3]),
        .Q(sclCnt_reg[3]),
        .S(sclCnt0_0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[4]),
        .Q(sclCnt_reg[4]),
        .S(sclCnt0_0));
  FDSE #(
    .INIT(1'b1)) 
    \sclCnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[5]),
        .Q(sclCnt_reg[5]),
        .S(sclCnt0_0));
  FDRE #(
    .INIT(1'b1)) 
    \sclCnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[6]),
        .Q(sclCnt_reg[6]),
        .R(sclCnt0_0));
  FDRE #(
    .INIT(1'b1)) 
    \sclCnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(\sclCnt[7]_i_2_n_0 ),
        .D(sclCnt0[7]),
        .Q(sclCnt_reg[7]),
        .R(sclCnt0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    scl_INST_0
       (.I0(1'b0),
        .I1(scl_INST_0_i_1_n_0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(scl));
  LUT1 #(
    .INIT(2'h1)) 
    scl_INST_0_i_1
       (.I0(rScl),
        .O(scl_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sda_INST_0
       (.I0(1'b0),
        .I1(sda_INST_0_i_1_n_0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(sda));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sda_INST_0_i_1
       (.I0(rSda),
        .O(sda_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00FF000B)) 
    \state[0]_i_1 
       (.I0(\state_reg[0] [1]),
        .I1(\state_reg[0] [0]),
        .I2(\state_reg[0] [2]),
        .I3(error),
        .I4(\state_reg[0] [3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFEAA)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state_reg[1] ),
        .I2(\state_reg[1]_0 ),
        .I3(\state[1]_i_5_n_0 ),
        .I4(\state_reg[1]_1 [0]),
        .I5(\state[1]_i_6_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F0F0F0B0)) 
    \state[1]_i_2 
       (.I0(\state_reg[1]_1 [2]),
        .I1(\state_reg[1]_1 [1]),
        .I2(\state[1]_i_5_n_0 ),
        .I3(\initA_reg[0] [1]),
        .I4(\initA_reg[0] [0]),
        .I5(\state_reg[0] [0]),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \state[1]_i_5 
       (.I0(\state_reg[0] [1]),
        .I1(\state_reg[0] [2]),
        .I2(\state_reg[0] [3]),
        .I3(error),
        .O(\state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h05000D0000000000)) 
    \state[1]_i_6 
       (.I0(\state_reg[0] [1]),
        .I1(\state_reg[1]_2 ),
        .I2(error),
        .I3(\state_reg[0] [0]),
        .I4(\initA_reg[0] [2]),
        .I5(\state_reg[1]_3 ),
        .O(\state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \state[2]_i_1 
       (.I0(error),
        .I1(\state_reg[0] [3]),
        .I2(\state_reg[0] [2]),
        .I3(\state_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h880000005F55CCCC)) 
    \state[3]_i_1 
       (.I0(\state_reg[0] [0]),
        .I1(done),
        .I2(initEn_reg),
        .I3(\state_reg[0] [1]),
        .I4(\state_reg[0] [2]),
        .I5(\state_reg[0] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \state[3]_i_2 
       (.I0(\state_reg[0] [3]),
        .I1(\state_reg[0] [2]),
        .I2(\state_reg[3] ),
        .I3(\initA_reg[0] [3]),
        .I4(\initA_reg[0] [2]),
        .I5(\state[3]_i_5_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[3]_i_5 
       (.I0(\initA_reg[0] [6]),
        .I1(\initA_reg[0] [7]),
        .I2(\initA_reg[0] [4]),
        .I3(\initA_reg[0] [5]),
        .I4(error),
        .I5(\initA_reg[0] [8]),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999909999)) 
    \subState[0]_i_1 
       (.I0(\subState_reg_n_0_[0] ),
        .I1(\subState[1]_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[3]),
        .O(\subState[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A9A9A9A9A9A00)) 
    \subState[1]_i_1 
       (.I0(\subState_reg_n_0_[1] ),
        .I1(\subState[1]_i_2_n_0 ),
        .I2(\subState_reg_n_0_[0] ),
        .I3(state[2]),
        .I4(state[1]),
        .I5(\subState[1]_i_3_n_0 ),
        .O(\subState[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \subState[1]_i_2 
       (.I0(sclCnt_reg[6]),
        .I1(\sclCnt[7]_i_4_n_0 ),
        .I2(sclCnt_reg[7]),
        .O(\subState[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \subState[1]_i_3 
       (.I0(state[3]),
        .I1(state[0]),
        .O(\subState[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \subState_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\subState[0]_i_1_n_0 ),
        .Q(\subState_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \subState_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\subState[1]_i_1_n_0 ),
        .Q(\subState_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    s_axi_aclk,
    \bl.DSP48E_2_0 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_7,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  input s_axi_aclk;
  input \bl.DSP48E_2_0 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_7;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__7_n_0 ;
  wire \FSM_sequential_state[1]_i_1__7_n_0 ;
  wire \FSM_sequential_state[1]_i_2__7_n_0 ;
  wire \FSM_sequential_state[1]_i_3__7_n_0 ;
  wire \FSM_sequential_state[1]_i_4__7_n_0 ;
  wire \FSM_sequential_state[1]_i_5__7_n_0 ;
  wire \FSM_sequential_state[1]_i_6__7_n_0 ;
  wire \FSM_sequential_state[1]_i_7__7_n_0 ;
  wire \FSM_sequential_state[1]_i_8__7_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__7_n_0;
  wire amplitude0_carry_i_2__7_n_0;
  wire amplitude0_carry_i_3__7_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__7_n_0 ;
  wire \amplitude[0]_i_3__6_n_0 ;
  wire \amplitude[1]_i_2__7_n_0 ;
  wire \amplitude[1]_i_3__7_n_0 ;
  wire \amplitude[2]_i_2__7_n_0 ;
  wire \amplitude[2]_i_3__7_n_0 ;
  wire \amplitude[3]_i_2__7_n_0 ;
  wire \amplitude[3]_i_3__7_n_0 ;
  wire \amplitude[4]_i_2__7_n_0 ;
  wire \amplitude[4]_i_3__6_n_0 ;
  wire \amplitude[5]_i_2__7_n_0 ;
  wire \amplitude[5]_i_3__7_n_0 ;
  wire \amplitude[5]_i_4__7_n_0 ;
  wire \amplitude[6]_i_2__6_n_0 ;
  wire \amplitude[6]_i_3__7_n_0 ;
  wire \amplitude[7]_i_1__7_n_0 ;
  wire \amplitude[7]_i_3__7_n_0 ;
  wire \amplitude[7]_i_4__7_n_0 ;
  wire \amplitude[7]_i_5__7_n_0 ;
  wire \amplitude[7]_i_6__7_n_0 ;
  wire \amplitude[7]_i_7__7_n_0 ;
  wire \amplitude[7]_i_8__7_n_0 ;
  wire \amplitude[7]_i_9__7_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire count02_out_7;
  wire count0__0;
  wire \count[0]_i_10__7_n_0 ;
  wire \count[0]_i_11__7_n_0 ;
  wire \count[0]_i_1__19_n_0 ;
  wire \count[0]_i_1__7_n_0 ;
  wire \count[0]_i_5__7_n_0 ;
  wire \count[0]_i_6__7_n_0 ;
  wire \count[0]_i_7__7_n_0 ;
  wire \count[0]_i_8__7_n_0 ;
  wire \count[0]_i_9__7_n_0 ;
  wire \count[1]_i_1__7_n_0 ;
  wire \count[2]_i_1__7_n_0 ;
  wire \count[3]_i_1__7_n_0 ;
  wire \count[4]_i_1__7_n_0 ;
  wire \count[5]_i_1__7_n_0 ;
  wire \count[5]_i_2__7_n_0 ;
  wire \count[6]_i_1__7_n_0 ;
  wire \count[6]_i_2__7_n_0 ;
  wire \count[6]_i_3__7_n_0 ;
  wire \count[6]_i_4__6_n_0 ;
  wire \count[6]_i_5__7_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__7_n_0 ;
  wire \count_reg[0]_i_12__7_n_1 ;
  wire \count_reg[0]_i_12__7_n_2 ;
  wire \count_reg[0]_i_12__7_n_3 ;
  wire \count_reg[0]_i_12__7_n_4 ;
  wire \count_reg[0]_i_12__7_n_5 ;
  wire \count_reg[0]_i_12__7_n_6 ;
  wire \count_reg[0]_i_12__7_n_7 ;
  wire \count_reg[0]_i_13__7_n_0 ;
  wire \count_reg[0]_i_13__7_n_1 ;
  wire \count_reg[0]_i_13__7_n_2 ;
  wire \count_reg[0]_i_13__7_n_3 ;
  wire \count_reg[0]_i_13__7_n_4 ;
  wire \count_reg[0]_i_13__7_n_5 ;
  wire \count_reg[0]_i_13__7_n_6 ;
  wire \count_reg[0]_i_13__7_n_7 ;
  wire \count_reg[0]_i_14__7_n_2 ;
  wire \count_reg[0]_i_14__7_n_3 ;
  wire \count_reg[0]_i_14__7_n_5 ;
  wire \count_reg[0]_i_14__7_n_6 ;
  wire \count_reg[0]_i_14__7_n_7 ;
  wire \count_reg[0]_i_15__7_n_0 ;
  wire \count_reg[0]_i_15__7_n_1 ;
  wire \count_reg[0]_i_15__7_n_2 ;
  wire \count_reg[0]_i_15__7_n_3 ;
  wire \count_reg[0]_i_15__7_n_4 ;
  wire \count_reg[0]_i_15__7_n_5 ;
  wire \count_reg[0]_i_15__7_n_6 ;
  wire \count_reg[0]_i_15__7_n_7 ;
  wire \count_reg[0]_i_16__7_n_0 ;
  wire \count_reg[0]_i_16__7_n_1 ;
  wire \count_reg[0]_i_16__7_n_2 ;
  wire \count_reg[0]_i_16__7_n_3 ;
  wire \count_reg[0]_i_16__7_n_4 ;
  wire \count_reg[0]_i_16__7_n_5 ;
  wire \count_reg[0]_i_16__7_n_6 ;
  wire \count_reg[0]_i_16__7_n_7 ;
  wire \count_reg[0]_i_17__7_n_0 ;
  wire \count_reg[0]_i_17__7_n_1 ;
  wire \count_reg[0]_i_17__7_n_2 ;
  wire \count_reg[0]_i_17__7_n_3 ;
  wire \count_reg[0]_i_17__7_n_4 ;
  wire \count_reg[0]_i_17__7_n_5 ;
  wire \count_reg[0]_i_17__7_n_6 ;
  wire \count_reg[0]_i_17__7_n_7 ;
  wire \count_reg[0]_i_18__7_n_0 ;
  wire \count_reg[0]_i_18__7_n_1 ;
  wire \count_reg[0]_i_18__7_n_2 ;
  wire \count_reg[0]_i_18__7_n_3 ;
  wire \count_reg[0]_i_18__7_n_4 ;
  wire \count_reg[0]_i_18__7_n_5 ;
  wire \count_reg[0]_i_18__7_n_6 ;
  wire \count_reg[0]_i_18__7_n_7 ;
  wire \count_reg[0]_i_19__7_n_0 ;
  wire \count_reg[0]_i_19__7_n_1 ;
  wire \count_reg[0]_i_19__7_n_2 ;
  wire \count_reg[0]_i_19__7_n_3 ;
  wire \count_reg[0]_i_19__7_n_4 ;
  wire \count_reg[0]_i_19__7_n_5 ;
  wire \count_reg[0]_i_19__7_n_6 ;
  wire \count_reg[0]_i_19__7_n_7 ;
  wire \count_reg[0]_i_3__7_n_0 ;
  wire \count_reg[0]_i_3__7_n_1 ;
  wire \count_reg[0]_i_3__7_n_2 ;
  wire \count_reg[0]_i_3__7_n_3 ;
  wire \count_reg[0]_i_3__7_n_4 ;
  wire \count_reg[0]_i_3__7_n_5 ;
  wire \count_reg[0]_i_3__7_n_6 ;
  wire \count_reg[0]_i_3__7_n_7 ;
  wire \count_reg[12]_i_1__7_n_0 ;
  wire \count_reg[12]_i_1__7_n_1 ;
  wire \count_reg[12]_i_1__7_n_2 ;
  wire \count_reg[12]_i_1__7_n_3 ;
  wire \count_reg[12]_i_1__7_n_4 ;
  wire \count_reg[12]_i_1__7_n_5 ;
  wire \count_reg[12]_i_1__7_n_6 ;
  wire \count_reg[12]_i_1__7_n_7 ;
  wire \count_reg[16]_i_1__7_n_0 ;
  wire \count_reg[16]_i_1__7_n_1 ;
  wire \count_reg[16]_i_1__7_n_2 ;
  wire \count_reg[16]_i_1__7_n_3 ;
  wire \count_reg[16]_i_1__7_n_4 ;
  wire \count_reg[16]_i_1__7_n_5 ;
  wire \count_reg[16]_i_1__7_n_6 ;
  wire \count_reg[16]_i_1__7_n_7 ;
  wire \count_reg[20]_i_1__7_n_0 ;
  wire \count_reg[20]_i_1__7_n_1 ;
  wire \count_reg[20]_i_1__7_n_2 ;
  wire \count_reg[20]_i_1__7_n_3 ;
  wire \count_reg[20]_i_1__7_n_4 ;
  wire \count_reg[20]_i_1__7_n_5 ;
  wire \count_reg[20]_i_1__7_n_6 ;
  wire \count_reg[20]_i_1__7_n_7 ;
  wire \count_reg[24]_i_1__7_n_0 ;
  wire \count_reg[24]_i_1__7_n_1 ;
  wire \count_reg[24]_i_1__7_n_2 ;
  wire \count_reg[24]_i_1__7_n_3 ;
  wire \count_reg[24]_i_1__7_n_4 ;
  wire \count_reg[24]_i_1__7_n_5 ;
  wire \count_reg[24]_i_1__7_n_6 ;
  wire \count_reg[24]_i_1__7_n_7 ;
  wire \count_reg[28]_i_1__7_n_1 ;
  wire \count_reg[28]_i_1__7_n_2 ;
  wire \count_reg[28]_i_1__7_n_3 ;
  wire \count_reg[28]_i_1__7_n_4 ;
  wire \count_reg[28]_i_1__7_n_5 ;
  wire \count_reg[28]_i_1__7_n_6 ;
  wire \count_reg[28]_i_1__7_n_7 ;
  wire \count_reg[4]_i_1__7_n_0 ;
  wire \count_reg[4]_i_1__7_n_1 ;
  wire \count_reg[4]_i_1__7_n_2 ;
  wire \count_reg[4]_i_1__7_n_3 ;
  wire \count_reg[4]_i_1__7_n_4 ;
  wire \count_reg[4]_i_1__7_n_5 ;
  wire \count_reg[4]_i_1__7_n_6 ;
  wire \count_reg[4]_i_1__7_n_7 ;
  wire \count_reg[8]_i_1__7_n_0 ;
  wire \count_reg[8]_i_1__7_n_1 ;
  wire \count_reg[8]_i_1__7_n_2 ;
  wire \count_reg[8]_i_1__7_n_3 ;
  wire \count_reg[8]_i_1__7_n_4 ;
  wire \count_reg[8]_i_1__7_n_5 ;
  wire \count_reg[8]_i_1__7_n_6 ;
  wire \count_reg[8]_i_1__7_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_3__7_n_0;
  wire nextIncSig_i_1__7_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__7_n_0;
  wire state1_carry_i_2__7_n_0;
  wire state1_carry_i_3__7_n_0;
  wire state1_carry_i_4__7_n_0;
  wire state1_carry_i_5__7_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__7_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__7_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__7 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__7_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__7_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__7_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__7_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__7 
       (.I0(\FSM_sequential_state[1]_i_4__7_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__7_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__7 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__7_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__7 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__7 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__7 
       (.I0(\FSM_sequential_state[1]_i_7__7_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__7_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__7 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__7 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__7_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__7_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__7_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_0 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__7_n_0,amplitude0_carry_i_2__7_n_0,amplitude0_carry_i_3__7_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__7
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__6_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__7
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__7_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__7_n_0),
        .I4(state1_carry_i_5__7_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__7
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__7_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__7 
       (.I0(\amplitude[0]_i_2__7_n_0 ),
        .I1(\amplitude[0]_i_3__6_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__7 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__6 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__7 
       (.I0(\amplitude[7]_i_6__7_n_0 ),
        .I1(\amplitude[1]_i_2__7_n_0 ),
        .I2(\amplitude[1]_i_3__7_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__7 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__7 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__7 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__7_n_0 ),
        .I4(\amplitude[2]_i_2__7_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__7 
       (.I0(\amplitude[2]_i_3__7_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__7 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__7 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__7_n_0 ),
        .I5(\amplitude[3]_i_2__7_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__7 
       (.I0(\amplitude[3]_i_3__7_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__7 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__7 
       (.I0(\amplitude[4]_i_2__7_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__6_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__7 
       (.I0(\amplitude[7]_i_6__7_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__6 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__7 
       (.I0(\amplitude[5]_i_2__7_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__7_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__7 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__7 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__7_n_0 ),
        .I5(\amplitude[7]_i_6__7_n_0 ),
        .O(\amplitude[5]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__7 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__7 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__6_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__7_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__6 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__7 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__7_n_0 ),
        .I5(\amplitude[7]_i_6__7_n_0 ),
        .O(\amplitude[6]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__7 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__7_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__7_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__7 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__7_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__7_n_0 ),
        .I4(\amplitude[7]_i_7__7_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__7 
       (.I0(\amplitude[7]_i_8__7_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__7_n_0 ),
        .O(\amplitude[7]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__7 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__7 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__7 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__7 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__7_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__7 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__7 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__6_n_0 ),
        .O(\amplitude[7]_i_9__7_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__7_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__7 
       (.I0(\count_reg[0]_i_14__7_n_6 ),
        .I1(\count_reg[0]_i_14__7_n_5 ),
        .O(\count[0]_i_10__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__7 
       (.I0(\count_reg[0]_i_19__7_n_7 ),
        .I1(\count_reg[0]_i_19__7_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__7_n_5 ),
        .I4(\count_reg[0]_i_19__7_n_4 ),
        .I5(\count_reg[0]_i_15__7_n_7 ),
        .O(\count[0]_i_11__7_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__19 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__7 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__7_n_0 ),
        .O(\count[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__7 
       (.I0(\count[0]_i_6__7_n_0 ),
        .I1(\count[0]_i_7__7_n_0 ),
        .I2(\count[0]_i_8__7_n_0 ),
        .I3(\count[0]_i_9__7_n_0 ),
        .I4(\count[0]_i_10__7_n_0 ),
        .I5(\count[0]_i_11__7_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__7 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__7 
       (.I0(\count_reg[0]_i_12__7_n_4 ),
        .I1(\count_reg[0]_i_13__7_n_7 ),
        .I2(\count_reg[0]_i_13__7_n_6 ),
        .I3(\count_reg[0]_i_13__7_n_5 ),
        .I4(\count_reg[0]_i_13__7_n_4 ),
        .I5(\count_reg[0]_i_14__7_n_7 ),
        .O(\count[0]_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__7 
       (.I0(\count_reg[0]_i_15__7_n_6 ),
        .I1(\count_reg[0]_i_15__7_n_5 ),
        .I2(\count_reg[0]_i_15__7_n_4 ),
        .I3(\count_reg[0]_i_16__7_n_7 ),
        .I4(\count_reg[0]_i_16__7_n_6 ),
        .I5(\count_reg[0]_i_16__7_n_5 ),
        .O(\count[0]_i_7__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__7 
       (.I0(\count_reg[0]_i_17__7_n_6 ),
        .I1(\count_reg[0]_i_17__7_n_5 ),
        .I2(\count_reg[0]_i_17__7_n_4 ),
        .I3(\count_reg[0]_i_12__7_n_7 ),
        .I4(\count_reg[0]_i_12__7_n_6 ),
        .I5(\count_reg[0]_i_12__7_n_5 ),
        .O(\count[0]_i_8__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__7 
       (.I0(\count_reg[0]_i_16__7_n_4 ),
        .I1(\count_reg[0]_i_18__7_n_7 ),
        .I2(\count_reg[0]_i_18__7_n_6 ),
        .I3(\count_reg[0]_i_18__7_n_5 ),
        .I4(\count_reg[0]_i_18__7_n_4 ),
        .I5(\count_reg[0]_i_17__7_n_7 ),
        .O(\count[0]_i_9__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__7 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__7_n_0 ),
        .O(\count[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__7 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__7_n_0 ),
        .O(\count[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__7 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__7_n_0 ),
        .O(\count[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__7 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__7_n_0 ),
        .O(\count[4]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__7 
       (.I0(\count[5]_i_2__7_n_0 ),
        .I1(\count[6]_i_5__7_n_0 ),
        .O(\count[5]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__7 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__7 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__7_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__7 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__6_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__7_n_0 ),
        .O(\count[6]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__7 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__7_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__6 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__7 
       (.I0(\amplitude[7]_i_4__7_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__7_n_0 ),
        .O(\count[6]_i_5__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[0]_i_1__7_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[0]_i_3__7_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[0]_i_12__7 
       (.CI(\count_reg[0]_i_17__7_n_0 ),
        .CO({\count_reg[0]_i_12__7_n_0 ,\count_reg[0]_i_12__7_n_1 ,\count_reg[0]_i_12__7_n_2 ,\count_reg[0]_i_12__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__7_n_4 ,\count_reg[0]_i_12__7_n_5 ,\count_reg[0]_i_12__7_n_6 ,\count_reg[0]_i_12__7_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__7 
       (.CI(\count_reg[0]_i_12__7_n_0 ),
        .CO({\count_reg[0]_i_13__7_n_0 ,\count_reg[0]_i_13__7_n_1 ,\count_reg[0]_i_13__7_n_2 ,\count_reg[0]_i_13__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__7_n_4 ,\count_reg[0]_i_13__7_n_5 ,\count_reg[0]_i_13__7_n_6 ,\count_reg[0]_i_13__7_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__7 
       (.CI(\count_reg[0]_i_13__7_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__7_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__7_n_2 ,\count_reg[0]_i_14__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__7_O_UNCONNECTED [3],\count_reg[0]_i_14__7_n_5 ,\count_reg[0]_i_14__7_n_6 ,\count_reg[0]_i_14__7_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__7 
       (.CI(\count_reg[0]_i_19__7_n_0 ),
        .CO({\count_reg[0]_i_15__7_n_0 ,\count_reg[0]_i_15__7_n_1 ,\count_reg[0]_i_15__7_n_2 ,\count_reg[0]_i_15__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__7_n_4 ,\count_reg[0]_i_15__7_n_5 ,\count_reg[0]_i_15__7_n_6 ,\count_reg[0]_i_15__7_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__7 
       (.CI(\count_reg[0]_i_15__7_n_0 ),
        .CO({\count_reg[0]_i_16__7_n_0 ,\count_reg[0]_i_16__7_n_1 ,\count_reg[0]_i_16__7_n_2 ,\count_reg[0]_i_16__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__7_n_4 ,\count_reg[0]_i_16__7_n_5 ,\count_reg[0]_i_16__7_n_6 ,\count_reg[0]_i_16__7_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__7 
       (.CI(\count_reg[0]_i_18__7_n_0 ),
        .CO({\count_reg[0]_i_17__7_n_0 ,\count_reg[0]_i_17__7_n_1 ,\count_reg[0]_i_17__7_n_2 ,\count_reg[0]_i_17__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__7_n_4 ,\count_reg[0]_i_17__7_n_5 ,\count_reg[0]_i_17__7_n_6 ,\count_reg[0]_i_17__7_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__7 
       (.CI(\count_reg[0]_i_16__7_n_0 ),
        .CO({\count_reg[0]_i_18__7_n_0 ,\count_reg[0]_i_18__7_n_1 ,\count_reg[0]_i_18__7_n_2 ,\count_reg[0]_i_18__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__7_n_4 ,\count_reg[0]_i_18__7_n_5 ,\count_reg[0]_i_18__7_n_6 ,\count_reg[0]_i_18__7_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__7 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__7_n_0 ,\count_reg[0]_i_19__7_n_1 ,\count_reg[0]_i_19__7_n_2 ,\count_reg[0]_i_19__7_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__7_n_4 ,\count_reg[0]_i_19__7_n_5 ,\count_reg[0]_i_19__7_n_6 ,\count_reg[0]_i_19__7_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__7 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__7_n_0 ,\count_reg[0]_i_3__7_n_1 ,\count_reg[0]_i_3__7_n_2 ,\count_reg[0]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__7_n_4 ,\count_reg[0]_i_3__7_n_5 ,\count_reg[0]_i_3__7_n_6 ,\count_reg[0]_i_3__7_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[8]_i_1__7_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[8]_i_1__7_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[12]_i_1__7_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[12]_i_1__7 
       (.CI(\count_reg[8]_i_1__7_n_0 ),
        .CO({\count_reg[12]_i_1__7_n_0 ,\count_reg[12]_i_1__7_n_1 ,\count_reg[12]_i_1__7_n_2 ,\count_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__7_n_4 ,\count_reg[12]_i_1__7_n_5 ,\count_reg[12]_i_1__7_n_6 ,\count_reg[12]_i_1__7_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[12]_i_1__7_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[12]_i_1__7_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[12]_i_1__7_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[16]_i_1__7_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[16]_i_1__7 
       (.CI(\count_reg[12]_i_1__7_n_0 ),
        .CO({\count_reg[16]_i_1__7_n_0 ,\count_reg[16]_i_1__7_n_1 ,\count_reg[16]_i_1__7_n_2 ,\count_reg[16]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__7_n_4 ,\count_reg[16]_i_1__7_n_5 ,\count_reg[16]_i_1__7_n_6 ,\count_reg[16]_i_1__7_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[16]_i_1__7_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[16]_i_1__7_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[16]_i_1__7_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[1]_i_1__7_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[0]_i_3__7_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[20]_i_1__7_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[20]_i_1__7 
       (.CI(\count_reg[16]_i_1__7_n_0 ),
        .CO({\count_reg[20]_i_1__7_n_0 ,\count_reg[20]_i_1__7_n_1 ,\count_reg[20]_i_1__7_n_2 ,\count_reg[20]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__7_n_4 ,\count_reg[20]_i_1__7_n_5 ,\count_reg[20]_i_1__7_n_6 ,\count_reg[20]_i_1__7_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[20]_i_1__7_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[20]_i_1__7_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[20]_i_1__7_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[24]_i_1__7_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[24]_i_1__7 
       (.CI(\count_reg[20]_i_1__7_n_0 ),
        .CO({\count_reg[24]_i_1__7_n_0 ,\count_reg[24]_i_1__7_n_1 ,\count_reg[24]_i_1__7_n_2 ,\count_reg[24]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__7_n_4 ,\count_reg[24]_i_1__7_n_5 ,\count_reg[24]_i_1__7_n_6 ,\count_reg[24]_i_1__7_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[24]_i_1__7_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[24]_i_1__7_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[24]_i_1__7_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[28]_i_1__7_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[28]_i_1__7 
       (.CI(\count_reg[24]_i_1__7_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__7_CO_UNCONNECTED [3],\count_reg[28]_i_1__7_n_1 ,\count_reg[28]_i_1__7_n_2 ,\count_reg[28]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__7_n_4 ,\count_reg[28]_i_1__7_n_5 ,\count_reg[28]_i_1__7_n_6 ,\count_reg[28]_i_1__7_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[28]_i_1__7_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[2]_i_1__7_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[0]_i_3__7_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[28]_i_1__7_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[28]_i_1__7_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[3]_i_1__7_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[0]_i_3__7_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[4]_i_1__7_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[4]_i_1__7_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[4]_i_1__7 
       (.CI(\count_reg[0]_i_3__7_n_0 ),
        .CO({\count_reg[4]_i_1__7_n_0 ,\count_reg[4]_i_1__7_n_1 ,\count_reg[4]_i_1__7_n_2 ,\count_reg[4]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__7_n_4 ,\count_reg[4]_i_1__7_n_5 ,\count_reg[4]_i_1__7_n_6 ,\count_reg[4]_i_1__7_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[5]_i_1__7_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[4]_i_1__7_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__7_n_0 ),
        .D(\count[6]_i_2__7_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[4]_i_1__7_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[4]_i_1__7_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[8]_i_1__7_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__19_n_0 ));
  CARRY4 \count_reg[8]_i_1__7 
       (.CI(\count_reg[4]_i_1__7_n_0 ),
        .CO({\count_reg[8]_i_1__7_n_0 ,\count_reg[8]_i_1__7_n_1 ,\count_reg[8]_i_1__7_n_2 ,\count_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__7_n_4 ,\count_reg[8]_i_1__7_n_5 ,\count_reg[8]_i_1__7_n_6 ,\count_reg[8]_i_1__7_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_7),
        .D(\count_reg[8]_i_1__7_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__7
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__6_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__7
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__7_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__7_n_0),
        .I4(state1_carry_i_5__7_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__7
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__7_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__7
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__7_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__7_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__7_n_0,state1_carry_i_2__7_n_0,state1_carry_i_3__7_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__7
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__6_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__7
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__7_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__7_n_0),
        .I4(state1_carry_i_5__7_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__7
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__7
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__7
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__7_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__7_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_11
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    \mixedSigInt_reg[7]_i_24 ,
    \mixedSigInt_reg[7]_i_23 ,
    \mixedSigInt_reg[11]_i_15 ,
    \mixedSigInt_reg[7]_i_23_0 ,
    \mixedSigInt_reg[11]_i_14 ,
    \mixedSigInt_reg[11]_i_14_0 ,
    \mixedSigInt_reg[11]_i_14_1 ,
    \mixedSigInt_reg[15]_i_15 ,
    \mixedSigInt_reg[11]_i_14_2 ,
    \mixedSigInt_reg[15]_i_14 ,
    \mixedSigInt_reg[15]_i_14_0 ,
    \mixedSigInt_reg[15]_i_14_1 ,
    \mixedSigInt_reg[15]_i_15_0 ,
    \mixedSigInt_reg[15]_i_14_2 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \mixedSigInt_reg[19]_i_11 ,
    \mixedSigInt_reg[19]_i_11_0 ,
    O,
    \mixedSigInt_reg[7] ,
    \mixedSigInt_reg[7]_0 ,
    \mixedSigInt_reg[7]_1 ,
    \mixedSigInt_reg[11] ,
    \mixedSigInt_reg[11]_0 ,
    \mixedSigInt_reg[11]_1 ,
    \mixedSigInt_reg[11]_2 ,
    \mixedSigInt_reg[15] ,
    \mixedSigInt[11]_i_6 ,
    \mixedSigInt[11]_i_6_0 ,
    \mixedSigInt[11]_i_6_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_6,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\mixedSigInt_reg[7]_i_24 ;
  output \mixedSigInt_reg[7]_i_23 ;
  output [3:0]\mixedSigInt_reg[11]_i_15 ;
  output \mixedSigInt_reg[7]_i_23_0 ;
  output \mixedSigInt_reg[11]_i_14 ;
  output \mixedSigInt_reg[11]_i_14_0 ;
  output \mixedSigInt_reg[11]_i_14_1 ;
  output [3:0]\mixedSigInt_reg[15]_i_15 ;
  output \mixedSigInt_reg[11]_i_14_2 ;
  output \mixedSigInt_reg[15]_i_14 ;
  output \mixedSigInt_reg[15]_i_14_0 ;
  output \mixedSigInt_reg[15]_i_14_1 ;
  output [0:0]\mixedSigInt_reg[15]_i_15_0 ;
  output \mixedSigInt_reg[15]_i_14_2 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\mixedSigInt_reg[19]_i_11 ;
  input [0:0]\mixedSigInt_reg[19]_i_11_0 ;
  input [1:0]O;
  input [2:0]\mixedSigInt_reg[7] ;
  input [2:0]\mixedSigInt_reg[7]_0 ;
  input [2:0]\mixedSigInt_reg[7]_1 ;
  input [3:0]\mixedSigInt_reg[11] ;
  input [3:0]\mixedSigInt_reg[11]_0 ;
  input [3:0]\mixedSigInt_reg[11]_1 ;
  input [3:0]\mixedSigInt_reg[11]_2 ;
  input [3:0]\mixedSigInt_reg[15] ;
  input [3:0]\mixedSigInt[11]_i_6 ;
  input [3:0]\mixedSigInt[11]_i_6_0 ;
  input [3:0]\mixedSigInt[11]_i_6_1 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_6;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__6_n_0 ;
  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire \FSM_sequential_state[1]_i_2__6_n_0 ;
  wire \FSM_sequential_state[1]_i_3__6_n_0 ;
  wire \FSM_sequential_state[1]_i_4__6_n_0 ;
  wire \FSM_sequential_state[1]_i_5__6_n_0 ;
  wire \FSM_sequential_state[1]_i_6__6_n_0 ;
  wire \FSM_sequential_state[1]_i_7__6_n_0 ;
  wire \FSM_sequential_state[1]_i_8__6_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [1:0]O;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__6_n_0;
  wire amplitude0_carry_i_2__6_n_0;
  wire amplitude0_carry_i_3__6_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__6_n_0 ;
  wire \amplitude[0]_i_3__5_n_0 ;
  wire \amplitude[1]_i_2__6_n_0 ;
  wire \amplitude[1]_i_3__6_n_0 ;
  wire \amplitude[2]_i_2__6_n_0 ;
  wire \amplitude[2]_i_3__6_n_0 ;
  wire \amplitude[3]_i_2__6_n_0 ;
  wire \amplitude[3]_i_3__6_n_0 ;
  wire \amplitude[4]_i_2__6_n_0 ;
  wire \amplitude[4]_i_3__5_n_0 ;
  wire \amplitude[5]_i_2__6_n_0 ;
  wire \amplitude[5]_i_3__6_n_0 ;
  wire \amplitude[5]_i_4__6_n_0 ;
  wire \amplitude[6]_i_2__5_n_0 ;
  wire \amplitude[6]_i_3__6_n_0 ;
  wire \amplitude[7]_i_1__6_n_0 ;
  wire \amplitude[7]_i_3__6_n_0 ;
  wire \amplitude[7]_i_4__6_n_0 ;
  wire \amplitude[7]_i_5__6_n_0 ;
  wire \amplitude[7]_i_6__6_n_0 ;
  wire \amplitude[7]_i_7__6_n_0 ;
  wire \amplitude[7]_i_8__6_n_0 ;
  wire \amplitude[7]_i_9__6_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out_6;
  wire count0__0;
  wire \count[0]_i_10__6_n_0 ;
  wire \count[0]_i_11__6_n_0 ;
  wire \count[0]_i_1__18_n_0 ;
  wire \count[0]_i_1__6_n_0 ;
  wire \count[0]_i_5__6_n_0 ;
  wire \count[0]_i_6__6_n_0 ;
  wire \count[0]_i_7__6_n_0 ;
  wire \count[0]_i_8__6_n_0 ;
  wire \count[0]_i_9__6_n_0 ;
  wire \count[1]_i_1__6_n_0 ;
  wire \count[2]_i_1__6_n_0 ;
  wire \count[3]_i_1__6_n_0 ;
  wire \count[4]_i_1__6_n_0 ;
  wire \count[5]_i_1__6_n_0 ;
  wire \count[5]_i_2__6_n_0 ;
  wire \count[6]_i_1__6_n_0 ;
  wire \count[6]_i_2__6_n_0 ;
  wire \count[6]_i_3__6_n_0 ;
  wire \count[6]_i_4__5_n_0 ;
  wire \count[6]_i_5__6_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__6_n_0 ;
  wire \count_reg[0]_i_12__6_n_1 ;
  wire \count_reg[0]_i_12__6_n_2 ;
  wire \count_reg[0]_i_12__6_n_3 ;
  wire \count_reg[0]_i_12__6_n_4 ;
  wire \count_reg[0]_i_12__6_n_5 ;
  wire \count_reg[0]_i_12__6_n_6 ;
  wire \count_reg[0]_i_12__6_n_7 ;
  wire \count_reg[0]_i_13__6_n_0 ;
  wire \count_reg[0]_i_13__6_n_1 ;
  wire \count_reg[0]_i_13__6_n_2 ;
  wire \count_reg[0]_i_13__6_n_3 ;
  wire \count_reg[0]_i_13__6_n_4 ;
  wire \count_reg[0]_i_13__6_n_5 ;
  wire \count_reg[0]_i_13__6_n_6 ;
  wire \count_reg[0]_i_13__6_n_7 ;
  wire \count_reg[0]_i_14__6_n_2 ;
  wire \count_reg[0]_i_14__6_n_3 ;
  wire \count_reg[0]_i_14__6_n_5 ;
  wire \count_reg[0]_i_14__6_n_6 ;
  wire \count_reg[0]_i_14__6_n_7 ;
  wire \count_reg[0]_i_15__6_n_0 ;
  wire \count_reg[0]_i_15__6_n_1 ;
  wire \count_reg[0]_i_15__6_n_2 ;
  wire \count_reg[0]_i_15__6_n_3 ;
  wire \count_reg[0]_i_15__6_n_4 ;
  wire \count_reg[0]_i_15__6_n_5 ;
  wire \count_reg[0]_i_15__6_n_6 ;
  wire \count_reg[0]_i_15__6_n_7 ;
  wire \count_reg[0]_i_16__6_n_0 ;
  wire \count_reg[0]_i_16__6_n_1 ;
  wire \count_reg[0]_i_16__6_n_2 ;
  wire \count_reg[0]_i_16__6_n_3 ;
  wire \count_reg[0]_i_16__6_n_4 ;
  wire \count_reg[0]_i_16__6_n_5 ;
  wire \count_reg[0]_i_16__6_n_6 ;
  wire \count_reg[0]_i_16__6_n_7 ;
  wire \count_reg[0]_i_17__6_n_0 ;
  wire \count_reg[0]_i_17__6_n_1 ;
  wire \count_reg[0]_i_17__6_n_2 ;
  wire \count_reg[0]_i_17__6_n_3 ;
  wire \count_reg[0]_i_17__6_n_4 ;
  wire \count_reg[0]_i_17__6_n_5 ;
  wire \count_reg[0]_i_17__6_n_6 ;
  wire \count_reg[0]_i_17__6_n_7 ;
  wire \count_reg[0]_i_18__6_n_0 ;
  wire \count_reg[0]_i_18__6_n_1 ;
  wire \count_reg[0]_i_18__6_n_2 ;
  wire \count_reg[0]_i_18__6_n_3 ;
  wire \count_reg[0]_i_18__6_n_4 ;
  wire \count_reg[0]_i_18__6_n_5 ;
  wire \count_reg[0]_i_18__6_n_6 ;
  wire \count_reg[0]_i_18__6_n_7 ;
  wire \count_reg[0]_i_19__6_n_0 ;
  wire \count_reg[0]_i_19__6_n_1 ;
  wire \count_reg[0]_i_19__6_n_2 ;
  wire \count_reg[0]_i_19__6_n_3 ;
  wire \count_reg[0]_i_19__6_n_4 ;
  wire \count_reg[0]_i_19__6_n_5 ;
  wire \count_reg[0]_i_19__6_n_6 ;
  wire \count_reg[0]_i_19__6_n_7 ;
  wire \count_reg[0]_i_3__6_n_0 ;
  wire \count_reg[0]_i_3__6_n_1 ;
  wire \count_reg[0]_i_3__6_n_2 ;
  wire \count_reg[0]_i_3__6_n_3 ;
  wire \count_reg[0]_i_3__6_n_4 ;
  wire \count_reg[0]_i_3__6_n_5 ;
  wire \count_reg[0]_i_3__6_n_6 ;
  wire \count_reg[0]_i_3__6_n_7 ;
  wire \count_reg[12]_i_1__6_n_0 ;
  wire \count_reg[12]_i_1__6_n_1 ;
  wire \count_reg[12]_i_1__6_n_2 ;
  wire \count_reg[12]_i_1__6_n_3 ;
  wire \count_reg[12]_i_1__6_n_4 ;
  wire \count_reg[12]_i_1__6_n_5 ;
  wire \count_reg[12]_i_1__6_n_6 ;
  wire \count_reg[12]_i_1__6_n_7 ;
  wire \count_reg[16]_i_1__6_n_0 ;
  wire \count_reg[16]_i_1__6_n_1 ;
  wire \count_reg[16]_i_1__6_n_2 ;
  wire \count_reg[16]_i_1__6_n_3 ;
  wire \count_reg[16]_i_1__6_n_4 ;
  wire \count_reg[16]_i_1__6_n_5 ;
  wire \count_reg[16]_i_1__6_n_6 ;
  wire \count_reg[16]_i_1__6_n_7 ;
  wire \count_reg[20]_i_1__6_n_0 ;
  wire \count_reg[20]_i_1__6_n_1 ;
  wire \count_reg[20]_i_1__6_n_2 ;
  wire \count_reg[20]_i_1__6_n_3 ;
  wire \count_reg[20]_i_1__6_n_4 ;
  wire \count_reg[20]_i_1__6_n_5 ;
  wire \count_reg[20]_i_1__6_n_6 ;
  wire \count_reg[20]_i_1__6_n_7 ;
  wire \count_reg[24]_i_1__6_n_0 ;
  wire \count_reg[24]_i_1__6_n_1 ;
  wire \count_reg[24]_i_1__6_n_2 ;
  wire \count_reg[24]_i_1__6_n_3 ;
  wire \count_reg[24]_i_1__6_n_4 ;
  wire \count_reg[24]_i_1__6_n_5 ;
  wire \count_reg[24]_i_1__6_n_6 ;
  wire \count_reg[24]_i_1__6_n_7 ;
  wire \count_reg[28]_i_1__6_n_1 ;
  wire \count_reg[28]_i_1__6_n_2 ;
  wire \count_reg[28]_i_1__6_n_3 ;
  wire \count_reg[28]_i_1__6_n_4 ;
  wire \count_reg[28]_i_1__6_n_5 ;
  wire \count_reg[28]_i_1__6_n_6 ;
  wire \count_reg[28]_i_1__6_n_7 ;
  wire \count_reg[4]_i_1__6_n_0 ;
  wire \count_reg[4]_i_1__6_n_1 ;
  wire \count_reg[4]_i_1__6_n_2 ;
  wire \count_reg[4]_i_1__6_n_3 ;
  wire \count_reg[4]_i_1__6_n_4 ;
  wire \count_reg[4]_i_1__6_n_5 ;
  wire \count_reg[4]_i_1__6_n_6 ;
  wire \count_reg[4]_i_1__6_n_7 ;
  wire \count_reg[8]_i_1__6_n_0 ;
  wire \count_reg[8]_i_1__6_n_1 ;
  wire \count_reg[8]_i_1__6_n_2 ;
  wire \count_reg[8]_i_1__6_n_3 ;
  wire \count_reg[8]_i_1__6_n_4 ;
  wire \count_reg[8]_i_1__6_n_5 ;
  wire \count_reg[8]_i_1__6_n_6 ;
  wire \count_reg[8]_i_1__6_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_3__6_n_0;
  wire [3:0]\mixedSigInt[11]_i_6 ;
  wire [3:0]\mixedSigInt[11]_i_6_0 ;
  wire [3:0]\mixedSigInt[11]_i_6_1 ;
  wire [3:0]\mixedSigInt_reg[11] ;
  wire [3:0]\mixedSigInt_reg[11]_0 ;
  wire [3:0]\mixedSigInt_reg[11]_1 ;
  wire [3:0]\mixedSigInt_reg[11]_2 ;
  wire \mixedSigInt_reg[11]_i_14 ;
  wire \mixedSigInt_reg[11]_i_14_0 ;
  wire \mixedSigInt_reg[11]_i_14_1 ;
  wire \mixedSigInt_reg[11]_i_14_2 ;
  wire [3:0]\mixedSigInt_reg[11]_i_15 ;
  wire [3:0]\mixedSigInt_reg[15] ;
  wire \mixedSigInt_reg[15]_i_14 ;
  wire \mixedSigInt_reg[15]_i_14_0 ;
  wire \mixedSigInt_reg[15]_i_14_1 ;
  wire \mixedSigInt_reg[15]_i_14_2 ;
  wire [3:0]\mixedSigInt_reg[15]_i_15 ;
  wire [0:0]\mixedSigInt_reg[15]_i_15_0 ;
  wire [0:0]\mixedSigInt_reg[19]_i_11 ;
  wire [0:0]\mixedSigInt_reg[19]_i_11_0 ;
  wire [2:0]\mixedSigInt_reg[7] ;
  wire [2:0]\mixedSigInt_reg[7]_0 ;
  wire [2:0]\mixedSigInt_reg[7]_1 ;
  wire \mixedSigInt_reg[7]_i_23 ;
  wire \mixedSigInt_reg[7]_i_23_0 ;
  wire [0:0]\mixedSigInt_reg[7]_i_24 ;
  wire nextIncSig_i_1__6_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__6_n_0;
  wire state1_carry_i_2__6_n_0;
  wire state1_carry_i_3__6_n_0;
  wire state1_carry_i_4__6_n_0;
  wire state1_carry_i_5__6_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__6_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__6_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__6_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__6_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__6_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__6 
       (.I0(\FSM_sequential_state[1]_i_4__6_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__6_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__6 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__6_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__6 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__6 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__6 
       (.I0(\FSM_sequential_state[1]_i_7__6_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__6_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__6 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__6 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__6_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__6_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_1 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_1 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__6_n_0,amplitude0_carry_i_2__6_n_0,amplitude0_carry_i_3__6_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__6
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__6
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__6_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__6_n_0),
        .I4(state1_carry_i_5__6_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__6
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__6 
       (.I0(\amplitude[0]_i_2__6_n_0 ),
        .I1(\amplitude[0]_i_3__5_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__6 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__5 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__6 
       (.I0(\amplitude[7]_i_6__6_n_0 ),
        .I1(\amplitude[1]_i_2__6_n_0 ),
        .I2(\amplitude[1]_i_3__6_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__6 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__6 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__6 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__6_n_0 ),
        .I4(\amplitude[2]_i_2__6_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__6 
       (.I0(\amplitude[2]_i_3__6_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__6 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__6 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__6_n_0 ),
        .I5(\amplitude[3]_i_2__6_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__6 
       (.I0(\amplitude[3]_i_3__6_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__6 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__6 
       (.I0(\amplitude[4]_i_2__6_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__5_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__6 
       (.I0(\amplitude[7]_i_6__6_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__5 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__6 
       (.I0(\amplitude[5]_i_2__6_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__6_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__6 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__6 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__6_n_0 ),
        .I5(\amplitude[7]_i_6__6_n_0 ),
        .O(\amplitude[5]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__6 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__6 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__5_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__6_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__5 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__6 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__6_n_0 ),
        .I5(\amplitude[7]_i_6__6_n_0 ),
        .O(\amplitude[6]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__6 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__6_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__6_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__6 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__6_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__6_n_0 ),
        .I4(\amplitude[7]_i_7__6_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__6 
       (.I0(\amplitude[7]_i_8__6_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__6_n_0 ),
        .O(\amplitude[7]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__6 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__6 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__6 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__6 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__6_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__6 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__6 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__5_n_0 ),
        .O(\amplitude[7]_i_9__6_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__6_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__6 
       (.I0(\count_reg[0]_i_14__6_n_6 ),
        .I1(\count_reg[0]_i_14__6_n_5 ),
        .O(\count[0]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__6 
       (.I0(\count_reg[0]_i_19__6_n_7 ),
        .I1(\count_reg[0]_i_19__6_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__6_n_5 ),
        .I4(\count_reg[0]_i_19__6_n_4 ),
        .I5(\count_reg[0]_i_15__6_n_7 ),
        .O(\count[0]_i_11__6_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__18 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__6 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__6_n_0 ),
        .O(\count[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__6 
       (.I0(\count[0]_i_6__6_n_0 ),
        .I1(\count[0]_i_7__6_n_0 ),
        .I2(\count[0]_i_8__6_n_0 ),
        .I3(\count[0]_i_9__6_n_0 ),
        .I4(\count[0]_i_10__6_n_0 ),
        .I5(\count[0]_i_11__6_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__6 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__6 
       (.I0(\count_reg[0]_i_12__6_n_4 ),
        .I1(\count_reg[0]_i_13__6_n_7 ),
        .I2(\count_reg[0]_i_13__6_n_6 ),
        .I3(\count_reg[0]_i_13__6_n_5 ),
        .I4(\count_reg[0]_i_13__6_n_4 ),
        .I5(\count_reg[0]_i_14__6_n_7 ),
        .O(\count[0]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__6 
       (.I0(\count_reg[0]_i_15__6_n_6 ),
        .I1(\count_reg[0]_i_15__6_n_5 ),
        .I2(\count_reg[0]_i_15__6_n_4 ),
        .I3(\count_reg[0]_i_16__6_n_7 ),
        .I4(\count_reg[0]_i_16__6_n_6 ),
        .I5(\count_reg[0]_i_16__6_n_5 ),
        .O(\count[0]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__6 
       (.I0(\count_reg[0]_i_17__6_n_6 ),
        .I1(\count_reg[0]_i_17__6_n_5 ),
        .I2(\count_reg[0]_i_17__6_n_4 ),
        .I3(\count_reg[0]_i_12__6_n_7 ),
        .I4(\count_reg[0]_i_12__6_n_6 ),
        .I5(\count_reg[0]_i_12__6_n_5 ),
        .O(\count[0]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__6 
       (.I0(\count_reg[0]_i_16__6_n_4 ),
        .I1(\count_reg[0]_i_18__6_n_7 ),
        .I2(\count_reg[0]_i_18__6_n_6 ),
        .I3(\count_reg[0]_i_18__6_n_5 ),
        .I4(\count_reg[0]_i_18__6_n_4 ),
        .I5(\count_reg[0]_i_17__6_n_7 ),
        .O(\count[0]_i_9__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__6 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__6_n_0 ),
        .O(\count[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__6 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__6_n_0 ),
        .O(\count[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__6 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__6_n_0 ),
        .O(\count[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__6 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__6_n_0 ),
        .O(\count[4]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__6 
       (.I0(\count[5]_i_2__6_n_0 ),
        .I1(\count[6]_i_5__6_n_0 ),
        .O(\count[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__6 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__6 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__6_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__6 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__6_n_0 ),
        .O(\count[6]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__6 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__6_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__5 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__6 
       (.I0(\amplitude[7]_i_4__6_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__6_n_0 ),
        .O(\count[6]_i_5__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[0]_i_1__6_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[0]_i_3__6_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[0]_i_12__6 
       (.CI(\count_reg[0]_i_17__6_n_0 ),
        .CO({\count_reg[0]_i_12__6_n_0 ,\count_reg[0]_i_12__6_n_1 ,\count_reg[0]_i_12__6_n_2 ,\count_reg[0]_i_12__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__6_n_4 ,\count_reg[0]_i_12__6_n_5 ,\count_reg[0]_i_12__6_n_6 ,\count_reg[0]_i_12__6_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__6 
       (.CI(\count_reg[0]_i_12__6_n_0 ),
        .CO({\count_reg[0]_i_13__6_n_0 ,\count_reg[0]_i_13__6_n_1 ,\count_reg[0]_i_13__6_n_2 ,\count_reg[0]_i_13__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__6_n_4 ,\count_reg[0]_i_13__6_n_5 ,\count_reg[0]_i_13__6_n_6 ,\count_reg[0]_i_13__6_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__6 
       (.CI(\count_reg[0]_i_13__6_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__6_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__6_n_2 ,\count_reg[0]_i_14__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__6_O_UNCONNECTED [3],\count_reg[0]_i_14__6_n_5 ,\count_reg[0]_i_14__6_n_6 ,\count_reg[0]_i_14__6_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__6 
       (.CI(\count_reg[0]_i_19__6_n_0 ),
        .CO({\count_reg[0]_i_15__6_n_0 ,\count_reg[0]_i_15__6_n_1 ,\count_reg[0]_i_15__6_n_2 ,\count_reg[0]_i_15__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__6_n_4 ,\count_reg[0]_i_15__6_n_5 ,\count_reg[0]_i_15__6_n_6 ,\count_reg[0]_i_15__6_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__6 
       (.CI(\count_reg[0]_i_15__6_n_0 ),
        .CO({\count_reg[0]_i_16__6_n_0 ,\count_reg[0]_i_16__6_n_1 ,\count_reg[0]_i_16__6_n_2 ,\count_reg[0]_i_16__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__6_n_4 ,\count_reg[0]_i_16__6_n_5 ,\count_reg[0]_i_16__6_n_6 ,\count_reg[0]_i_16__6_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__6 
       (.CI(\count_reg[0]_i_18__6_n_0 ),
        .CO({\count_reg[0]_i_17__6_n_0 ,\count_reg[0]_i_17__6_n_1 ,\count_reg[0]_i_17__6_n_2 ,\count_reg[0]_i_17__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__6_n_4 ,\count_reg[0]_i_17__6_n_5 ,\count_reg[0]_i_17__6_n_6 ,\count_reg[0]_i_17__6_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__6 
       (.CI(\count_reg[0]_i_16__6_n_0 ),
        .CO({\count_reg[0]_i_18__6_n_0 ,\count_reg[0]_i_18__6_n_1 ,\count_reg[0]_i_18__6_n_2 ,\count_reg[0]_i_18__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__6_n_4 ,\count_reg[0]_i_18__6_n_5 ,\count_reg[0]_i_18__6_n_6 ,\count_reg[0]_i_18__6_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__6 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__6_n_0 ,\count_reg[0]_i_19__6_n_1 ,\count_reg[0]_i_19__6_n_2 ,\count_reg[0]_i_19__6_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__6_n_4 ,\count_reg[0]_i_19__6_n_5 ,\count_reg[0]_i_19__6_n_6 ,\count_reg[0]_i_19__6_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__6 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__6_n_0 ,\count_reg[0]_i_3__6_n_1 ,\count_reg[0]_i_3__6_n_2 ,\count_reg[0]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__6_n_4 ,\count_reg[0]_i_3__6_n_5 ,\count_reg[0]_i_3__6_n_6 ,\count_reg[0]_i_3__6_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[8]_i_1__6_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[8]_i_1__6_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[12]_i_1__6_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[12]_i_1__6 
       (.CI(\count_reg[8]_i_1__6_n_0 ),
        .CO({\count_reg[12]_i_1__6_n_0 ,\count_reg[12]_i_1__6_n_1 ,\count_reg[12]_i_1__6_n_2 ,\count_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__6_n_4 ,\count_reg[12]_i_1__6_n_5 ,\count_reg[12]_i_1__6_n_6 ,\count_reg[12]_i_1__6_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[12]_i_1__6_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[12]_i_1__6_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[12]_i_1__6_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[16]_i_1__6_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[16]_i_1__6 
       (.CI(\count_reg[12]_i_1__6_n_0 ),
        .CO({\count_reg[16]_i_1__6_n_0 ,\count_reg[16]_i_1__6_n_1 ,\count_reg[16]_i_1__6_n_2 ,\count_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__6_n_4 ,\count_reg[16]_i_1__6_n_5 ,\count_reg[16]_i_1__6_n_6 ,\count_reg[16]_i_1__6_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[16]_i_1__6_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[16]_i_1__6_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[16]_i_1__6_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[1]_i_1__6_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[0]_i_3__6_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[20]_i_1__6_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[20]_i_1__6 
       (.CI(\count_reg[16]_i_1__6_n_0 ),
        .CO({\count_reg[20]_i_1__6_n_0 ,\count_reg[20]_i_1__6_n_1 ,\count_reg[20]_i_1__6_n_2 ,\count_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__6_n_4 ,\count_reg[20]_i_1__6_n_5 ,\count_reg[20]_i_1__6_n_6 ,\count_reg[20]_i_1__6_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[20]_i_1__6_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[20]_i_1__6_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[20]_i_1__6_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[24]_i_1__6_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[24]_i_1__6 
       (.CI(\count_reg[20]_i_1__6_n_0 ),
        .CO({\count_reg[24]_i_1__6_n_0 ,\count_reg[24]_i_1__6_n_1 ,\count_reg[24]_i_1__6_n_2 ,\count_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__6_n_4 ,\count_reg[24]_i_1__6_n_5 ,\count_reg[24]_i_1__6_n_6 ,\count_reg[24]_i_1__6_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[24]_i_1__6_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[24]_i_1__6_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[24]_i_1__6_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[28]_i_1__6_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[28]_i_1__6 
       (.CI(\count_reg[24]_i_1__6_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__6_CO_UNCONNECTED [3],\count_reg[28]_i_1__6_n_1 ,\count_reg[28]_i_1__6_n_2 ,\count_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__6_n_4 ,\count_reg[28]_i_1__6_n_5 ,\count_reg[28]_i_1__6_n_6 ,\count_reg[28]_i_1__6_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[28]_i_1__6_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[2]_i_1__6_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[0]_i_3__6_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[28]_i_1__6_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[28]_i_1__6_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[3]_i_1__6_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[0]_i_3__6_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[4]_i_1__6_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[4]_i_1__6_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[4]_i_1__6 
       (.CI(\count_reg[0]_i_3__6_n_0 ),
        .CO({\count_reg[4]_i_1__6_n_0 ,\count_reg[4]_i_1__6_n_1 ,\count_reg[4]_i_1__6_n_2 ,\count_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__6_n_4 ,\count_reg[4]_i_1__6_n_5 ,\count_reg[4]_i_1__6_n_6 ,\count_reg[4]_i_1__6_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[5]_i_1__6_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[4]_i_1__6_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__6_n_0 ),
        .D(\count[6]_i_2__6_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[4]_i_1__6_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[4]_i_1__6_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[8]_i_1__6_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__18_n_0 ));
  CARRY4 \count_reg[8]_i_1__6 
       (.CI(\count_reg[4]_i_1__6_n_0 ),
        .CO({\count_reg[8]_i_1__6_n_0 ,\count_reg[8]_i_1__6_n_1 ,\count_reg[8]_i_1__6_n_2 ,\count_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__6_n_4 ,\count_reg[8]_i_1__6_n_5 ,\count_reg[8]_i_1__6_n_6 ,\count_reg[8]_i_1__6_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_6),
        .D(\count_reg[8]_i_1__6_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__6
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__6
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__6_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__6_n_0),
        .I4(state1_carry_i_5__6_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__6
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__6_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15 multipy_signal
       (.A(A),
        .O(O),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\mixedSigInt[11]_i_6 (\mixedSigInt[11]_i_6 ),
        .\mixedSigInt[11]_i_6_0 (\mixedSigInt[11]_i_6_0 ),
        .\mixedSigInt[11]_i_6_1 (\mixedSigInt[11]_i_6_1 ),
        .\mixedSigInt_reg[11] (\mixedSigInt_reg[11] ),
        .\mixedSigInt_reg[11]_0 (\mixedSigInt_reg[11]_0 ),
        .\mixedSigInt_reg[11]_1 (\mixedSigInt_reg[11]_1 ),
        .\mixedSigInt_reg[11]_2 (\mixedSigInt_reg[11]_2 ),
        .\mixedSigInt_reg[11]_i_14 (\mixedSigInt_reg[11]_i_14 ),
        .\mixedSigInt_reg[11]_i_14_0 (\mixedSigInt_reg[11]_i_14_0 ),
        .\mixedSigInt_reg[11]_i_14_1 (\mixedSigInt_reg[11]_i_14_1 ),
        .\mixedSigInt_reg[11]_i_14_2 (\mixedSigInt_reg[11]_i_14_2 ),
        .\mixedSigInt_reg[11]_i_15 (\mixedSigInt_reg[11]_i_15 ),
        .\mixedSigInt_reg[15] (\mixedSigInt_reg[15] ),
        .\mixedSigInt_reg[15]_i_14 (\mixedSigInt_reg[15]_i_14 ),
        .\mixedSigInt_reg[15]_i_14_0 (\mixedSigInt_reg[15]_i_14_0 ),
        .\mixedSigInt_reg[15]_i_14_1 (\mixedSigInt_reg[15]_i_14_1 ),
        .\mixedSigInt_reg[15]_i_14_2 (\mixedSigInt_reg[15]_i_14_2 ),
        .\mixedSigInt_reg[15]_i_15 (\mixedSigInt_reg[15]_i_15 ),
        .\mixedSigInt_reg[15]_i_15_0 (\mixedSigInt_reg[15]_i_15_0 ),
        .\mixedSigInt_reg[19]_i_11 (\mixedSigInt_reg[19]_i_11 ),
        .\mixedSigInt_reg[19]_i_11_0 (\mixedSigInt_reg[19]_i_11_0 ),
        .\mixedSigInt_reg[7] (\mixedSigInt_reg[7] ),
        .\mixedSigInt_reg[7]_0 (\mixedSigInt_reg[7]_0 ),
        .\mixedSigInt_reg[7]_1 (\mixedSigInt_reg[7]_1 ),
        .\mixedSigInt_reg[7]_i_23 (\mixedSigInt_reg[7]_i_23 ),
        .\mixedSigInt_reg[7]_i_23_0 (\mixedSigInt_reg[7]_i_23_0 ),
        .\mixedSigInt_reg[7]_i_24 (\mixedSigInt_reg[7]_i_24 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__6
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__6_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__6_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__6_n_0,state1_carry_i_2__6_n_0,state1_carry_i_3__6_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__6
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__6
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__6_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__6_n_0),
        .I4(state1_carry_i_5__6_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__6
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__6
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__6
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__6_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__6_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_16
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \bl.DSP48E_2_2 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \mixedSigInt_reg[19]_i_16 ,
    \mixedSigInt_reg[19]_i_16_0 ,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_5,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_2 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]\mixedSigInt_reg[19]_i_16 ;
  input [1:0]\mixedSigInt_reg[19]_i_16_0 ;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_5;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__5_n_0 ;
  wire \FSM_sequential_state[1]_i_1__5_n_0 ;
  wire \FSM_sequential_state[1]_i_2__5_n_0 ;
  wire \FSM_sequential_state[1]_i_3__5_n_0 ;
  wire \FSM_sequential_state[1]_i_4__5_n_0 ;
  wire \FSM_sequential_state[1]_i_5__5_n_0 ;
  wire \FSM_sequential_state[1]_i_6__5_n_0 ;
  wire \FSM_sequential_state[1]_i_7__5_n_0 ;
  wire \FSM_sequential_state[1]_i_8__5_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__5_n_0;
  wire amplitude0_carry_i_2__5_n_0;
  wire amplitude0_carry_i_3__5_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__5_n_0 ;
  wire \amplitude[0]_i_3__4_n_0 ;
  wire \amplitude[1]_i_2__5_n_0 ;
  wire \amplitude[1]_i_3__5_n_0 ;
  wire \amplitude[2]_i_2__5_n_0 ;
  wire \amplitude[2]_i_3__5_n_0 ;
  wire \amplitude[3]_i_2__5_n_0 ;
  wire \amplitude[3]_i_3__5_n_0 ;
  wire \amplitude[4]_i_2__5_n_0 ;
  wire \amplitude[4]_i_3__4_n_0 ;
  wire \amplitude[5]_i_2__5_n_0 ;
  wire \amplitude[5]_i_3__5_n_0 ;
  wire \amplitude[5]_i_4__5_n_0 ;
  wire \amplitude[6]_i_2__4_n_0 ;
  wire \amplitude[6]_i_3__5_n_0 ;
  wire \amplitude[7]_i_1__5_n_0 ;
  wire \amplitude[7]_i_3__5_n_0 ;
  wire \amplitude[7]_i_4__5_n_0 ;
  wire \amplitude[7]_i_5__5_n_0 ;
  wire \amplitude[7]_i_6__5_n_0 ;
  wire \amplitude[7]_i_7__5_n_0 ;
  wire \amplitude[7]_i_8__5_n_0 ;
  wire \amplitude[7]_i_9__5_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire count02_out_5;
  wire count0__0;
  wire \count[0]_i_10__5_n_0 ;
  wire \count[0]_i_11__5_n_0 ;
  wire \count[0]_i_1__17_n_0 ;
  wire \count[0]_i_1__5_n_0 ;
  wire \count[0]_i_5__5_n_0 ;
  wire \count[0]_i_6__5_n_0 ;
  wire \count[0]_i_7__5_n_0 ;
  wire \count[0]_i_8__5_n_0 ;
  wire \count[0]_i_9__5_n_0 ;
  wire \count[1]_i_1__5_n_0 ;
  wire \count[2]_i_1__5_n_0 ;
  wire \count[3]_i_1__5_n_0 ;
  wire \count[4]_i_1__5_n_0 ;
  wire \count[5]_i_1__5_n_0 ;
  wire \count[5]_i_2__5_n_0 ;
  wire \count[6]_i_1__5_n_0 ;
  wire \count[6]_i_2__5_n_0 ;
  wire \count[6]_i_3__5_n_0 ;
  wire \count[6]_i_4__4_n_0 ;
  wire \count[6]_i_5__5_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__5_n_0 ;
  wire \count_reg[0]_i_12__5_n_1 ;
  wire \count_reg[0]_i_12__5_n_2 ;
  wire \count_reg[0]_i_12__5_n_3 ;
  wire \count_reg[0]_i_12__5_n_4 ;
  wire \count_reg[0]_i_12__5_n_5 ;
  wire \count_reg[0]_i_12__5_n_6 ;
  wire \count_reg[0]_i_12__5_n_7 ;
  wire \count_reg[0]_i_13__5_n_0 ;
  wire \count_reg[0]_i_13__5_n_1 ;
  wire \count_reg[0]_i_13__5_n_2 ;
  wire \count_reg[0]_i_13__5_n_3 ;
  wire \count_reg[0]_i_13__5_n_4 ;
  wire \count_reg[0]_i_13__5_n_5 ;
  wire \count_reg[0]_i_13__5_n_6 ;
  wire \count_reg[0]_i_13__5_n_7 ;
  wire \count_reg[0]_i_14__5_n_2 ;
  wire \count_reg[0]_i_14__5_n_3 ;
  wire \count_reg[0]_i_14__5_n_5 ;
  wire \count_reg[0]_i_14__5_n_6 ;
  wire \count_reg[0]_i_14__5_n_7 ;
  wire \count_reg[0]_i_15__5_n_0 ;
  wire \count_reg[0]_i_15__5_n_1 ;
  wire \count_reg[0]_i_15__5_n_2 ;
  wire \count_reg[0]_i_15__5_n_3 ;
  wire \count_reg[0]_i_15__5_n_4 ;
  wire \count_reg[0]_i_15__5_n_5 ;
  wire \count_reg[0]_i_15__5_n_6 ;
  wire \count_reg[0]_i_15__5_n_7 ;
  wire \count_reg[0]_i_16__5_n_0 ;
  wire \count_reg[0]_i_16__5_n_1 ;
  wire \count_reg[0]_i_16__5_n_2 ;
  wire \count_reg[0]_i_16__5_n_3 ;
  wire \count_reg[0]_i_16__5_n_4 ;
  wire \count_reg[0]_i_16__5_n_5 ;
  wire \count_reg[0]_i_16__5_n_6 ;
  wire \count_reg[0]_i_16__5_n_7 ;
  wire \count_reg[0]_i_17__5_n_0 ;
  wire \count_reg[0]_i_17__5_n_1 ;
  wire \count_reg[0]_i_17__5_n_2 ;
  wire \count_reg[0]_i_17__5_n_3 ;
  wire \count_reg[0]_i_17__5_n_4 ;
  wire \count_reg[0]_i_17__5_n_5 ;
  wire \count_reg[0]_i_17__5_n_6 ;
  wire \count_reg[0]_i_17__5_n_7 ;
  wire \count_reg[0]_i_18__5_n_0 ;
  wire \count_reg[0]_i_18__5_n_1 ;
  wire \count_reg[0]_i_18__5_n_2 ;
  wire \count_reg[0]_i_18__5_n_3 ;
  wire \count_reg[0]_i_18__5_n_4 ;
  wire \count_reg[0]_i_18__5_n_5 ;
  wire \count_reg[0]_i_18__5_n_6 ;
  wire \count_reg[0]_i_18__5_n_7 ;
  wire \count_reg[0]_i_19__5_n_0 ;
  wire \count_reg[0]_i_19__5_n_1 ;
  wire \count_reg[0]_i_19__5_n_2 ;
  wire \count_reg[0]_i_19__5_n_3 ;
  wire \count_reg[0]_i_19__5_n_4 ;
  wire \count_reg[0]_i_19__5_n_5 ;
  wire \count_reg[0]_i_19__5_n_6 ;
  wire \count_reg[0]_i_19__5_n_7 ;
  wire \count_reg[0]_i_3__5_n_0 ;
  wire \count_reg[0]_i_3__5_n_1 ;
  wire \count_reg[0]_i_3__5_n_2 ;
  wire \count_reg[0]_i_3__5_n_3 ;
  wire \count_reg[0]_i_3__5_n_4 ;
  wire \count_reg[0]_i_3__5_n_5 ;
  wire \count_reg[0]_i_3__5_n_6 ;
  wire \count_reg[0]_i_3__5_n_7 ;
  wire \count_reg[12]_i_1__5_n_0 ;
  wire \count_reg[12]_i_1__5_n_1 ;
  wire \count_reg[12]_i_1__5_n_2 ;
  wire \count_reg[12]_i_1__5_n_3 ;
  wire \count_reg[12]_i_1__5_n_4 ;
  wire \count_reg[12]_i_1__5_n_5 ;
  wire \count_reg[12]_i_1__5_n_6 ;
  wire \count_reg[12]_i_1__5_n_7 ;
  wire \count_reg[16]_i_1__5_n_0 ;
  wire \count_reg[16]_i_1__5_n_1 ;
  wire \count_reg[16]_i_1__5_n_2 ;
  wire \count_reg[16]_i_1__5_n_3 ;
  wire \count_reg[16]_i_1__5_n_4 ;
  wire \count_reg[16]_i_1__5_n_5 ;
  wire \count_reg[16]_i_1__5_n_6 ;
  wire \count_reg[16]_i_1__5_n_7 ;
  wire \count_reg[20]_i_1__5_n_0 ;
  wire \count_reg[20]_i_1__5_n_1 ;
  wire \count_reg[20]_i_1__5_n_2 ;
  wire \count_reg[20]_i_1__5_n_3 ;
  wire \count_reg[20]_i_1__5_n_4 ;
  wire \count_reg[20]_i_1__5_n_5 ;
  wire \count_reg[20]_i_1__5_n_6 ;
  wire \count_reg[20]_i_1__5_n_7 ;
  wire \count_reg[24]_i_1__5_n_0 ;
  wire \count_reg[24]_i_1__5_n_1 ;
  wire \count_reg[24]_i_1__5_n_2 ;
  wire \count_reg[24]_i_1__5_n_3 ;
  wire \count_reg[24]_i_1__5_n_4 ;
  wire \count_reg[24]_i_1__5_n_5 ;
  wire \count_reg[24]_i_1__5_n_6 ;
  wire \count_reg[24]_i_1__5_n_7 ;
  wire \count_reg[28]_i_1__5_n_1 ;
  wire \count_reg[28]_i_1__5_n_2 ;
  wire \count_reg[28]_i_1__5_n_3 ;
  wire \count_reg[28]_i_1__5_n_4 ;
  wire \count_reg[28]_i_1__5_n_5 ;
  wire \count_reg[28]_i_1__5_n_6 ;
  wire \count_reg[28]_i_1__5_n_7 ;
  wire \count_reg[4]_i_1__5_n_0 ;
  wire \count_reg[4]_i_1__5_n_1 ;
  wire \count_reg[4]_i_1__5_n_2 ;
  wire \count_reg[4]_i_1__5_n_3 ;
  wire \count_reg[4]_i_1__5_n_4 ;
  wire \count_reg[4]_i_1__5_n_5 ;
  wire \count_reg[4]_i_1__5_n_6 ;
  wire \count_reg[4]_i_1__5_n_7 ;
  wire \count_reg[8]_i_1__5_n_0 ;
  wire \count_reg[8]_i_1__5_n_1 ;
  wire \count_reg[8]_i_1__5_n_2 ;
  wire \count_reg[8]_i_1__5_n_3 ;
  wire \count_reg[8]_i_1__5_n_4 ;
  wire \count_reg[8]_i_1__5_n_5 ;
  wire \count_reg[8]_i_1__5_n_6 ;
  wire \count_reg[8]_i_1__5_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_3__5_n_0;
  wire [1:0]\mixedSigInt_reg[19]_i_16 ;
  wire [1:0]\mixedSigInt_reg[19]_i_16_0 ;
  wire nextIncSig_i_1__5_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__5_n_0;
  wire state1_carry_i_2__5_n_0;
  wire state1_carry_i_3__5_n_0;
  wire state1_carry_i_4__5_n_0;
  wire state1_carry_i_5__5_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__5_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__5_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__5_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__5_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__5_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__5 
       (.I0(\FSM_sequential_state[1]_i_4__5_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__5_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__5_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__5 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__5 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__5 
       (.I0(\FSM_sequential_state[1]_i_7__5_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__5_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__5 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__5 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__5_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__5_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_2 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_2 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__5_n_0,amplitude0_carry_i_2__5_n_0,amplitude0_carry_i_3__5_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__5
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__4_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__5
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__5_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__5_n_0),
        .I4(state1_carry_i_5__5_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__5
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__5 
       (.I0(\amplitude[0]_i_2__5_n_0 ),
        .I1(\amplitude[0]_i_3__4_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__5 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__4 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__5 
       (.I0(\amplitude[7]_i_6__5_n_0 ),
        .I1(\amplitude[1]_i_2__5_n_0 ),
        .I2(\amplitude[1]_i_3__5_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__5 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__5 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__5 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__5_n_0 ),
        .I4(\amplitude[2]_i_2__5_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__5 
       (.I0(\amplitude[2]_i_3__5_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__5 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__5 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__5_n_0 ),
        .I5(\amplitude[3]_i_2__5_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__5 
       (.I0(\amplitude[3]_i_3__5_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__5 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__5 
       (.I0(\amplitude[4]_i_2__5_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__4_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__5 
       (.I0(\amplitude[7]_i_6__5_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__4 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__5 
       (.I0(\amplitude[5]_i_2__5_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__5_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__5 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__5 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__5_n_0 ),
        .I5(\amplitude[7]_i_6__5_n_0 ),
        .O(\amplitude[5]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__5 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__5 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__4_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__5_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__4 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__5 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__5_n_0 ),
        .I5(\amplitude[7]_i_6__5_n_0 ),
        .O(\amplitude[6]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__5 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__5_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__5_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__5 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__5_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__5_n_0 ),
        .I4(\amplitude[7]_i_7__5_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__5 
       (.I0(\amplitude[7]_i_8__5_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__5_n_0 ),
        .O(\amplitude[7]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__5 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__5 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__5 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__5 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__5_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__5 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__5 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__4_n_0 ),
        .O(\amplitude[7]_i_9__5_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__5_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__5 
       (.I0(\count_reg[0]_i_14__5_n_6 ),
        .I1(\count_reg[0]_i_14__5_n_5 ),
        .O(\count[0]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__5 
       (.I0(\count_reg[0]_i_19__5_n_7 ),
        .I1(\count_reg[0]_i_19__5_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__5_n_5 ),
        .I4(\count_reg[0]_i_19__5_n_4 ),
        .I5(\count_reg[0]_i_15__5_n_7 ),
        .O(\count[0]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__17 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__5 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__5_n_0 ),
        .O(\count[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__5 
       (.I0(\count[0]_i_6__5_n_0 ),
        .I1(\count[0]_i_7__5_n_0 ),
        .I2(\count[0]_i_8__5_n_0 ),
        .I3(\count[0]_i_9__5_n_0 ),
        .I4(\count[0]_i_10__5_n_0 ),
        .I5(\count[0]_i_11__5_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__5 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__5 
       (.I0(\count_reg[0]_i_12__5_n_4 ),
        .I1(\count_reg[0]_i_13__5_n_7 ),
        .I2(\count_reg[0]_i_13__5_n_6 ),
        .I3(\count_reg[0]_i_13__5_n_5 ),
        .I4(\count_reg[0]_i_13__5_n_4 ),
        .I5(\count_reg[0]_i_14__5_n_7 ),
        .O(\count[0]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__5 
       (.I0(\count_reg[0]_i_15__5_n_6 ),
        .I1(\count_reg[0]_i_15__5_n_5 ),
        .I2(\count_reg[0]_i_15__5_n_4 ),
        .I3(\count_reg[0]_i_16__5_n_7 ),
        .I4(\count_reg[0]_i_16__5_n_6 ),
        .I5(\count_reg[0]_i_16__5_n_5 ),
        .O(\count[0]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__5 
       (.I0(\count_reg[0]_i_17__5_n_6 ),
        .I1(\count_reg[0]_i_17__5_n_5 ),
        .I2(\count_reg[0]_i_17__5_n_4 ),
        .I3(\count_reg[0]_i_12__5_n_7 ),
        .I4(\count_reg[0]_i_12__5_n_6 ),
        .I5(\count_reg[0]_i_12__5_n_5 ),
        .O(\count[0]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__5 
       (.I0(\count_reg[0]_i_16__5_n_4 ),
        .I1(\count_reg[0]_i_18__5_n_7 ),
        .I2(\count_reg[0]_i_18__5_n_6 ),
        .I3(\count_reg[0]_i_18__5_n_5 ),
        .I4(\count_reg[0]_i_18__5_n_4 ),
        .I5(\count_reg[0]_i_17__5_n_7 ),
        .O(\count[0]_i_9__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__5 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__5_n_0 ),
        .O(\count[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__5 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__5_n_0 ),
        .O(\count[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__5 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__5_n_0 ),
        .O(\count[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__5 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__5_n_0 ),
        .O(\count[4]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__5 
       (.I0(\count[5]_i_2__5_n_0 ),
        .I1(\count[6]_i_5__5_n_0 ),
        .O(\count[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__5 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__5 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__5_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__5 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__4_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__5_n_0 ),
        .O(\count[6]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__5 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__5_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__4 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__5 
       (.I0(\amplitude[7]_i_4__5_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__5_n_0 ),
        .O(\count[6]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[0]_i_1__5_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[0]_i_3__5_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[0]_i_12__5 
       (.CI(\count_reg[0]_i_17__5_n_0 ),
        .CO({\count_reg[0]_i_12__5_n_0 ,\count_reg[0]_i_12__5_n_1 ,\count_reg[0]_i_12__5_n_2 ,\count_reg[0]_i_12__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__5_n_4 ,\count_reg[0]_i_12__5_n_5 ,\count_reg[0]_i_12__5_n_6 ,\count_reg[0]_i_12__5_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__5 
       (.CI(\count_reg[0]_i_12__5_n_0 ),
        .CO({\count_reg[0]_i_13__5_n_0 ,\count_reg[0]_i_13__5_n_1 ,\count_reg[0]_i_13__5_n_2 ,\count_reg[0]_i_13__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__5_n_4 ,\count_reg[0]_i_13__5_n_5 ,\count_reg[0]_i_13__5_n_6 ,\count_reg[0]_i_13__5_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__5 
       (.CI(\count_reg[0]_i_13__5_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__5_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__5_n_2 ,\count_reg[0]_i_14__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__5_O_UNCONNECTED [3],\count_reg[0]_i_14__5_n_5 ,\count_reg[0]_i_14__5_n_6 ,\count_reg[0]_i_14__5_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__5 
       (.CI(\count_reg[0]_i_19__5_n_0 ),
        .CO({\count_reg[0]_i_15__5_n_0 ,\count_reg[0]_i_15__5_n_1 ,\count_reg[0]_i_15__5_n_2 ,\count_reg[0]_i_15__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__5_n_4 ,\count_reg[0]_i_15__5_n_5 ,\count_reg[0]_i_15__5_n_6 ,\count_reg[0]_i_15__5_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__5 
       (.CI(\count_reg[0]_i_15__5_n_0 ),
        .CO({\count_reg[0]_i_16__5_n_0 ,\count_reg[0]_i_16__5_n_1 ,\count_reg[0]_i_16__5_n_2 ,\count_reg[0]_i_16__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__5_n_4 ,\count_reg[0]_i_16__5_n_5 ,\count_reg[0]_i_16__5_n_6 ,\count_reg[0]_i_16__5_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__5 
       (.CI(\count_reg[0]_i_18__5_n_0 ),
        .CO({\count_reg[0]_i_17__5_n_0 ,\count_reg[0]_i_17__5_n_1 ,\count_reg[0]_i_17__5_n_2 ,\count_reg[0]_i_17__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__5_n_4 ,\count_reg[0]_i_17__5_n_5 ,\count_reg[0]_i_17__5_n_6 ,\count_reg[0]_i_17__5_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__5 
       (.CI(\count_reg[0]_i_16__5_n_0 ),
        .CO({\count_reg[0]_i_18__5_n_0 ,\count_reg[0]_i_18__5_n_1 ,\count_reg[0]_i_18__5_n_2 ,\count_reg[0]_i_18__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__5_n_4 ,\count_reg[0]_i_18__5_n_5 ,\count_reg[0]_i_18__5_n_6 ,\count_reg[0]_i_18__5_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__5 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__5_n_0 ,\count_reg[0]_i_19__5_n_1 ,\count_reg[0]_i_19__5_n_2 ,\count_reg[0]_i_19__5_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__5_n_4 ,\count_reg[0]_i_19__5_n_5 ,\count_reg[0]_i_19__5_n_6 ,\count_reg[0]_i_19__5_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__5 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__5_n_0 ,\count_reg[0]_i_3__5_n_1 ,\count_reg[0]_i_3__5_n_2 ,\count_reg[0]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__5_n_4 ,\count_reg[0]_i_3__5_n_5 ,\count_reg[0]_i_3__5_n_6 ,\count_reg[0]_i_3__5_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[8]_i_1__5_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[8]_i_1__5_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[12]_i_1__5_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[12]_i_1__5 
       (.CI(\count_reg[8]_i_1__5_n_0 ),
        .CO({\count_reg[12]_i_1__5_n_0 ,\count_reg[12]_i_1__5_n_1 ,\count_reg[12]_i_1__5_n_2 ,\count_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__5_n_4 ,\count_reg[12]_i_1__5_n_5 ,\count_reg[12]_i_1__5_n_6 ,\count_reg[12]_i_1__5_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[12]_i_1__5_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[12]_i_1__5_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[12]_i_1__5_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[16]_i_1__5_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[16]_i_1__5 
       (.CI(\count_reg[12]_i_1__5_n_0 ),
        .CO({\count_reg[16]_i_1__5_n_0 ,\count_reg[16]_i_1__5_n_1 ,\count_reg[16]_i_1__5_n_2 ,\count_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__5_n_4 ,\count_reg[16]_i_1__5_n_5 ,\count_reg[16]_i_1__5_n_6 ,\count_reg[16]_i_1__5_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[16]_i_1__5_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[16]_i_1__5_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[16]_i_1__5_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[1]_i_1__5_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[0]_i_3__5_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[20]_i_1__5_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[20]_i_1__5 
       (.CI(\count_reg[16]_i_1__5_n_0 ),
        .CO({\count_reg[20]_i_1__5_n_0 ,\count_reg[20]_i_1__5_n_1 ,\count_reg[20]_i_1__5_n_2 ,\count_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__5_n_4 ,\count_reg[20]_i_1__5_n_5 ,\count_reg[20]_i_1__5_n_6 ,\count_reg[20]_i_1__5_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[20]_i_1__5_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[20]_i_1__5_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[20]_i_1__5_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[24]_i_1__5_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[24]_i_1__5 
       (.CI(\count_reg[20]_i_1__5_n_0 ),
        .CO({\count_reg[24]_i_1__5_n_0 ,\count_reg[24]_i_1__5_n_1 ,\count_reg[24]_i_1__5_n_2 ,\count_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__5_n_4 ,\count_reg[24]_i_1__5_n_5 ,\count_reg[24]_i_1__5_n_6 ,\count_reg[24]_i_1__5_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[24]_i_1__5_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[24]_i_1__5_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[24]_i_1__5_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[28]_i_1__5_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[28]_i_1__5 
       (.CI(\count_reg[24]_i_1__5_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__5_CO_UNCONNECTED [3],\count_reg[28]_i_1__5_n_1 ,\count_reg[28]_i_1__5_n_2 ,\count_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__5_n_4 ,\count_reg[28]_i_1__5_n_5 ,\count_reg[28]_i_1__5_n_6 ,\count_reg[28]_i_1__5_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[28]_i_1__5_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[2]_i_1__5_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[0]_i_3__5_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[28]_i_1__5_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[28]_i_1__5_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[3]_i_1__5_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[0]_i_3__5_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[4]_i_1__5_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[4]_i_1__5_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[4]_i_1__5 
       (.CI(\count_reg[0]_i_3__5_n_0 ),
        .CO({\count_reg[4]_i_1__5_n_0 ,\count_reg[4]_i_1__5_n_1 ,\count_reg[4]_i_1__5_n_2 ,\count_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__5_n_4 ,\count_reg[4]_i_1__5_n_5 ,\count_reg[4]_i_1__5_n_6 ,\count_reg[4]_i_1__5_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[5]_i_1__5_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[4]_i_1__5_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__5_n_0 ),
        .D(\count[6]_i_2__5_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[4]_i_1__5_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[4]_i_1__5_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[8]_i_1__5_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__17_n_0 ));
  CARRY4 \count_reg[8]_i_1__5 
       (.CI(\count_reg[4]_i_1__5_n_0 ),
        .CO({\count_reg[8]_i_1__5_n_0 ,\count_reg[8]_i_1__5_n_1 ,\count_reg[8]_i_1__5_n_2 ,\count_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__5_n_4 ,\count_reg[8]_i_1__5_n_5 ,\count_reg[8]_i_1__5_n_6 ,\count_reg[8]_i_1__5_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_5),
        .D(\count_reg[8]_i_1__5_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__5
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__4_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__5
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__5_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__5_n_0),
        .I4(state1_carry_i_5__5_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__5
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__5_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_3 (\bl.DSP48E_2_2 ),
        .\mixedSigInt_reg[19]_i_16 (\mixedSigInt_reg[19]_i_16 ),
        .\mixedSigInt_reg[19]_i_16_0 (\mixedSigInt_reg[19]_i_16_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__5
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__5_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__5_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__5_n_0,state1_carry_i_2__5_n_0,state1_carry_i_3__5_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__5
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__4_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__5
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__5_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__5_n_0),
        .I4(state1_carry_i_5__5_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__5
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__5
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__5
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__5_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__5_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_21
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    s_axi_aclk,
    \bl.DSP48E_2_0 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_4,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  input s_axi_aclk;
  input \bl.DSP48E_2_0 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_4;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__4_n_0 ;
  wire \FSM_sequential_state[1]_i_1__4_n_0 ;
  wire \FSM_sequential_state[1]_i_2__4_n_0 ;
  wire \FSM_sequential_state[1]_i_3__4_n_0 ;
  wire \FSM_sequential_state[1]_i_4__4_n_0 ;
  wire \FSM_sequential_state[1]_i_5__4_n_0 ;
  wire \FSM_sequential_state[1]_i_6__4_n_0 ;
  wire \FSM_sequential_state[1]_i_7__4_n_0 ;
  wire \FSM_sequential_state[1]_i_8__4_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__4_n_0;
  wire amplitude0_carry_i_2__4_n_0;
  wire amplitude0_carry_i_3__4_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__4_n_0 ;
  wire \amplitude[0]_i_3__3_n_0 ;
  wire \amplitude[1]_i_2__4_n_0 ;
  wire \amplitude[1]_i_3__4_n_0 ;
  wire \amplitude[2]_i_2__4_n_0 ;
  wire \amplitude[2]_i_3__4_n_0 ;
  wire \amplitude[3]_i_2__4_n_0 ;
  wire \amplitude[3]_i_3__4_n_0 ;
  wire \amplitude[4]_i_2__4_n_0 ;
  wire \amplitude[4]_i_3__3_n_0 ;
  wire \amplitude[5]_i_2__4_n_0 ;
  wire \amplitude[5]_i_3__4_n_0 ;
  wire \amplitude[5]_i_4__4_n_0 ;
  wire \amplitude[6]_i_2__3_n_0 ;
  wire \amplitude[6]_i_3__4_n_0 ;
  wire \amplitude[7]_i_1__4_n_0 ;
  wire \amplitude[7]_i_3__4_n_0 ;
  wire \amplitude[7]_i_4__4_n_0 ;
  wire \amplitude[7]_i_5__4_n_0 ;
  wire \amplitude[7]_i_6__4_n_0 ;
  wire \amplitude[7]_i_7__4_n_0 ;
  wire \amplitude[7]_i_8__4_n_0 ;
  wire \amplitude[7]_i_9__4_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire count02_out_4;
  wire count0__0;
  wire \count[0]_i_10__4_n_0 ;
  wire \count[0]_i_11__4_n_0 ;
  wire \count[0]_i_1__16_n_0 ;
  wire \count[0]_i_1__4_n_0 ;
  wire \count[0]_i_5__4_n_0 ;
  wire \count[0]_i_6__4_n_0 ;
  wire \count[0]_i_7__4_n_0 ;
  wire \count[0]_i_8__4_n_0 ;
  wire \count[0]_i_9__4_n_0 ;
  wire \count[1]_i_1__4_n_0 ;
  wire \count[2]_i_1__4_n_0 ;
  wire \count[3]_i_1__4_n_0 ;
  wire \count[4]_i_1__4_n_0 ;
  wire \count[5]_i_1__4_n_0 ;
  wire \count[5]_i_2__4_n_0 ;
  wire \count[6]_i_1__4_n_0 ;
  wire \count[6]_i_2__4_n_0 ;
  wire \count[6]_i_3__4_n_0 ;
  wire \count[6]_i_4__3_n_0 ;
  wire \count[6]_i_5__4_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__4_n_0 ;
  wire \count_reg[0]_i_12__4_n_1 ;
  wire \count_reg[0]_i_12__4_n_2 ;
  wire \count_reg[0]_i_12__4_n_3 ;
  wire \count_reg[0]_i_12__4_n_4 ;
  wire \count_reg[0]_i_12__4_n_5 ;
  wire \count_reg[0]_i_12__4_n_6 ;
  wire \count_reg[0]_i_12__4_n_7 ;
  wire \count_reg[0]_i_13__4_n_0 ;
  wire \count_reg[0]_i_13__4_n_1 ;
  wire \count_reg[0]_i_13__4_n_2 ;
  wire \count_reg[0]_i_13__4_n_3 ;
  wire \count_reg[0]_i_13__4_n_4 ;
  wire \count_reg[0]_i_13__4_n_5 ;
  wire \count_reg[0]_i_13__4_n_6 ;
  wire \count_reg[0]_i_13__4_n_7 ;
  wire \count_reg[0]_i_14__4_n_2 ;
  wire \count_reg[0]_i_14__4_n_3 ;
  wire \count_reg[0]_i_14__4_n_5 ;
  wire \count_reg[0]_i_14__4_n_6 ;
  wire \count_reg[0]_i_14__4_n_7 ;
  wire \count_reg[0]_i_15__4_n_0 ;
  wire \count_reg[0]_i_15__4_n_1 ;
  wire \count_reg[0]_i_15__4_n_2 ;
  wire \count_reg[0]_i_15__4_n_3 ;
  wire \count_reg[0]_i_15__4_n_4 ;
  wire \count_reg[0]_i_15__4_n_5 ;
  wire \count_reg[0]_i_15__4_n_6 ;
  wire \count_reg[0]_i_15__4_n_7 ;
  wire \count_reg[0]_i_16__4_n_0 ;
  wire \count_reg[0]_i_16__4_n_1 ;
  wire \count_reg[0]_i_16__4_n_2 ;
  wire \count_reg[0]_i_16__4_n_3 ;
  wire \count_reg[0]_i_16__4_n_4 ;
  wire \count_reg[0]_i_16__4_n_5 ;
  wire \count_reg[0]_i_16__4_n_6 ;
  wire \count_reg[0]_i_16__4_n_7 ;
  wire \count_reg[0]_i_17__4_n_0 ;
  wire \count_reg[0]_i_17__4_n_1 ;
  wire \count_reg[0]_i_17__4_n_2 ;
  wire \count_reg[0]_i_17__4_n_3 ;
  wire \count_reg[0]_i_17__4_n_4 ;
  wire \count_reg[0]_i_17__4_n_5 ;
  wire \count_reg[0]_i_17__4_n_6 ;
  wire \count_reg[0]_i_17__4_n_7 ;
  wire \count_reg[0]_i_18__4_n_0 ;
  wire \count_reg[0]_i_18__4_n_1 ;
  wire \count_reg[0]_i_18__4_n_2 ;
  wire \count_reg[0]_i_18__4_n_3 ;
  wire \count_reg[0]_i_18__4_n_4 ;
  wire \count_reg[0]_i_18__4_n_5 ;
  wire \count_reg[0]_i_18__4_n_6 ;
  wire \count_reg[0]_i_18__4_n_7 ;
  wire \count_reg[0]_i_19__4_n_0 ;
  wire \count_reg[0]_i_19__4_n_1 ;
  wire \count_reg[0]_i_19__4_n_2 ;
  wire \count_reg[0]_i_19__4_n_3 ;
  wire \count_reg[0]_i_19__4_n_4 ;
  wire \count_reg[0]_i_19__4_n_5 ;
  wire \count_reg[0]_i_19__4_n_6 ;
  wire \count_reg[0]_i_19__4_n_7 ;
  wire \count_reg[0]_i_3__4_n_0 ;
  wire \count_reg[0]_i_3__4_n_1 ;
  wire \count_reg[0]_i_3__4_n_2 ;
  wire \count_reg[0]_i_3__4_n_3 ;
  wire \count_reg[0]_i_3__4_n_4 ;
  wire \count_reg[0]_i_3__4_n_5 ;
  wire \count_reg[0]_i_3__4_n_6 ;
  wire \count_reg[0]_i_3__4_n_7 ;
  wire \count_reg[12]_i_1__4_n_0 ;
  wire \count_reg[12]_i_1__4_n_1 ;
  wire \count_reg[12]_i_1__4_n_2 ;
  wire \count_reg[12]_i_1__4_n_3 ;
  wire \count_reg[12]_i_1__4_n_4 ;
  wire \count_reg[12]_i_1__4_n_5 ;
  wire \count_reg[12]_i_1__4_n_6 ;
  wire \count_reg[12]_i_1__4_n_7 ;
  wire \count_reg[16]_i_1__4_n_0 ;
  wire \count_reg[16]_i_1__4_n_1 ;
  wire \count_reg[16]_i_1__4_n_2 ;
  wire \count_reg[16]_i_1__4_n_3 ;
  wire \count_reg[16]_i_1__4_n_4 ;
  wire \count_reg[16]_i_1__4_n_5 ;
  wire \count_reg[16]_i_1__4_n_6 ;
  wire \count_reg[16]_i_1__4_n_7 ;
  wire \count_reg[20]_i_1__4_n_0 ;
  wire \count_reg[20]_i_1__4_n_1 ;
  wire \count_reg[20]_i_1__4_n_2 ;
  wire \count_reg[20]_i_1__4_n_3 ;
  wire \count_reg[20]_i_1__4_n_4 ;
  wire \count_reg[20]_i_1__4_n_5 ;
  wire \count_reg[20]_i_1__4_n_6 ;
  wire \count_reg[20]_i_1__4_n_7 ;
  wire \count_reg[24]_i_1__4_n_0 ;
  wire \count_reg[24]_i_1__4_n_1 ;
  wire \count_reg[24]_i_1__4_n_2 ;
  wire \count_reg[24]_i_1__4_n_3 ;
  wire \count_reg[24]_i_1__4_n_4 ;
  wire \count_reg[24]_i_1__4_n_5 ;
  wire \count_reg[24]_i_1__4_n_6 ;
  wire \count_reg[24]_i_1__4_n_7 ;
  wire \count_reg[28]_i_1__4_n_1 ;
  wire \count_reg[28]_i_1__4_n_2 ;
  wire \count_reg[28]_i_1__4_n_3 ;
  wire \count_reg[28]_i_1__4_n_4 ;
  wire \count_reg[28]_i_1__4_n_5 ;
  wire \count_reg[28]_i_1__4_n_6 ;
  wire \count_reg[28]_i_1__4_n_7 ;
  wire \count_reg[4]_i_1__4_n_0 ;
  wire \count_reg[4]_i_1__4_n_1 ;
  wire \count_reg[4]_i_1__4_n_2 ;
  wire \count_reg[4]_i_1__4_n_3 ;
  wire \count_reg[4]_i_1__4_n_4 ;
  wire \count_reg[4]_i_1__4_n_5 ;
  wire \count_reg[4]_i_1__4_n_6 ;
  wire \count_reg[4]_i_1__4_n_7 ;
  wire \count_reg[8]_i_1__4_n_0 ;
  wire \count_reg[8]_i_1__4_n_1 ;
  wire \count_reg[8]_i_1__4_n_2 ;
  wire \count_reg[8]_i_1__4_n_3 ;
  wire \count_reg[8]_i_1__4_n_4 ;
  wire \count_reg[8]_i_1__4_n_5 ;
  wire \count_reg[8]_i_1__4_n_6 ;
  wire \count_reg[8]_i_1__4_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__4_n_0;
  wire nextIncSig_i_1__4_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__4_n_0;
  wire state1_carry_i_2__4_n_0;
  wire state1_carry_i_3__4_n_0;
  wire state1_carry_i_4__4_n_0;
  wire state1_carry_i_5__4_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__4_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__4_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__4_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__4_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__4_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__4 
       (.I0(\FSM_sequential_state[1]_i_4__4_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__4_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__4_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__4 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__4 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__4 
       (.I0(\FSM_sequential_state[1]_i_7__4_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__4_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__4 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__4 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__4_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__4_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_0 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__4_n_0,amplitude0_carry_i_2__4_n_0,amplitude0_carry_i_3__4_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__4
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__3_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__4
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__4_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__4_n_0),
        .I4(state1_carry_i_5__4_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__4
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__4 
       (.I0(\amplitude[0]_i_2__4_n_0 ),
        .I1(\amplitude[0]_i_3__3_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__4 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__3 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__4 
       (.I0(\amplitude[7]_i_6__4_n_0 ),
        .I1(\amplitude[1]_i_2__4_n_0 ),
        .I2(\amplitude[1]_i_3__4_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__4 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__4 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__4_n_0 ),
        .I4(\amplitude[2]_i_2__4_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__4 
       (.I0(\amplitude[2]_i_3__4_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__4 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__4 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__4_n_0 ),
        .I5(\amplitude[3]_i_2__4_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__4 
       (.I0(\amplitude[3]_i_3__4_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__4 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__4 
       (.I0(\amplitude[4]_i_2__4_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__3_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__4 
       (.I0(\amplitude[7]_i_6__4_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__3 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__4 
       (.I0(\amplitude[5]_i_2__4_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__4_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__4 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__4 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__4_n_0 ),
        .I5(\amplitude[7]_i_6__4_n_0 ),
        .O(\amplitude[5]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__4 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__4 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__3_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__4_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__3 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__4 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__4_n_0 ),
        .I5(\amplitude[7]_i_6__4_n_0 ),
        .O(\amplitude[6]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__4 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__4_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__4 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__4_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__4_n_0 ),
        .I4(\amplitude[7]_i_7__4_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__4 
       (.I0(\amplitude[7]_i_8__4_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__4_n_0 ),
        .O(\amplitude[7]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__4 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__4 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__4 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__4 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__4_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__4 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__4 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__3_n_0 ),
        .O(\amplitude[7]_i_9__4_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__4_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__4 
       (.I0(\count_reg[0]_i_14__4_n_6 ),
        .I1(\count_reg[0]_i_14__4_n_5 ),
        .O(\count[0]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__4 
       (.I0(\count_reg[0]_i_19__4_n_7 ),
        .I1(\count_reg[0]_i_19__4_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__4_n_5 ),
        .I4(\count_reg[0]_i_19__4_n_4 ),
        .I5(\count_reg[0]_i_15__4_n_7 ),
        .O(\count[0]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__16 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__4 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__4_n_0 ),
        .O(\count[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__4 
       (.I0(\count[0]_i_6__4_n_0 ),
        .I1(\count[0]_i_7__4_n_0 ),
        .I2(\count[0]_i_8__4_n_0 ),
        .I3(\count[0]_i_9__4_n_0 ),
        .I4(\count[0]_i_10__4_n_0 ),
        .I5(\count[0]_i_11__4_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__4 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__4 
       (.I0(\count_reg[0]_i_12__4_n_4 ),
        .I1(\count_reg[0]_i_13__4_n_7 ),
        .I2(\count_reg[0]_i_13__4_n_6 ),
        .I3(\count_reg[0]_i_13__4_n_5 ),
        .I4(\count_reg[0]_i_13__4_n_4 ),
        .I5(\count_reg[0]_i_14__4_n_7 ),
        .O(\count[0]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__4 
       (.I0(\count_reg[0]_i_15__4_n_6 ),
        .I1(\count_reg[0]_i_15__4_n_5 ),
        .I2(\count_reg[0]_i_15__4_n_4 ),
        .I3(\count_reg[0]_i_16__4_n_7 ),
        .I4(\count_reg[0]_i_16__4_n_6 ),
        .I5(\count_reg[0]_i_16__4_n_5 ),
        .O(\count[0]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__4 
       (.I0(\count_reg[0]_i_17__4_n_6 ),
        .I1(\count_reg[0]_i_17__4_n_5 ),
        .I2(\count_reg[0]_i_17__4_n_4 ),
        .I3(\count_reg[0]_i_12__4_n_7 ),
        .I4(\count_reg[0]_i_12__4_n_6 ),
        .I5(\count_reg[0]_i_12__4_n_5 ),
        .O(\count[0]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__4 
       (.I0(\count_reg[0]_i_16__4_n_4 ),
        .I1(\count_reg[0]_i_18__4_n_7 ),
        .I2(\count_reg[0]_i_18__4_n_6 ),
        .I3(\count_reg[0]_i_18__4_n_5 ),
        .I4(\count_reg[0]_i_18__4_n_4 ),
        .I5(\count_reg[0]_i_17__4_n_7 ),
        .O(\count[0]_i_9__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__4 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__4_n_0 ),
        .O(\count[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__4 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__4_n_0 ),
        .O(\count[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__4 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__4_n_0 ),
        .O(\count[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__4 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__4_n_0 ),
        .O(\count[4]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__4 
       (.I0(\count[5]_i_2__4_n_0 ),
        .I1(\count[6]_i_5__4_n_0 ),
        .O(\count[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__4 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__4 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__4_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__4 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__3_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__4_n_0 ),
        .O(\count[6]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__4 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__4_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__3 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__4 
       (.I0(\amplitude[7]_i_4__4_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__4_n_0 ),
        .O(\count[6]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[0]_i_1__4_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[0]_i_3__4_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[0]_i_12__4 
       (.CI(\count_reg[0]_i_17__4_n_0 ),
        .CO({\count_reg[0]_i_12__4_n_0 ,\count_reg[0]_i_12__4_n_1 ,\count_reg[0]_i_12__4_n_2 ,\count_reg[0]_i_12__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__4_n_4 ,\count_reg[0]_i_12__4_n_5 ,\count_reg[0]_i_12__4_n_6 ,\count_reg[0]_i_12__4_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__4 
       (.CI(\count_reg[0]_i_12__4_n_0 ),
        .CO({\count_reg[0]_i_13__4_n_0 ,\count_reg[0]_i_13__4_n_1 ,\count_reg[0]_i_13__4_n_2 ,\count_reg[0]_i_13__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__4_n_4 ,\count_reg[0]_i_13__4_n_5 ,\count_reg[0]_i_13__4_n_6 ,\count_reg[0]_i_13__4_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__4 
       (.CI(\count_reg[0]_i_13__4_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__4_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__4_n_2 ,\count_reg[0]_i_14__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__4_O_UNCONNECTED [3],\count_reg[0]_i_14__4_n_5 ,\count_reg[0]_i_14__4_n_6 ,\count_reg[0]_i_14__4_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__4 
       (.CI(\count_reg[0]_i_19__4_n_0 ),
        .CO({\count_reg[0]_i_15__4_n_0 ,\count_reg[0]_i_15__4_n_1 ,\count_reg[0]_i_15__4_n_2 ,\count_reg[0]_i_15__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__4_n_4 ,\count_reg[0]_i_15__4_n_5 ,\count_reg[0]_i_15__4_n_6 ,\count_reg[0]_i_15__4_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__4 
       (.CI(\count_reg[0]_i_15__4_n_0 ),
        .CO({\count_reg[0]_i_16__4_n_0 ,\count_reg[0]_i_16__4_n_1 ,\count_reg[0]_i_16__4_n_2 ,\count_reg[0]_i_16__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__4_n_4 ,\count_reg[0]_i_16__4_n_5 ,\count_reg[0]_i_16__4_n_6 ,\count_reg[0]_i_16__4_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__4 
       (.CI(\count_reg[0]_i_18__4_n_0 ),
        .CO({\count_reg[0]_i_17__4_n_0 ,\count_reg[0]_i_17__4_n_1 ,\count_reg[0]_i_17__4_n_2 ,\count_reg[0]_i_17__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__4_n_4 ,\count_reg[0]_i_17__4_n_5 ,\count_reg[0]_i_17__4_n_6 ,\count_reg[0]_i_17__4_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__4 
       (.CI(\count_reg[0]_i_16__4_n_0 ),
        .CO({\count_reg[0]_i_18__4_n_0 ,\count_reg[0]_i_18__4_n_1 ,\count_reg[0]_i_18__4_n_2 ,\count_reg[0]_i_18__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__4_n_4 ,\count_reg[0]_i_18__4_n_5 ,\count_reg[0]_i_18__4_n_6 ,\count_reg[0]_i_18__4_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__4 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__4_n_0 ,\count_reg[0]_i_19__4_n_1 ,\count_reg[0]_i_19__4_n_2 ,\count_reg[0]_i_19__4_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__4_n_4 ,\count_reg[0]_i_19__4_n_5 ,\count_reg[0]_i_19__4_n_6 ,\count_reg[0]_i_19__4_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__4_n_0 ,\count_reg[0]_i_3__4_n_1 ,\count_reg[0]_i_3__4_n_2 ,\count_reg[0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__4_n_4 ,\count_reg[0]_i_3__4_n_5 ,\count_reg[0]_i_3__4_n_6 ,\count_reg[0]_i_3__4_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[8]_i_1__4_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[8]_i_1__4_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[12]_i_1__4_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[12]_i_1__4 
       (.CI(\count_reg[8]_i_1__4_n_0 ),
        .CO({\count_reg[12]_i_1__4_n_0 ,\count_reg[12]_i_1__4_n_1 ,\count_reg[12]_i_1__4_n_2 ,\count_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__4_n_4 ,\count_reg[12]_i_1__4_n_5 ,\count_reg[12]_i_1__4_n_6 ,\count_reg[12]_i_1__4_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[12]_i_1__4_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[12]_i_1__4_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[12]_i_1__4_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[16]_i_1__4_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[16]_i_1__4 
       (.CI(\count_reg[12]_i_1__4_n_0 ),
        .CO({\count_reg[16]_i_1__4_n_0 ,\count_reg[16]_i_1__4_n_1 ,\count_reg[16]_i_1__4_n_2 ,\count_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__4_n_4 ,\count_reg[16]_i_1__4_n_5 ,\count_reg[16]_i_1__4_n_6 ,\count_reg[16]_i_1__4_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[16]_i_1__4_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[16]_i_1__4_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[16]_i_1__4_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[1]_i_1__4_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[0]_i_3__4_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[20]_i_1__4_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[20]_i_1__4 
       (.CI(\count_reg[16]_i_1__4_n_0 ),
        .CO({\count_reg[20]_i_1__4_n_0 ,\count_reg[20]_i_1__4_n_1 ,\count_reg[20]_i_1__4_n_2 ,\count_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__4_n_4 ,\count_reg[20]_i_1__4_n_5 ,\count_reg[20]_i_1__4_n_6 ,\count_reg[20]_i_1__4_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[20]_i_1__4_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[20]_i_1__4_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[20]_i_1__4_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[24]_i_1__4_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[24]_i_1__4 
       (.CI(\count_reg[20]_i_1__4_n_0 ),
        .CO({\count_reg[24]_i_1__4_n_0 ,\count_reg[24]_i_1__4_n_1 ,\count_reg[24]_i_1__4_n_2 ,\count_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__4_n_4 ,\count_reg[24]_i_1__4_n_5 ,\count_reg[24]_i_1__4_n_6 ,\count_reg[24]_i_1__4_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[24]_i_1__4_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[24]_i_1__4_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[24]_i_1__4_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[28]_i_1__4_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[28]_i_1__4 
       (.CI(\count_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__4_CO_UNCONNECTED [3],\count_reg[28]_i_1__4_n_1 ,\count_reg[28]_i_1__4_n_2 ,\count_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__4_n_4 ,\count_reg[28]_i_1__4_n_5 ,\count_reg[28]_i_1__4_n_6 ,\count_reg[28]_i_1__4_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[28]_i_1__4_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[2]_i_1__4_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[0]_i_3__4_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[28]_i_1__4_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[28]_i_1__4_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[3]_i_1__4_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[0]_i_3__4_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[4]_i_1__4_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[4]_i_1__4_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[4]_i_1__4 
       (.CI(\count_reg[0]_i_3__4_n_0 ),
        .CO({\count_reg[4]_i_1__4_n_0 ,\count_reg[4]_i_1__4_n_1 ,\count_reg[4]_i_1__4_n_2 ,\count_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__4_n_4 ,\count_reg[4]_i_1__4_n_5 ,\count_reg[4]_i_1__4_n_6 ,\count_reg[4]_i_1__4_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[5]_i_1__4_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[4]_i_1__4_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__4_n_0 ),
        .D(\count[6]_i_2__4_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[4]_i_1__4_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[4]_i_1__4_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[8]_i_1__4_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__16_n_0 ));
  CARRY4 \count_reg[8]_i_1__4 
       (.CI(\count_reg[4]_i_1__4_n_0 ),
        .CO({\count_reg[8]_i_1__4_n_0 ,\count_reg[8]_i_1__4_n_1 ,\count_reg[8]_i_1__4_n_2 ,\count_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__4_n_4 ,\count_reg[8]_i_1__4_n_5 ,\count_reg[8]_i_1__4_n_6 ,\count_reg[8]_i_1__4_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_4),
        .D(\count_reg[8]_i_1__4_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__4
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__3_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__4
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__4_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__4_n_0),
        .I4(state1_carry_i_5__4_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__4
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__4_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__4
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__4_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__4_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__4_n_0,state1_carry_i_2__4_n_0,state1_carry_i_3__4_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__4
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__3_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__4
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__4_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__4_n_0),
        .I4(state1_carry_i_5__4_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__4
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__4
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__4
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__4_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_26
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \mixedSigInt_reg[19]_i_12 ,
    \mixedSigInt_reg[19]_i_12_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_3,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\mixedSigInt_reg[19]_i_12 ;
  input [0:0]\mixedSigInt_reg[19]_i_12_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_3;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__3_n_0 ;
  wire \FSM_sequential_state[1]_i_1__3_n_0 ;
  wire \FSM_sequential_state[1]_i_2__3_n_0 ;
  wire \FSM_sequential_state[1]_i_3__3_n_0 ;
  wire \FSM_sequential_state[1]_i_4__3_n_0 ;
  wire \FSM_sequential_state[1]_i_5__3_n_0 ;
  wire \FSM_sequential_state[1]_i_6__3_n_0 ;
  wire \FSM_sequential_state[1]_i_7__3_n_0 ;
  wire \FSM_sequential_state[1]_i_8__3_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__3_n_0;
  wire amplitude0_carry_i_2__3_n_0;
  wire amplitude0_carry_i_3__3_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__3_n_0 ;
  wire \amplitude[0]_i_3__2_n_0 ;
  wire \amplitude[1]_i_2__3_n_0 ;
  wire \amplitude[1]_i_3__3_n_0 ;
  wire \amplitude[2]_i_2__3_n_0 ;
  wire \amplitude[2]_i_3__3_n_0 ;
  wire \amplitude[3]_i_2__3_n_0 ;
  wire \amplitude[3]_i_3__3_n_0 ;
  wire \amplitude[4]_i_2__3_n_0 ;
  wire \amplitude[4]_i_3__2_n_0 ;
  wire \amplitude[5]_i_2__3_n_0 ;
  wire \amplitude[5]_i_3__3_n_0 ;
  wire \amplitude[5]_i_4__3_n_0 ;
  wire \amplitude[6]_i_2__2_n_0 ;
  wire \amplitude[6]_i_3__3_n_0 ;
  wire \amplitude[7]_i_1__3_n_0 ;
  wire \amplitude[7]_i_3__3_n_0 ;
  wire \amplitude[7]_i_4__3_n_0 ;
  wire \amplitude[7]_i_5__3_n_0 ;
  wire \amplitude[7]_i_6__3_n_0 ;
  wire \amplitude[7]_i_7__3_n_0 ;
  wire \amplitude[7]_i_8__3_n_0 ;
  wire \amplitude[7]_i_9__3_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out_3;
  wire count0__0;
  wire \count[0]_i_10__3_n_0 ;
  wire \count[0]_i_11__3_n_0 ;
  wire \count[0]_i_1__15_n_0 ;
  wire \count[0]_i_1__3_n_0 ;
  wire \count[0]_i_5__3_n_0 ;
  wire \count[0]_i_6__3_n_0 ;
  wire \count[0]_i_7__3_n_0 ;
  wire \count[0]_i_8__3_n_0 ;
  wire \count[0]_i_9__3_n_0 ;
  wire \count[1]_i_1__3_n_0 ;
  wire \count[2]_i_1__3_n_0 ;
  wire \count[3]_i_1__3_n_0 ;
  wire \count[4]_i_1__3_n_0 ;
  wire \count[5]_i_1__3_n_0 ;
  wire \count[5]_i_2__3_n_0 ;
  wire \count[6]_i_1__3_n_0 ;
  wire \count[6]_i_2__3_n_0 ;
  wire \count[6]_i_3__3_n_0 ;
  wire \count[6]_i_4__2_n_0 ;
  wire \count[6]_i_5__3_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__3_n_0 ;
  wire \count_reg[0]_i_12__3_n_1 ;
  wire \count_reg[0]_i_12__3_n_2 ;
  wire \count_reg[0]_i_12__3_n_3 ;
  wire \count_reg[0]_i_12__3_n_4 ;
  wire \count_reg[0]_i_12__3_n_5 ;
  wire \count_reg[0]_i_12__3_n_6 ;
  wire \count_reg[0]_i_12__3_n_7 ;
  wire \count_reg[0]_i_13__3_n_0 ;
  wire \count_reg[0]_i_13__3_n_1 ;
  wire \count_reg[0]_i_13__3_n_2 ;
  wire \count_reg[0]_i_13__3_n_3 ;
  wire \count_reg[0]_i_13__3_n_4 ;
  wire \count_reg[0]_i_13__3_n_5 ;
  wire \count_reg[0]_i_13__3_n_6 ;
  wire \count_reg[0]_i_13__3_n_7 ;
  wire \count_reg[0]_i_14__3_n_2 ;
  wire \count_reg[0]_i_14__3_n_3 ;
  wire \count_reg[0]_i_14__3_n_5 ;
  wire \count_reg[0]_i_14__3_n_6 ;
  wire \count_reg[0]_i_14__3_n_7 ;
  wire \count_reg[0]_i_15__3_n_0 ;
  wire \count_reg[0]_i_15__3_n_1 ;
  wire \count_reg[0]_i_15__3_n_2 ;
  wire \count_reg[0]_i_15__3_n_3 ;
  wire \count_reg[0]_i_15__3_n_4 ;
  wire \count_reg[0]_i_15__3_n_5 ;
  wire \count_reg[0]_i_15__3_n_6 ;
  wire \count_reg[0]_i_15__3_n_7 ;
  wire \count_reg[0]_i_16__3_n_0 ;
  wire \count_reg[0]_i_16__3_n_1 ;
  wire \count_reg[0]_i_16__3_n_2 ;
  wire \count_reg[0]_i_16__3_n_3 ;
  wire \count_reg[0]_i_16__3_n_4 ;
  wire \count_reg[0]_i_16__3_n_5 ;
  wire \count_reg[0]_i_16__3_n_6 ;
  wire \count_reg[0]_i_16__3_n_7 ;
  wire \count_reg[0]_i_17__3_n_0 ;
  wire \count_reg[0]_i_17__3_n_1 ;
  wire \count_reg[0]_i_17__3_n_2 ;
  wire \count_reg[0]_i_17__3_n_3 ;
  wire \count_reg[0]_i_17__3_n_4 ;
  wire \count_reg[0]_i_17__3_n_5 ;
  wire \count_reg[0]_i_17__3_n_6 ;
  wire \count_reg[0]_i_17__3_n_7 ;
  wire \count_reg[0]_i_18__3_n_0 ;
  wire \count_reg[0]_i_18__3_n_1 ;
  wire \count_reg[0]_i_18__3_n_2 ;
  wire \count_reg[0]_i_18__3_n_3 ;
  wire \count_reg[0]_i_18__3_n_4 ;
  wire \count_reg[0]_i_18__3_n_5 ;
  wire \count_reg[0]_i_18__3_n_6 ;
  wire \count_reg[0]_i_18__3_n_7 ;
  wire \count_reg[0]_i_19__3_n_0 ;
  wire \count_reg[0]_i_19__3_n_1 ;
  wire \count_reg[0]_i_19__3_n_2 ;
  wire \count_reg[0]_i_19__3_n_3 ;
  wire \count_reg[0]_i_19__3_n_4 ;
  wire \count_reg[0]_i_19__3_n_5 ;
  wire \count_reg[0]_i_19__3_n_6 ;
  wire \count_reg[0]_i_19__3_n_7 ;
  wire \count_reg[0]_i_3__3_n_0 ;
  wire \count_reg[0]_i_3__3_n_1 ;
  wire \count_reg[0]_i_3__3_n_2 ;
  wire \count_reg[0]_i_3__3_n_3 ;
  wire \count_reg[0]_i_3__3_n_4 ;
  wire \count_reg[0]_i_3__3_n_5 ;
  wire \count_reg[0]_i_3__3_n_6 ;
  wire \count_reg[0]_i_3__3_n_7 ;
  wire \count_reg[12]_i_1__3_n_0 ;
  wire \count_reg[12]_i_1__3_n_1 ;
  wire \count_reg[12]_i_1__3_n_2 ;
  wire \count_reg[12]_i_1__3_n_3 ;
  wire \count_reg[12]_i_1__3_n_4 ;
  wire \count_reg[12]_i_1__3_n_5 ;
  wire \count_reg[12]_i_1__3_n_6 ;
  wire \count_reg[12]_i_1__3_n_7 ;
  wire \count_reg[16]_i_1__3_n_0 ;
  wire \count_reg[16]_i_1__3_n_1 ;
  wire \count_reg[16]_i_1__3_n_2 ;
  wire \count_reg[16]_i_1__3_n_3 ;
  wire \count_reg[16]_i_1__3_n_4 ;
  wire \count_reg[16]_i_1__3_n_5 ;
  wire \count_reg[16]_i_1__3_n_6 ;
  wire \count_reg[16]_i_1__3_n_7 ;
  wire \count_reg[20]_i_1__3_n_0 ;
  wire \count_reg[20]_i_1__3_n_1 ;
  wire \count_reg[20]_i_1__3_n_2 ;
  wire \count_reg[20]_i_1__3_n_3 ;
  wire \count_reg[20]_i_1__3_n_4 ;
  wire \count_reg[20]_i_1__3_n_5 ;
  wire \count_reg[20]_i_1__3_n_6 ;
  wire \count_reg[20]_i_1__3_n_7 ;
  wire \count_reg[24]_i_1__3_n_0 ;
  wire \count_reg[24]_i_1__3_n_1 ;
  wire \count_reg[24]_i_1__3_n_2 ;
  wire \count_reg[24]_i_1__3_n_3 ;
  wire \count_reg[24]_i_1__3_n_4 ;
  wire \count_reg[24]_i_1__3_n_5 ;
  wire \count_reg[24]_i_1__3_n_6 ;
  wire \count_reg[24]_i_1__3_n_7 ;
  wire \count_reg[28]_i_1__3_n_1 ;
  wire \count_reg[28]_i_1__3_n_2 ;
  wire \count_reg[28]_i_1__3_n_3 ;
  wire \count_reg[28]_i_1__3_n_4 ;
  wire \count_reg[28]_i_1__3_n_5 ;
  wire \count_reg[28]_i_1__3_n_6 ;
  wire \count_reg[28]_i_1__3_n_7 ;
  wire \count_reg[4]_i_1__3_n_0 ;
  wire \count_reg[4]_i_1__3_n_1 ;
  wire \count_reg[4]_i_1__3_n_2 ;
  wire \count_reg[4]_i_1__3_n_3 ;
  wire \count_reg[4]_i_1__3_n_4 ;
  wire \count_reg[4]_i_1__3_n_5 ;
  wire \count_reg[4]_i_1__3_n_6 ;
  wire \count_reg[4]_i_1__3_n_7 ;
  wire \count_reg[8]_i_1__3_n_0 ;
  wire \count_reg[8]_i_1__3_n_1 ;
  wire \count_reg[8]_i_1__3_n_2 ;
  wire \count_reg[8]_i_1__3_n_3 ;
  wire \count_reg[8]_i_1__3_n_4 ;
  wire \count_reg[8]_i_1__3_n_5 ;
  wire \count_reg[8]_i_1__3_n_6 ;
  wire \count_reg[8]_i_1__3_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__3_n_0;
  wire [0:0]\mixedSigInt_reg[19]_i_12 ;
  wire [0:0]\mixedSigInt_reg[19]_i_12_0 ;
  wire nextIncSig_i_1__3_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__3_n_0;
  wire state1_carry_i_2__3_n_0;
  wire state1_carry_i_3__3_n_0;
  wire state1_carry_i_4__3_n_0;
  wire state1_carry_i_5__3_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__3_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__3_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__3_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__3_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__3_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__3 
       (.I0(\FSM_sequential_state[1]_i_4__3_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__3_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__3_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__3 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__3 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__3 
       (.I0(\FSM_sequential_state[1]_i_7__3_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__3_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__3 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__3 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__3_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__3_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_1 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__3_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_1 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__3_n_0,amplitude0_carry_i_2__3_n_0,amplitude0_carry_i_3__3_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__3
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__2_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__3
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__3_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__3_n_0),
        .I4(state1_carry_i_5__3_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__3
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__3 
       (.I0(\amplitude[0]_i_2__3_n_0 ),
        .I1(\amplitude[0]_i_3__2_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__3 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__2 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__3 
       (.I0(\amplitude[7]_i_6__3_n_0 ),
        .I1(\amplitude[1]_i_2__3_n_0 ),
        .I2(\amplitude[1]_i_3__3_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__3 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__3 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__3_n_0 ),
        .I4(\amplitude[2]_i_2__3_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__3 
       (.I0(\amplitude[2]_i_3__3_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__3 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__3 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__3_n_0 ),
        .I5(\amplitude[3]_i_2__3_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__3 
       (.I0(\amplitude[3]_i_3__3_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__3 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__3 
       (.I0(\amplitude[4]_i_2__3_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__2_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__3 
       (.I0(\amplitude[7]_i_6__3_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__2 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__3 
       (.I0(\amplitude[5]_i_2__3_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__3_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__3 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__3 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__3_n_0 ),
        .I5(\amplitude[7]_i_6__3_n_0 ),
        .O(\amplitude[5]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__3 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__3 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__2_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__3_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__2 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__3 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__3_n_0 ),
        .I5(\amplitude[7]_i_6__3_n_0 ),
        .O(\amplitude[6]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__3 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__3_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__3_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__3 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__3_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__3_n_0 ),
        .I4(\amplitude[7]_i_7__3_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__3 
       (.I0(\amplitude[7]_i_8__3_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__3_n_0 ),
        .O(\amplitude[7]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__3 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__3 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__3 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__3 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__3_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__3 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__3 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__2_n_0 ),
        .O(\amplitude[7]_i_9__3_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__3_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__3 
       (.I0(\count_reg[0]_i_14__3_n_6 ),
        .I1(\count_reg[0]_i_14__3_n_5 ),
        .O(\count[0]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__3 
       (.I0(\count_reg[0]_i_19__3_n_7 ),
        .I1(\count_reg[0]_i_19__3_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__3_n_5 ),
        .I4(\count_reg[0]_i_19__3_n_4 ),
        .I5(\count_reg[0]_i_15__3_n_7 ),
        .O(\count[0]_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__15 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__3 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__3_n_0 ),
        .O(\count[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__3 
       (.I0(\count[0]_i_6__3_n_0 ),
        .I1(\count[0]_i_7__3_n_0 ),
        .I2(\count[0]_i_8__3_n_0 ),
        .I3(\count[0]_i_9__3_n_0 ),
        .I4(\count[0]_i_10__3_n_0 ),
        .I5(\count[0]_i_11__3_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__3 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__3 
       (.I0(\count_reg[0]_i_12__3_n_4 ),
        .I1(\count_reg[0]_i_13__3_n_7 ),
        .I2(\count_reg[0]_i_13__3_n_6 ),
        .I3(\count_reg[0]_i_13__3_n_5 ),
        .I4(\count_reg[0]_i_13__3_n_4 ),
        .I5(\count_reg[0]_i_14__3_n_7 ),
        .O(\count[0]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__3 
       (.I0(\count_reg[0]_i_15__3_n_6 ),
        .I1(\count_reg[0]_i_15__3_n_5 ),
        .I2(\count_reg[0]_i_15__3_n_4 ),
        .I3(\count_reg[0]_i_16__3_n_7 ),
        .I4(\count_reg[0]_i_16__3_n_6 ),
        .I5(\count_reg[0]_i_16__3_n_5 ),
        .O(\count[0]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__3 
       (.I0(\count_reg[0]_i_17__3_n_6 ),
        .I1(\count_reg[0]_i_17__3_n_5 ),
        .I2(\count_reg[0]_i_17__3_n_4 ),
        .I3(\count_reg[0]_i_12__3_n_7 ),
        .I4(\count_reg[0]_i_12__3_n_6 ),
        .I5(\count_reg[0]_i_12__3_n_5 ),
        .O(\count[0]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__3 
       (.I0(\count_reg[0]_i_16__3_n_4 ),
        .I1(\count_reg[0]_i_18__3_n_7 ),
        .I2(\count_reg[0]_i_18__3_n_6 ),
        .I3(\count_reg[0]_i_18__3_n_5 ),
        .I4(\count_reg[0]_i_18__3_n_4 ),
        .I5(\count_reg[0]_i_17__3_n_7 ),
        .O(\count[0]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__3 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__3_n_0 ),
        .O(\count[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__3 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__3_n_0 ),
        .O(\count[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__3 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__3_n_0 ),
        .O(\count[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__3 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__3_n_0 ),
        .O(\count[4]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__3 
       (.I0(\count[5]_i_2__3_n_0 ),
        .I1(\count[6]_i_5__3_n_0 ),
        .O(\count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__3 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__3 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__3_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__3 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__2_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__3_n_0 ),
        .O(\count[6]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__3 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__3_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__2 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__3 
       (.I0(\amplitude[7]_i_4__3_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__3_n_0 ),
        .O(\count[6]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[0]_i_1__3_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[0]_i_3__3_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[0]_i_12__3 
       (.CI(\count_reg[0]_i_17__3_n_0 ),
        .CO({\count_reg[0]_i_12__3_n_0 ,\count_reg[0]_i_12__3_n_1 ,\count_reg[0]_i_12__3_n_2 ,\count_reg[0]_i_12__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__3_n_4 ,\count_reg[0]_i_12__3_n_5 ,\count_reg[0]_i_12__3_n_6 ,\count_reg[0]_i_12__3_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__3 
       (.CI(\count_reg[0]_i_12__3_n_0 ),
        .CO({\count_reg[0]_i_13__3_n_0 ,\count_reg[0]_i_13__3_n_1 ,\count_reg[0]_i_13__3_n_2 ,\count_reg[0]_i_13__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__3_n_4 ,\count_reg[0]_i_13__3_n_5 ,\count_reg[0]_i_13__3_n_6 ,\count_reg[0]_i_13__3_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__3 
       (.CI(\count_reg[0]_i_13__3_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__3_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__3_n_2 ,\count_reg[0]_i_14__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__3_O_UNCONNECTED [3],\count_reg[0]_i_14__3_n_5 ,\count_reg[0]_i_14__3_n_6 ,\count_reg[0]_i_14__3_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__3 
       (.CI(\count_reg[0]_i_19__3_n_0 ),
        .CO({\count_reg[0]_i_15__3_n_0 ,\count_reg[0]_i_15__3_n_1 ,\count_reg[0]_i_15__3_n_2 ,\count_reg[0]_i_15__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__3_n_4 ,\count_reg[0]_i_15__3_n_5 ,\count_reg[0]_i_15__3_n_6 ,\count_reg[0]_i_15__3_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__3 
       (.CI(\count_reg[0]_i_15__3_n_0 ),
        .CO({\count_reg[0]_i_16__3_n_0 ,\count_reg[0]_i_16__3_n_1 ,\count_reg[0]_i_16__3_n_2 ,\count_reg[0]_i_16__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__3_n_4 ,\count_reg[0]_i_16__3_n_5 ,\count_reg[0]_i_16__3_n_6 ,\count_reg[0]_i_16__3_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__3 
       (.CI(\count_reg[0]_i_18__3_n_0 ),
        .CO({\count_reg[0]_i_17__3_n_0 ,\count_reg[0]_i_17__3_n_1 ,\count_reg[0]_i_17__3_n_2 ,\count_reg[0]_i_17__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__3_n_4 ,\count_reg[0]_i_17__3_n_5 ,\count_reg[0]_i_17__3_n_6 ,\count_reg[0]_i_17__3_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__3 
       (.CI(\count_reg[0]_i_16__3_n_0 ),
        .CO({\count_reg[0]_i_18__3_n_0 ,\count_reg[0]_i_18__3_n_1 ,\count_reg[0]_i_18__3_n_2 ,\count_reg[0]_i_18__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__3_n_4 ,\count_reg[0]_i_18__3_n_5 ,\count_reg[0]_i_18__3_n_6 ,\count_reg[0]_i_18__3_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__3 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__3_n_0 ,\count_reg[0]_i_19__3_n_1 ,\count_reg[0]_i_19__3_n_2 ,\count_reg[0]_i_19__3_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__3_n_4 ,\count_reg[0]_i_19__3_n_5 ,\count_reg[0]_i_19__3_n_6 ,\count_reg[0]_i_19__3_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__3_n_0 ,\count_reg[0]_i_3__3_n_1 ,\count_reg[0]_i_3__3_n_2 ,\count_reg[0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__3_n_4 ,\count_reg[0]_i_3__3_n_5 ,\count_reg[0]_i_3__3_n_6 ,\count_reg[0]_i_3__3_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[8]_i_1__3_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[8]_i_1__3_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[12]_i_1__3_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[12]_i_1__3 
       (.CI(\count_reg[8]_i_1__3_n_0 ),
        .CO({\count_reg[12]_i_1__3_n_0 ,\count_reg[12]_i_1__3_n_1 ,\count_reg[12]_i_1__3_n_2 ,\count_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__3_n_4 ,\count_reg[12]_i_1__3_n_5 ,\count_reg[12]_i_1__3_n_6 ,\count_reg[12]_i_1__3_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[12]_i_1__3_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[12]_i_1__3_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[12]_i_1__3_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[16]_i_1__3_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[16]_i_1__3 
       (.CI(\count_reg[12]_i_1__3_n_0 ),
        .CO({\count_reg[16]_i_1__3_n_0 ,\count_reg[16]_i_1__3_n_1 ,\count_reg[16]_i_1__3_n_2 ,\count_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__3_n_4 ,\count_reg[16]_i_1__3_n_5 ,\count_reg[16]_i_1__3_n_6 ,\count_reg[16]_i_1__3_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[16]_i_1__3_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[16]_i_1__3_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[16]_i_1__3_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[1]_i_1__3_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[0]_i_3__3_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[20]_i_1__3_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[20]_i_1__3 
       (.CI(\count_reg[16]_i_1__3_n_0 ),
        .CO({\count_reg[20]_i_1__3_n_0 ,\count_reg[20]_i_1__3_n_1 ,\count_reg[20]_i_1__3_n_2 ,\count_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__3_n_4 ,\count_reg[20]_i_1__3_n_5 ,\count_reg[20]_i_1__3_n_6 ,\count_reg[20]_i_1__3_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[20]_i_1__3_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[20]_i_1__3_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[20]_i_1__3_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[24]_i_1__3_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[24]_i_1__3 
       (.CI(\count_reg[20]_i_1__3_n_0 ),
        .CO({\count_reg[24]_i_1__3_n_0 ,\count_reg[24]_i_1__3_n_1 ,\count_reg[24]_i_1__3_n_2 ,\count_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__3_n_4 ,\count_reg[24]_i_1__3_n_5 ,\count_reg[24]_i_1__3_n_6 ,\count_reg[24]_i_1__3_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[24]_i_1__3_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[24]_i_1__3_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[24]_i_1__3_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[28]_i_1__3_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[28]_i_1__3 
       (.CI(\count_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__3_CO_UNCONNECTED [3],\count_reg[28]_i_1__3_n_1 ,\count_reg[28]_i_1__3_n_2 ,\count_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__3_n_4 ,\count_reg[28]_i_1__3_n_5 ,\count_reg[28]_i_1__3_n_6 ,\count_reg[28]_i_1__3_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[28]_i_1__3_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[2]_i_1__3_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[0]_i_3__3_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[28]_i_1__3_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[28]_i_1__3_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[3]_i_1__3_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[0]_i_3__3_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[4]_i_1__3_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[4]_i_1__3_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[4]_i_1__3 
       (.CI(\count_reg[0]_i_3__3_n_0 ),
        .CO({\count_reg[4]_i_1__3_n_0 ,\count_reg[4]_i_1__3_n_1 ,\count_reg[4]_i_1__3_n_2 ,\count_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__3_n_4 ,\count_reg[4]_i_1__3_n_5 ,\count_reg[4]_i_1__3_n_6 ,\count_reg[4]_i_1__3_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[5]_i_1__3_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[4]_i_1__3_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__3_n_0 ),
        .D(\count[6]_i_2__3_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[4]_i_1__3_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[4]_i_1__3_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[8]_i_1__3_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__15_n_0 ));
  CARRY4 \count_reg[8]_i_1__3 
       (.CI(\count_reg[4]_i_1__3_n_0 ),
        .CO({\count_reg[8]_i_1__3_n_0 ,\count_reg[8]_i_1__3_n_1 ,\count_reg[8]_i_1__3_n_2 ,\count_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__3_n_4 ,\count_reg[8]_i_1__3_n_5 ,\count_reg[8]_i_1__3_n_6 ,\count_reg[8]_i_1__3_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_3),
        .D(\count_reg[8]_i_1__3_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__3
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__2_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__3_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__3_n_0),
        .I4(state1_carry_i_5__3_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__3
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__3_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\mixedSigInt_reg[19]_i_12 (\mixedSigInt_reg[19]_i_12 ),
        .\mixedSigInt_reg[19]_i_12_0 (\mixedSigInt_reg[19]_i_12_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__3
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__3_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__3_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__3_n_0,state1_carry_i_2__3_n_0,state1_carry_i_3__3_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__3
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__2_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__3
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__3_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__3_n_0),
        .I4(state1_carry_i_5__3_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__3
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__3
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__3
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__3_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_31
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \bl.DSP48E_2_2 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \mixedSigInt_reg[19]_i_17 ,
    \mixedSigInt_reg[19]_i_17_0 ,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_2,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_2 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]\mixedSigInt_reg[19]_i_17 ;
  input [1:0]\mixedSigInt_reg[19]_i_17_0 ;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_2;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_state[1]_i_2__2_n_0 ;
  wire \FSM_sequential_state[1]_i_3__2_n_0 ;
  wire \FSM_sequential_state[1]_i_4__2_n_0 ;
  wire \FSM_sequential_state[1]_i_5__2_n_0 ;
  wire \FSM_sequential_state[1]_i_6__2_n_0 ;
  wire \FSM_sequential_state[1]_i_7__2_n_0 ;
  wire \FSM_sequential_state[1]_i_8__2_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__2_n_0;
  wire amplitude0_carry_i_2__2_n_0;
  wire amplitude0_carry_i_3__2_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__2_n_0 ;
  wire \amplitude[0]_i_3__1_n_0 ;
  wire \amplitude[1]_i_2__2_n_0 ;
  wire \amplitude[1]_i_3__2_n_0 ;
  wire \amplitude[2]_i_2__2_n_0 ;
  wire \amplitude[2]_i_3__2_n_0 ;
  wire \amplitude[3]_i_2__2_n_0 ;
  wire \amplitude[3]_i_3__2_n_0 ;
  wire \amplitude[4]_i_2__2_n_0 ;
  wire \amplitude[4]_i_3__1_n_0 ;
  wire \amplitude[5]_i_2__2_n_0 ;
  wire \amplitude[5]_i_3__2_n_0 ;
  wire \amplitude[5]_i_4__2_n_0 ;
  wire \amplitude[6]_i_2__1_n_0 ;
  wire \amplitude[6]_i_3__2_n_0 ;
  wire \amplitude[7]_i_1__2_n_0 ;
  wire \amplitude[7]_i_3__2_n_0 ;
  wire \amplitude[7]_i_4__2_n_0 ;
  wire \amplitude[7]_i_5__2_n_0 ;
  wire \amplitude[7]_i_6__2_n_0 ;
  wire \amplitude[7]_i_7__2_n_0 ;
  wire \amplitude[7]_i_8__2_n_0 ;
  wire \amplitude[7]_i_9__2_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire count02_out_2;
  wire count0__0;
  wire \count[0]_i_10__2_n_0 ;
  wire \count[0]_i_11__2_n_0 ;
  wire \count[0]_i_1__14_n_0 ;
  wire \count[0]_i_1__2_n_0 ;
  wire \count[0]_i_5__2_n_0 ;
  wire \count[0]_i_6__2_n_0 ;
  wire \count[0]_i_7__2_n_0 ;
  wire \count[0]_i_8__2_n_0 ;
  wire \count[0]_i_9__2_n_0 ;
  wire \count[1]_i_1__2_n_0 ;
  wire \count[2]_i_1__2_n_0 ;
  wire \count[3]_i_1__2_n_0 ;
  wire \count[4]_i_1__2_n_0 ;
  wire \count[5]_i_1__2_n_0 ;
  wire \count[5]_i_2__2_n_0 ;
  wire \count[6]_i_1__2_n_0 ;
  wire \count[6]_i_2__2_n_0 ;
  wire \count[6]_i_3__2_n_0 ;
  wire \count[6]_i_4__1_n_0 ;
  wire \count[6]_i_5__2_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__2_n_0 ;
  wire \count_reg[0]_i_12__2_n_1 ;
  wire \count_reg[0]_i_12__2_n_2 ;
  wire \count_reg[0]_i_12__2_n_3 ;
  wire \count_reg[0]_i_12__2_n_4 ;
  wire \count_reg[0]_i_12__2_n_5 ;
  wire \count_reg[0]_i_12__2_n_6 ;
  wire \count_reg[0]_i_12__2_n_7 ;
  wire \count_reg[0]_i_13__2_n_0 ;
  wire \count_reg[0]_i_13__2_n_1 ;
  wire \count_reg[0]_i_13__2_n_2 ;
  wire \count_reg[0]_i_13__2_n_3 ;
  wire \count_reg[0]_i_13__2_n_4 ;
  wire \count_reg[0]_i_13__2_n_5 ;
  wire \count_reg[0]_i_13__2_n_6 ;
  wire \count_reg[0]_i_13__2_n_7 ;
  wire \count_reg[0]_i_14__2_n_2 ;
  wire \count_reg[0]_i_14__2_n_3 ;
  wire \count_reg[0]_i_14__2_n_5 ;
  wire \count_reg[0]_i_14__2_n_6 ;
  wire \count_reg[0]_i_14__2_n_7 ;
  wire \count_reg[0]_i_15__2_n_0 ;
  wire \count_reg[0]_i_15__2_n_1 ;
  wire \count_reg[0]_i_15__2_n_2 ;
  wire \count_reg[0]_i_15__2_n_3 ;
  wire \count_reg[0]_i_15__2_n_4 ;
  wire \count_reg[0]_i_15__2_n_5 ;
  wire \count_reg[0]_i_15__2_n_6 ;
  wire \count_reg[0]_i_15__2_n_7 ;
  wire \count_reg[0]_i_16__2_n_0 ;
  wire \count_reg[0]_i_16__2_n_1 ;
  wire \count_reg[0]_i_16__2_n_2 ;
  wire \count_reg[0]_i_16__2_n_3 ;
  wire \count_reg[0]_i_16__2_n_4 ;
  wire \count_reg[0]_i_16__2_n_5 ;
  wire \count_reg[0]_i_16__2_n_6 ;
  wire \count_reg[0]_i_16__2_n_7 ;
  wire \count_reg[0]_i_17__2_n_0 ;
  wire \count_reg[0]_i_17__2_n_1 ;
  wire \count_reg[0]_i_17__2_n_2 ;
  wire \count_reg[0]_i_17__2_n_3 ;
  wire \count_reg[0]_i_17__2_n_4 ;
  wire \count_reg[0]_i_17__2_n_5 ;
  wire \count_reg[0]_i_17__2_n_6 ;
  wire \count_reg[0]_i_17__2_n_7 ;
  wire \count_reg[0]_i_18__2_n_0 ;
  wire \count_reg[0]_i_18__2_n_1 ;
  wire \count_reg[0]_i_18__2_n_2 ;
  wire \count_reg[0]_i_18__2_n_3 ;
  wire \count_reg[0]_i_18__2_n_4 ;
  wire \count_reg[0]_i_18__2_n_5 ;
  wire \count_reg[0]_i_18__2_n_6 ;
  wire \count_reg[0]_i_18__2_n_7 ;
  wire \count_reg[0]_i_19__2_n_0 ;
  wire \count_reg[0]_i_19__2_n_1 ;
  wire \count_reg[0]_i_19__2_n_2 ;
  wire \count_reg[0]_i_19__2_n_3 ;
  wire \count_reg[0]_i_19__2_n_4 ;
  wire \count_reg[0]_i_19__2_n_5 ;
  wire \count_reg[0]_i_19__2_n_6 ;
  wire \count_reg[0]_i_19__2_n_7 ;
  wire \count_reg[0]_i_3__2_n_0 ;
  wire \count_reg[0]_i_3__2_n_1 ;
  wire \count_reg[0]_i_3__2_n_2 ;
  wire \count_reg[0]_i_3__2_n_3 ;
  wire \count_reg[0]_i_3__2_n_4 ;
  wire \count_reg[0]_i_3__2_n_5 ;
  wire \count_reg[0]_i_3__2_n_6 ;
  wire \count_reg[0]_i_3__2_n_7 ;
  wire \count_reg[12]_i_1__2_n_0 ;
  wire \count_reg[12]_i_1__2_n_1 ;
  wire \count_reg[12]_i_1__2_n_2 ;
  wire \count_reg[12]_i_1__2_n_3 ;
  wire \count_reg[12]_i_1__2_n_4 ;
  wire \count_reg[12]_i_1__2_n_5 ;
  wire \count_reg[12]_i_1__2_n_6 ;
  wire \count_reg[12]_i_1__2_n_7 ;
  wire \count_reg[16]_i_1__2_n_0 ;
  wire \count_reg[16]_i_1__2_n_1 ;
  wire \count_reg[16]_i_1__2_n_2 ;
  wire \count_reg[16]_i_1__2_n_3 ;
  wire \count_reg[16]_i_1__2_n_4 ;
  wire \count_reg[16]_i_1__2_n_5 ;
  wire \count_reg[16]_i_1__2_n_6 ;
  wire \count_reg[16]_i_1__2_n_7 ;
  wire \count_reg[20]_i_1__2_n_0 ;
  wire \count_reg[20]_i_1__2_n_1 ;
  wire \count_reg[20]_i_1__2_n_2 ;
  wire \count_reg[20]_i_1__2_n_3 ;
  wire \count_reg[20]_i_1__2_n_4 ;
  wire \count_reg[20]_i_1__2_n_5 ;
  wire \count_reg[20]_i_1__2_n_6 ;
  wire \count_reg[20]_i_1__2_n_7 ;
  wire \count_reg[24]_i_1__2_n_0 ;
  wire \count_reg[24]_i_1__2_n_1 ;
  wire \count_reg[24]_i_1__2_n_2 ;
  wire \count_reg[24]_i_1__2_n_3 ;
  wire \count_reg[24]_i_1__2_n_4 ;
  wire \count_reg[24]_i_1__2_n_5 ;
  wire \count_reg[24]_i_1__2_n_6 ;
  wire \count_reg[24]_i_1__2_n_7 ;
  wire \count_reg[28]_i_1__2_n_1 ;
  wire \count_reg[28]_i_1__2_n_2 ;
  wire \count_reg[28]_i_1__2_n_3 ;
  wire \count_reg[28]_i_1__2_n_4 ;
  wire \count_reg[28]_i_1__2_n_5 ;
  wire \count_reg[28]_i_1__2_n_6 ;
  wire \count_reg[28]_i_1__2_n_7 ;
  wire \count_reg[4]_i_1__2_n_0 ;
  wire \count_reg[4]_i_1__2_n_1 ;
  wire \count_reg[4]_i_1__2_n_2 ;
  wire \count_reg[4]_i_1__2_n_3 ;
  wire \count_reg[4]_i_1__2_n_4 ;
  wire \count_reg[4]_i_1__2_n_5 ;
  wire \count_reg[4]_i_1__2_n_6 ;
  wire \count_reg[4]_i_1__2_n_7 ;
  wire \count_reg[8]_i_1__2_n_0 ;
  wire \count_reg[8]_i_1__2_n_1 ;
  wire \count_reg[8]_i_1__2_n_2 ;
  wire \count_reg[8]_i_1__2_n_3 ;
  wire \count_reg[8]_i_1__2_n_4 ;
  wire \count_reg[8]_i_1__2_n_5 ;
  wire \count_reg[8]_i_1__2_n_6 ;
  wire \count_reg[8]_i_1__2_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__2_n_0;
  wire [1:0]\mixedSigInt_reg[19]_i_17 ;
  wire [1:0]\mixedSigInt_reg[19]_i_17_0 ;
  wire nextIncSig_i_1__2_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__2_n_0;
  wire state1_carry_i_2__2_n_0;
  wire state1_carry_i_3__2_n_0;
  wire state1_carry_i_4__2_n_0;
  wire state1_carry_i_5__2_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__2_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__2_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__2_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(\FSM_sequential_state[1]_i_4__2_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__2_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__2_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__2 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__2 
       (.I0(\FSM_sequential_state[1]_i_7__2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__2_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__2 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__2 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__2_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__2_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_2 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__2_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_2 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__2_n_0,amplitude0_carry_i_2__2_n_0,amplitude0_carry_i_3__2_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__2
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__1_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__2
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__2_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__2_n_0),
        .I4(state1_carry_i_5__2_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__2
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__2 
       (.I0(\amplitude[0]_i_2__2_n_0 ),
        .I1(\amplitude[0]_i_3__1_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__2 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__1 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__2 
       (.I0(\amplitude[7]_i_6__2_n_0 ),
        .I1(\amplitude[1]_i_2__2_n_0 ),
        .I2(\amplitude[1]_i_3__2_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__2 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__2 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__2_n_0 ),
        .I4(\amplitude[2]_i_2__2_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__2 
       (.I0(\amplitude[2]_i_3__2_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__2 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__2 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__2_n_0 ),
        .I5(\amplitude[3]_i_2__2_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__2 
       (.I0(\amplitude[3]_i_3__2_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__2 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__2 
       (.I0(\amplitude[4]_i_2__2_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__1_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__2 
       (.I0(\amplitude[7]_i_6__2_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__1 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__2 
       (.I0(\amplitude[5]_i_2__2_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__2_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__2 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__2 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__2_n_0 ),
        .I5(\amplitude[7]_i_6__2_n_0 ),
        .O(\amplitude[5]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__2 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__2 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__1_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__2_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__1 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__2 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__2_n_0 ),
        .I5(\amplitude[7]_i_6__2_n_0 ),
        .O(\amplitude[6]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__2 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__2_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__2 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__2_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__2_n_0 ),
        .I4(\amplitude[7]_i_7__2_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__2 
       (.I0(\amplitude[7]_i_8__2_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__2_n_0 ),
        .O(\amplitude[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__2 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__2 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__2 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__2 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__2_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__2 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__2 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__1_n_0 ),
        .O(\amplitude[7]_i_9__2_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__2_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__2 
       (.I0(\count_reg[0]_i_14__2_n_6 ),
        .I1(\count_reg[0]_i_14__2_n_5 ),
        .O(\count[0]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__2 
       (.I0(\count_reg[0]_i_19__2_n_7 ),
        .I1(\count_reg[0]_i_19__2_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__2_n_5 ),
        .I4(\count_reg[0]_i_19__2_n_4 ),
        .I5(\count_reg[0]_i_15__2_n_7 ),
        .O(\count[0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__14 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__2 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__2_n_0 ),
        .O(\count[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__2 
       (.I0(\count[0]_i_6__2_n_0 ),
        .I1(\count[0]_i_7__2_n_0 ),
        .I2(\count[0]_i_8__2_n_0 ),
        .I3(\count[0]_i_9__2_n_0 ),
        .I4(\count[0]_i_10__2_n_0 ),
        .I5(\count[0]_i_11__2_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__2 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__2 
       (.I0(\count_reg[0]_i_12__2_n_4 ),
        .I1(\count_reg[0]_i_13__2_n_7 ),
        .I2(\count_reg[0]_i_13__2_n_6 ),
        .I3(\count_reg[0]_i_13__2_n_5 ),
        .I4(\count_reg[0]_i_13__2_n_4 ),
        .I5(\count_reg[0]_i_14__2_n_7 ),
        .O(\count[0]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__2 
       (.I0(\count_reg[0]_i_15__2_n_6 ),
        .I1(\count_reg[0]_i_15__2_n_5 ),
        .I2(\count_reg[0]_i_15__2_n_4 ),
        .I3(\count_reg[0]_i_16__2_n_7 ),
        .I4(\count_reg[0]_i_16__2_n_6 ),
        .I5(\count_reg[0]_i_16__2_n_5 ),
        .O(\count[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__2 
       (.I0(\count_reg[0]_i_17__2_n_6 ),
        .I1(\count_reg[0]_i_17__2_n_5 ),
        .I2(\count_reg[0]_i_17__2_n_4 ),
        .I3(\count_reg[0]_i_12__2_n_7 ),
        .I4(\count_reg[0]_i_12__2_n_6 ),
        .I5(\count_reg[0]_i_12__2_n_5 ),
        .O(\count[0]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__2 
       (.I0(\count_reg[0]_i_16__2_n_4 ),
        .I1(\count_reg[0]_i_18__2_n_7 ),
        .I2(\count_reg[0]_i_18__2_n_6 ),
        .I3(\count_reg[0]_i_18__2_n_5 ),
        .I4(\count_reg[0]_i_18__2_n_4 ),
        .I5(\count_reg[0]_i_17__2_n_7 ),
        .O(\count[0]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__2 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__2_n_0 ),
        .O(\count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__2 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__2_n_0 ),
        .O(\count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__2_n_0 ),
        .O(\count[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__2 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__2_n_0 ),
        .O(\count[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__2 
       (.I0(\count[5]_i_2__2_n_0 ),
        .I1(\count[6]_i_5__2_n_0 ),
        .O(\count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__2 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__2_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__2 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__1_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__2_n_0 ),
        .O(\count[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__2 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__2_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__1 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__2 
       (.I0(\amplitude[7]_i_4__2_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__2_n_0 ),
        .O(\count[6]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[0]_i_1__2_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[0]_i_3__2_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[0]_i_12__2 
       (.CI(\count_reg[0]_i_17__2_n_0 ),
        .CO({\count_reg[0]_i_12__2_n_0 ,\count_reg[0]_i_12__2_n_1 ,\count_reg[0]_i_12__2_n_2 ,\count_reg[0]_i_12__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__2_n_4 ,\count_reg[0]_i_12__2_n_5 ,\count_reg[0]_i_12__2_n_6 ,\count_reg[0]_i_12__2_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__2 
       (.CI(\count_reg[0]_i_12__2_n_0 ),
        .CO({\count_reg[0]_i_13__2_n_0 ,\count_reg[0]_i_13__2_n_1 ,\count_reg[0]_i_13__2_n_2 ,\count_reg[0]_i_13__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__2_n_4 ,\count_reg[0]_i_13__2_n_5 ,\count_reg[0]_i_13__2_n_6 ,\count_reg[0]_i_13__2_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__2 
       (.CI(\count_reg[0]_i_13__2_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__2_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__2_n_2 ,\count_reg[0]_i_14__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__2_O_UNCONNECTED [3],\count_reg[0]_i_14__2_n_5 ,\count_reg[0]_i_14__2_n_6 ,\count_reg[0]_i_14__2_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__2 
       (.CI(\count_reg[0]_i_19__2_n_0 ),
        .CO({\count_reg[0]_i_15__2_n_0 ,\count_reg[0]_i_15__2_n_1 ,\count_reg[0]_i_15__2_n_2 ,\count_reg[0]_i_15__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__2_n_4 ,\count_reg[0]_i_15__2_n_5 ,\count_reg[0]_i_15__2_n_6 ,\count_reg[0]_i_15__2_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__2 
       (.CI(\count_reg[0]_i_15__2_n_0 ),
        .CO({\count_reg[0]_i_16__2_n_0 ,\count_reg[0]_i_16__2_n_1 ,\count_reg[0]_i_16__2_n_2 ,\count_reg[0]_i_16__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__2_n_4 ,\count_reg[0]_i_16__2_n_5 ,\count_reg[0]_i_16__2_n_6 ,\count_reg[0]_i_16__2_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__2 
       (.CI(\count_reg[0]_i_18__2_n_0 ),
        .CO({\count_reg[0]_i_17__2_n_0 ,\count_reg[0]_i_17__2_n_1 ,\count_reg[0]_i_17__2_n_2 ,\count_reg[0]_i_17__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__2_n_4 ,\count_reg[0]_i_17__2_n_5 ,\count_reg[0]_i_17__2_n_6 ,\count_reg[0]_i_17__2_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__2 
       (.CI(\count_reg[0]_i_16__2_n_0 ),
        .CO({\count_reg[0]_i_18__2_n_0 ,\count_reg[0]_i_18__2_n_1 ,\count_reg[0]_i_18__2_n_2 ,\count_reg[0]_i_18__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__2_n_4 ,\count_reg[0]_i_18__2_n_5 ,\count_reg[0]_i_18__2_n_6 ,\count_reg[0]_i_18__2_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__2_n_0 ,\count_reg[0]_i_19__2_n_1 ,\count_reg[0]_i_19__2_n_2 ,\count_reg[0]_i_19__2_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__2_n_4 ,\count_reg[0]_i_19__2_n_5 ,\count_reg[0]_i_19__2_n_6 ,\count_reg[0]_i_19__2_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__2_n_0 ,\count_reg[0]_i_3__2_n_1 ,\count_reg[0]_i_3__2_n_2 ,\count_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__2_n_4 ,\count_reg[0]_i_3__2_n_5 ,\count_reg[0]_i_3__2_n_6 ,\count_reg[0]_i_3__2_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[8]_i_1__2_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[8]_i_1__2_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[12]_i_1__2_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[12]_i_1__2 
       (.CI(\count_reg[8]_i_1__2_n_0 ),
        .CO({\count_reg[12]_i_1__2_n_0 ,\count_reg[12]_i_1__2_n_1 ,\count_reg[12]_i_1__2_n_2 ,\count_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__2_n_4 ,\count_reg[12]_i_1__2_n_5 ,\count_reg[12]_i_1__2_n_6 ,\count_reg[12]_i_1__2_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[12]_i_1__2_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[12]_i_1__2_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[12]_i_1__2_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[16]_i_1__2_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[16]_i_1__2 
       (.CI(\count_reg[12]_i_1__2_n_0 ),
        .CO({\count_reg[16]_i_1__2_n_0 ,\count_reg[16]_i_1__2_n_1 ,\count_reg[16]_i_1__2_n_2 ,\count_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__2_n_4 ,\count_reg[16]_i_1__2_n_5 ,\count_reg[16]_i_1__2_n_6 ,\count_reg[16]_i_1__2_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[16]_i_1__2_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[16]_i_1__2_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[16]_i_1__2_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[1]_i_1__2_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[0]_i_3__2_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[20]_i_1__2_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[20]_i_1__2 
       (.CI(\count_reg[16]_i_1__2_n_0 ),
        .CO({\count_reg[20]_i_1__2_n_0 ,\count_reg[20]_i_1__2_n_1 ,\count_reg[20]_i_1__2_n_2 ,\count_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__2_n_4 ,\count_reg[20]_i_1__2_n_5 ,\count_reg[20]_i_1__2_n_6 ,\count_reg[20]_i_1__2_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[20]_i_1__2_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[20]_i_1__2_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[20]_i_1__2_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[24]_i_1__2_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[24]_i_1__2 
       (.CI(\count_reg[20]_i_1__2_n_0 ),
        .CO({\count_reg[24]_i_1__2_n_0 ,\count_reg[24]_i_1__2_n_1 ,\count_reg[24]_i_1__2_n_2 ,\count_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__2_n_4 ,\count_reg[24]_i_1__2_n_5 ,\count_reg[24]_i_1__2_n_6 ,\count_reg[24]_i_1__2_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[24]_i_1__2_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[24]_i_1__2_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[24]_i_1__2_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[28]_i_1__2_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[28]_i_1__2 
       (.CI(\count_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__2_CO_UNCONNECTED [3],\count_reg[28]_i_1__2_n_1 ,\count_reg[28]_i_1__2_n_2 ,\count_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__2_n_4 ,\count_reg[28]_i_1__2_n_5 ,\count_reg[28]_i_1__2_n_6 ,\count_reg[28]_i_1__2_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[28]_i_1__2_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[2]_i_1__2_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[0]_i_3__2_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[28]_i_1__2_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[28]_i_1__2_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[3]_i_1__2_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[0]_i_3__2_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[4]_i_1__2_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[4]_i_1__2_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[4]_i_1__2 
       (.CI(\count_reg[0]_i_3__2_n_0 ),
        .CO({\count_reg[4]_i_1__2_n_0 ,\count_reg[4]_i_1__2_n_1 ,\count_reg[4]_i_1__2_n_2 ,\count_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__2_n_4 ,\count_reg[4]_i_1__2_n_5 ,\count_reg[4]_i_1__2_n_6 ,\count_reg[4]_i_1__2_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[5]_i_1__2_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[4]_i_1__2_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__2_n_0 ),
        .D(\count[6]_i_2__2_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[4]_i_1__2_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[4]_i_1__2_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[8]_i_1__2_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__14_n_0 ));
  CARRY4 \count_reg[8]_i_1__2 
       (.CI(\count_reg[4]_i_1__2_n_0 ),
        .CO({\count_reg[8]_i_1__2_n_0 ,\count_reg[8]_i_1__2_n_1 ,\count_reg[8]_i_1__2_n_2 ,\count_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__2_n_4 ,\count_reg[8]_i_1__2_n_5 ,\count_reg[8]_i_1__2_n_6 ,\count_reg[8]_i_1__2_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_2),
        .D(\count_reg[8]_i_1__2_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__2
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__1_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__2_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__2_n_0),
        .I4(state1_carry_i_5__2_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__2
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__2_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_3 (\bl.DSP48E_2_2 ),
        .\mixedSigInt_reg[19]_i_17 (\mixedSigInt_reg[19]_i_17 ),
        .\mixedSigInt_reg[19]_i_17_0 (\mixedSigInt_reg[19]_i_17_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__2
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__2_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__2_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_2 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__2_n_0,state1_carry_i_2__2_n_0,state1_carry_i_3__2_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__2
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__1_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__2
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__2_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__2_n_0),
        .I4(state1_carry_i_5__2_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__2
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__2
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__2
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__2_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_36
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    s_axi_aclk,
    \bl.DSP48E_2_0 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_1,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  input s_axi_aclk;
  input \bl.DSP48E_2_0 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_1;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire \FSM_sequential_state[1]_i_3__1_n_0 ;
  wire \FSM_sequential_state[1]_i_4__1_n_0 ;
  wire \FSM_sequential_state[1]_i_5__1_n_0 ;
  wire \FSM_sequential_state[1]_i_6__1_n_0 ;
  wire \FSM_sequential_state[1]_i_7__1_n_0 ;
  wire \FSM_sequential_state[1]_i_8__1_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__1_n_0;
  wire amplitude0_carry_i_2__1_n_0;
  wire amplitude0_carry_i_3__1_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__1_n_0 ;
  wire \amplitude[0]_i_3__0_n_0 ;
  wire \amplitude[1]_i_2__1_n_0 ;
  wire \amplitude[1]_i_3__1_n_0 ;
  wire \amplitude[2]_i_2__1_n_0 ;
  wire \amplitude[2]_i_3__1_n_0 ;
  wire \amplitude[3]_i_2__1_n_0 ;
  wire \amplitude[3]_i_3__1_n_0 ;
  wire \amplitude[4]_i_2__1_n_0 ;
  wire \amplitude[4]_i_3__0__0_n_0 ;
  wire \amplitude[5]_i_2__1_n_0 ;
  wire \amplitude[5]_i_3__1_n_0 ;
  wire \amplitude[5]_i_4__1_n_0 ;
  wire \amplitude[6]_i_2__0__0_n_0 ;
  wire \amplitude[6]_i_3__1_n_0 ;
  wire \amplitude[7]_i_1__1_n_0 ;
  wire \amplitude[7]_i_3__1_n_0 ;
  wire \amplitude[7]_i_4__1_n_0 ;
  wire \amplitude[7]_i_5__1_n_0 ;
  wire \amplitude[7]_i_6__1_n_0 ;
  wire \amplitude[7]_i_7__1_n_0 ;
  wire \amplitude[7]_i_8__1_n_0 ;
  wire \amplitude[7]_i_9__1_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire count02_out_1;
  wire count0__0;
  wire \count[0]_i_10__1_n_0 ;
  wire \count[0]_i_11__1_n_0 ;
  wire \count[0]_i_1__13_n_0 ;
  wire \count[0]_i_1__1_n_0 ;
  wire \count[0]_i_5__1_n_0 ;
  wire \count[0]_i_6__1_n_0 ;
  wire \count[0]_i_7__1_n_0 ;
  wire \count[0]_i_8__1_n_0 ;
  wire \count[0]_i_9__1_n_0 ;
  wire \count[1]_i_1__1_n_0 ;
  wire \count[2]_i_1__1_n_0 ;
  wire \count[3]_i_1__1_n_0 ;
  wire \count[4]_i_1__1_n_0 ;
  wire \count[5]_i_1__1_n_0 ;
  wire \count[5]_i_2__1_n_0 ;
  wire \count[6]_i_1__1_n_0 ;
  wire \count[6]_i_2__1_n_0 ;
  wire \count[6]_i_3__1_n_0 ;
  wire \count[6]_i_4__0__0_n_0 ;
  wire \count[6]_i_5__1_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__1_n_0 ;
  wire \count_reg[0]_i_12__1_n_1 ;
  wire \count_reg[0]_i_12__1_n_2 ;
  wire \count_reg[0]_i_12__1_n_3 ;
  wire \count_reg[0]_i_12__1_n_4 ;
  wire \count_reg[0]_i_12__1_n_5 ;
  wire \count_reg[0]_i_12__1_n_6 ;
  wire \count_reg[0]_i_12__1_n_7 ;
  wire \count_reg[0]_i_13__1_n_0 ;
  wire \count_reg[0]_i_13__1_n_1 ;
  wire \count_reg[0]_i_13__1_n_2 ;
  wire \count_reg[0]_i_13__1_n_3 ;
  wire \count_reg[0]_i_13__1_n_4 ;
  wire \count_reg[0]_i_13__1_n_5 ;
  wire \count_reg[0]_i_13__1_n_6 ;
  wire \count_reg[0]_i_13__1_n_7 ;
  wire \count_reg[0]_i_14__1_n_2 ;
  wire \count_reg[0]_i_14__1_n_3 ;
  wire \count_reg[0]_i_14__1_n_5 ;
  wire \count_reg[0]_i_14__1_n_6 ;
  wire \count_reg[0]_i_14__1_n_7 ;
  wire \count_reg[0]_i_15__1_n_0 ;
  wire \count_reg[0]_i_15__1_n_1 ;
  wire \count_reg[0]_i_15__1_n_2 ;
  wire \count_reg[0]_i_15__1_n_3 ;
  wire \count_reg[0]_i_15__1_n_4 ;
  wire \count_reg[0]_i_15__1_n_5 ;
  wire \count_reg[0]_i_15__1_n_6 ;
  wire \count_reg[0]_i_15__1_n_7 ;
  wire \count_reg[0]_i_16__1_n_0 ;
  wire \count_reg[0]_i_16__1_n_1 ;
  wire \count_reg[0]_i_16__1_n_2 ;
  wire \count_reg[0]_i_16__1_n_3 ;
  wire \count_reg[0]_i_16__1_n_4 ;
  wire \count_reg[0]_i_16__1_n_5 ;
  wire \count_reg[0]_i_16__1_n_6 ;
  wire \count_reg[0]_i_16__1_n_7 ;
  wire \count_reg[0]_i_17__1_n_0 ;
  wire \count_reg[0]_i_17__1_n_1 ;
  wire \count_reg[0]_i_17__1_n_2 ;
  wire \count_reg[0]_i_17__1_n_3 ;
  wire \count_reg[0]_i_17__1_n_4 ;
  wire \count_reg[0]_i_17__1_n_5 ;
  wire \count_reg[0]_i_17__1_n_6 ;
  wire \count_reg[0]_i_17__1_n_7 ;
  wire \count_reg[0]_i_18__1_n_0 ;
  wire \count_reg[0]_i_18__1_n_1 ;
  wire \count_reg[0]_i_18__1_n_2 ;
  wire \count_reg[0]_i_18__1_n_3 ;
  wire \count_reg[0]_i_18__1_n_4 ;
  wire \count_reg[0]_i_18__1_n_5 ;
  wire \count_reg[0]_i_18__1_n_6 ;
  wire \count_reg[0]_i_18__1_n_7 ;
  wire \count_reg[0]_i_19__1_n_0 ;
  wire \count_reg[0]_i_19__1_n_1 ;
  wire \count_reg[0]_i_19__1_n_2 ;
  wire \count_reg[0]_i_19__1_n_3 ;
  wire \count_reg[0]_i_19__1_n_4 ;
  wire \count_reg[0]_i_19__1_n_5 ;
  wire \count_reg[0]_i_19__1_n_6 ;
  wire \count_reg[0]_i_19__1_n_7 ;
  wire \count_reg[0]_i_3__1_n_0 ;
  wire \count_reg[0]_i_3__1_n_1 ;
  wire \count_reg[0]_i_3__1_n_2 ;
  wire \count_reg[0]_i_3__1_n_3 ;
  wire \count_reg[0]_i_3__1_n_4 ;
  wire \count_reg[0]_i_3__1_n_5 ;
  wire \count_reg[0]_i_3__1_n_6 ;
  wire \count_reg[0]_i_3__1_n_7 ;
  wire \count_reg[12]_i_1__1_n_0 ;
  wire \count_reg[12]_i_1__1_n_1 ;
  wire \count_reg[12]_i_1__1_n_2 ;
  wire \count_reg[12]_i_1__1_n_3 ;
  wire \count_reg[12]_i_1__1_n_4 ;
  wire \count_reg[12]_i_1__1_n_5 ;
  wire \count_reg[12]_i_1__1_n_6 ;
  wire \count_reg[12]_i_1__1_n_7 ;
  wire \count_reg[16]_i_1__1_n_0 ;
  wire \count_reg[16]_i_1__1_n_1 ;
  wire \count_reg[16]_i_1__1_n_2 ;
  wire \count_reg[16]_i_1__1_n_3 ;
  wire \count_reg[16]_i_1__1_n_4 ;
  wire \count_reg[16]_i_1__1_n_5 ;
  wire \count_reg[16]_i_1__1_n_6 ;
  wire \count_reg[16]_i_1__1_n_7 ;
  wire \count_reg[20]_i_1__1_n_0 ;
  wire \count_reg[20]_i_1__1_n_1 ;
  wire \count_reg[20]_i_1__1_n_2 ;
  wire \count_reg[20]_i_1__1_n_3 ;
  wire \count_reg[20]_i_1__1_n_4 ;
  wire \count_reg[20]_i_1__1_n_5 ;
  wire \count_reg[20]_i_1__1_n_6 ;
  wire \count_reg[20]_i_1__1_n_7 ;
  wire \count_reg[24]_i_1__1_n_0 ;
  wire \count_reg[24]_i_1__1_n_1 ;
  wire \count_reg[24]_i_1__1_n_2 ;
  wire \count_reg[24]_i_1__1_n_3 ;
  wire \count_reg[24]_i_1__1_n_4 ;
  wire \count_reg[24]_i_1__1_n_5 ;
  wire \count_reg[24]_i_1__1_n_6 ;
  wire \count_reg[24]_i_1__1_n_7 ;
  wire \count_reg[28]_i_1__1_n_1 ;
  wire \count_reg[28]_i_1__1_n_2 ;
  wire \count_reg[28]_i_1__1_n_3 ;
  wire \count_reg[28]_i_1__1_n_4 ;
  wire \count_reg[28]_i_1__1_n_5 ;
  wire \count_reg[28]_i_1__1_n_6 ;
  wire \count_reg[28]_i_1__1_n_7 ;
  wire \count_reg[4]_i_1__1_n_0 ;
  wire \count_reg[4]_i_1__1_n_1 ;
  wire \count_reg[4]_i_1__1_n_2 ;
  wire \count_reg[4]_i_1__1_n_3 ;
  wire \count_reg[4]_i_1__1_n_4 ;
  wire \count_reg[4]_i_1__1_n_5 ;
  wire \count_reg[4]_i_1__1_n_6 ;
  wire \count_reg[4]_i_1__1_n_7 ;
  wire \count_reg[8]_i_1__1_n_0 ;
  wire \count_reg[8]_i_1__1_n_1 ;
  wire \count_reg[8]_i_1__1_n_2 ;
  wire \count_reg[8]_i_1__1_n_3 ;
  wire \count_reg[8]_i_1__1_n_4 ;
  wire \count_reg[8]_i_1__1_n_5 ;
  wire \count_reg[8]_i_1__1_n_6 ;
  wire \count_reg[8]_i_1__1_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire nextIncSig_i_1__1_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__1_n_0;
  wire state1_carry_i_2__1_n_0;
  wire state1_carry_i_3__1_n_0;
  wire state1_carry_i_4__1_n_0;
  wire state1_carry_i_5__1_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__1_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__1_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__1_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__1_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__1_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__1 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__1 
       (.I0(\FSM_sequential_state[1]_i_7__1_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__1_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__1 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__1 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__1_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__1_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_0 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__1_n_0,amplitude0_carry_i_2__1_n_0,amplitude0_carry_i_3__1_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__1
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__1
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__1_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__1_n_0),
        .I4(state1_carry_i_5__1_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__1
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__1 
       (.I0(\amplitude[0]_i_2__1_n_0 ),
        .I1(\amplitude[0]_i_3__0_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__1 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__0 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__1 
       (.I0(\amplitude[7]_i_6__1_n_0 ),
        .I1(\amplitude[1]_i_2__1_n_0 ),
        .I2(\amplitude[1]_i_3__1_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__1 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__1 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__1_n_0 ),
        .I4(\amplitude[2]_i_2__1_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__1 
       (.I0(\amplitude[2]_i_3__1_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__1 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__1 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__1_n_0 ),
        .I5(\amplitude[3]_i_2__1_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__1 
       (.I0(\amplitude[3]_i_3__1_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__1 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__1 
       (.I0(\amplitude[4]_i_2__1_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__0__0_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__1 
       (.I0(\amplitude[7]_i_6__1_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__0__0 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__0__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__1 
       (.I0(\amplitude[5]_i_2__1_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__1_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__1 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__1 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__1_n_0 ),
        .I5(\amplitude[7]_i_6__1_n_0 ),
        .O(\amplitude[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__1 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__1 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__0__0_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__1_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__0__0 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__0__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__1 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__1_n_0 ),
        .I5(\amplitude[7]_i_6__1_n_0 ),
        .O(\amplitude[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__1 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__1_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__1_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__1 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__1_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__1_n_0 ),
        .I4(\amplitude[7]_i_7__1_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__1 
       (.I0(\amplitude[7]_i_8__1_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__1_n_0 ),
        .O(\amplitude[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__1 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__1 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__1 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__1 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__1_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__1 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__1 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__0__0_n_0 ),
        .O(\amplitude[7]_i_9__1_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__1_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__1 
       (.I0(\count_reg[0]_i_14__1_n_6 ),
        .I1(\count_reg[0]_i_14__1_n_5 ),
        .O(\count[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__1 
       (.I0(\count_reg[0]_i_19__1_n_7 ),
        .I1(\count_reg[0]_i_19__1_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__1_n_5 ),
        .I4(\count_reg[0]_i_19__1_n_4 ),
        .I5(\count_reg[0]_i_15__1_n_7 ),
        .O(\count[0]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__1_n_0 ),
        .O(\count[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__13 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__1 
       (.I0(\count[0]_i_6__1_n_0 ),
        .I1(\count[0]_i_7__1_n_0 ),
        .I2(\count[0]_i_8__1_n_0 ),
        .I3(\count[0]_i_9__1_n_0 ),
        .I4(\count[0]_i_10__1_n_0 ),
        .I5(\count[0]_i_11__1_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__1 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__1 
       (.I0(\count_reg[0]_i_12__1_n_4 ),
        .I1(\count_reg[0]_i_13__1_n_7 ),
        .I2(\count_reg[0]_i_13__1_n_6 ),
        .I3(\count_reg[0]_i_13__1_n_5 ),
        .I4(\count_reg[0]_i_13__1_n_4 ),
        .I5(\count_reg[0]_i_14__1_n_7 ),
        .O(\count[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__1 
       (.I0(\count_reg[0]_i_15__1_n_6 ),
        .I1(\count_reg[0]_i_15__1_n_5 ),
        .I2(\count_reg[0]_i_15__1_n_4 ),
        .I3(\count_reg[0]_i_16__1_n_7 ),
        .I4(\count_reg[0]_i_16__1_n_6 ),
        .I5(\count_reg[0]_i_16__1_n_5 ),
        .O(\count[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__1 
       (.I0(\count_reg[0]_i_17__1_n_6 ),
        .I1(\count_reg[0]_i_17__1_n_5 ),
        .I2(\count_reg[0]_i_17__1_n_4 ),
        .I3(\count_reg[0]_i_12__1_n_7 ),
        .I4(\count_reg[0]_i_12__1_n_6 ),
        .I5(\count_reg[0]_i_12__1_n_5 ),
        .O(\count[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__1 
       (.I0(\count_reg[0]_i_16__1_n_4 ),
        .I1(\count_reg[0]_i_18__1_n_7 ),
        .I2(\count_reg[0]_i_18__1_n_6 ),
        .I3(\count_reg[0]_i_18__1_n_5 ),
        .I4(\count_reg[0]_i_18__1_n_4 ),
        .I5(\count_reg[0]_i_17__1_n_7 ),
        .O(\count[0]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__1_n_0 ),
        .O(\count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__1_n_0 ),
        .O(\count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__1 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__1_n_0 ),
        .O(\count[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__1 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__1_n_0 ),
        .O(\count[4]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__1 
       (.I0(\count[5]_i_2__1_n_0 ),
        .I1(\count[6]_i_5__1_n_0 ),
        .O(\count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__1 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__1_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__1 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__1_n_0 ),
        .O(\count[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__1 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__1_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__0__0 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__0__0_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__1 
       (.I0(\amplitude[7]_i_4__1_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__1_n_0 ),
        .O(\count[6]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[0]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[0]_i_3__1_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[0]_i_12__1 
       (.CI(\count_reg[0]_i_17__1_n_0 ),
        .CO({\count_reg[0]_i_12__1_n_0 ,\count_reg[0]_i_12__1_n_1 ,\count_reg[0]_i_12__1_n_2 ,\count_reg[0]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__1_n_4 ,\count_reg[0]_i_12__1_n_5 ,\count_reg[0]_i_12__1_n_6 ,\count_reg[0]_i_12__1_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__1 
       (.CI(\count_reg[0]_i_12__1_n_0 ),
        .CO({\count_reg[0]_i_13__1_n_0 ,\count_reg[0]_i_13__1_n_1 ,\count_reg[0]_i_13__1_n_2 ,\count_reg[0]_i_13__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__1_n_4 ,\count_reg[0]_i_13__1_n_5 ,\count_reg[0]_i_13__1_n_6 ,\count_reg[0]_i_13__1_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__1 
       (.CI(\count_reg[0]_i_13__1_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__1_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__1_n_2 ,\count_reg[0]_i_14__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__1_O_UNCONNECTED [3],\count_reg[0]_i_14__1_n_5 ,\count_reg[0]_i_14__1_n_6 ,\count_reg[0]_i_14__1_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__1 
       (.CI(\count_reg[0]_i_19__1_n_0 ),
        .CO({\count_reg[0]_i_15__1_n_0 ,\count_reg[0]_i_15__1_n_1 ,\count_reg[0]_i_15__1_n_2 ,\count_reg[0]_i_15__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__1_n_4 ,\count_reg[0]_i_15__1_n_5 ,\count_reg[0]_i_15__1_n_6 ,\count_reg[0]_i_15__1_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__1 
       (.CI(\count_reg[0]_i_15__1_n_0 ),
        .CO({\count_reg[0]_i_16__1_n_0 ,\count_reg[0]_i_16__1_n_1 ,\count_reg[0]_i_16__1_n_2 ,\count_reg[0]_i_16__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__1_n_4 ,\count_reg[0]_i_16__1_n_5 ,\count_reg[0]_i_16__1_n_6 ,\count_reg[0]_i_16__1_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__1 
       (.CI(\count_reg[0]_i_18__1_n_0 ),
        .CO({\count_reg[0]_i_17__1_n_0 ,\count_reg[0]_i_17__1_n_1 ,\count_reg[0]_i_17__1_n_2 ,\count_reg[0]_i_17__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__1_n_4 ,\count_reg[0]_i_17__1_n_5 ,\count_reg[0]_i_17__1_n_6 ,\count_reg[0]_i_17__1_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__1 
       (.CI(\count_reg[0]_i_16__1_n_0 ),
        .CO({\count_reg[0]_i_18__1_n_0 ,\count_reg[0]_i_18__1_n_1 ,\count_reg[0]_i_18__1_n_2 ,\count_reg[0]_i_18__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__1_n_4 ,\count_reg[0]_i_18__1_n_5 ,\count_reg[0]_i_18__1_n_6 ,\count_reg[0]_i_18__1_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__1 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__1_n_0 ,\count_reg[0]_i_19__1_n_1 ,\count_reg[0]_i_19__1_n_2 ,\count_reg[0]_i_19__1_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__1_n_4 ,\count_reg[0]_i_19__1_n_5 ,\count_reg[0]_i_19__1_n_6 ,\count_reg[0]_i_19__1_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__1_n_0 ,\count_reg[0]_i_3__1_n_1 ,\count_reg[0]_i_3__1_n_2 ,\count_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__1_n_4 ,\count_reg[0]_i_3__1_n_5 ,\count_reg[0]_i_3__1_n_6 ,\count_reg[0]_i_3__1_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[8]_i_1__1_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[8]_i_1__1_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[12]_i_1__1_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[12]_i_1__1 
       (.CI(\count_reg[8]_i_1__1_n_0 ),
        .CO({\count_reg[12]_i_1__1_n_0 ,\count_reg[12]_i_1__1_n_1 ,\count_reg[12]_i_1__1_n_2 ,\count_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__1_n_4 ,\count_reg[12]_i_1__1_n_5 ,\count_reg[12]_i_1__1_n_6 ,\count_reg[12]_i_1__1_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[12]_i_1__1_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[12]_i_1__1_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[12]_i_1__1_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[16]_i_1__1_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[16]_i_1__1 
       (.CI(\count_reg[12]_i_1__1_n_0 ),
        .CO({\count_reg[16]_i_1__1_n_0 ,\count_reg[16]_i_1__1_n_1 ,\count_reg[16]_i_1__1_n_2 ,\count_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__1_n_4 ,\count_reg[16]_i_1__1_n_5 ,\count_reg[16]_i_1__1_n_6 ,\count_reg[16]_i_1__1_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[16]_i_1__1_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[16]_i_1__1_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[16]_i_1__1_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[1]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[0]_i_3__1_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[20]_i_1__1_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[20]_i_1__1 
       (.CI(\count_reg[16]_i_1__1_n_0 ),
        .CO({\count_reg[20]_i_1__1_n_0 ,\count_reg[20]_i_1__1_n_1 ,\count_reg[20]_i_1__1_n_2 ,\count_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__1_n_4 ,\count_reg[20]_i_1__1_n_5 ,\count_reg[20]_i_1__1_n_6 ,\count_reg[20]_i_1__1_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[20]_i_1__1_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[20]_i_1__1_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[20]_i_1__1_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[24]_i_1__1_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[24]_i_1__1 
       (.CI(\count_reg[20]_i_1__1_n_0 ),
        .CO({\count_reg[24]_i_1__1_n_0 ,\count_reg[24]_i_1__1_n_1 ,\count_reg[24]_i_1__1_n_2 ,\count_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__1_n_4 ,\count_reg[24]_i_1__1_n_5 ,\count_reg[24]_i_1__1_n_6 ,\count_reg[24]_i_1__1_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[24]_i_1__1_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[24]_i_1__1_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[24]_i_1__1_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[28]_i_1__1_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[28]_i_1__1 
       (.CI(\count_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__1_CO_UNCONNECTED [3],\count_reg[28]_i_1__1_n_1 ,\count_reg[28]_i_1__1_n_2 ,\count_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__1_n_4 ,\count_reg[28]_i_1__1_n_5 ,\count_reg[28]_i_1__1_n_6 ,\count_reg[28]_i_1__1_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[28]_i_1__1_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[2]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[0]_i_3__1_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[28]_i_1__1_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[28]_i_1__1_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[3]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[0]_i_3__1_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[4]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[4]_i_1__1_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[4]_i_1__1 
       (.CI(\count_reg[0]_i_3__1_n_0 ),
        .CO({\count_reg[4]_i_1__1_n_0 ,\count_reg[4]_i_1__1_n_1 ,\count_reg[4]_i_1__1_n_2 ,\count_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__1_n_4 ,\count_reg[4]_i_1__1_n_5 ,\count_reg[4]_i_1__1_n_6 ,\count_reg[4]_i_1__1_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[5]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[4]_i_1__1_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__1_n_0 ),
        .D(\count[6]_i_2__1_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[4]_i_1__1_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[4]_i_1__1_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[8]_i_1__1_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__13_n_0 ));
  CARRY4 \count_reg[8]_i_1__1 
       (.CI(\count_reg[4]_i_1__1_n_0 ),
        .CO({\count_reg[8]_i_1__1_n_0 ,\count_reg[8]_i_1__1_n_1 ,\count_reg[8]_i_1__1_n_2 ,\count_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__1_n_4 ,\count_reg[8]_i_1__1_n_5 ,\count_reg[8]_i_1__1_n_6 ,\count_reg[8]_i_1__1_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_1),
        .D(\count_reg[8]_i_1__1_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__1
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__1_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__1_n_0),
        .I4(state1_carry_i_5__1_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__1
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__1_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__1
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__1_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__1_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__1_n_0,state1_carry_i_2__1_n_0,state1_carry_i_3__1_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__1
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__1
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__1_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__1_n_0),
        .I4(state1_carry_i_5__1_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__1
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__1
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__1
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__1_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_41
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \mixedSigInt_reg[19]_i_13 ,
    \mixedSigInt_reg[19]_i_13_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_0,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\mixedSigInt_reg[19]_i_13 ;
  input [0:0]\mixedSigInt_reg[19]_i_13_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_0;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_state[1]_i_7__0_n_0 ;
  wire \FSM_sequential_state[1]_i_8__0_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__0_n_0;
  wire amplitude0_carry_i_2__0_n_0;
  wire amplitude0_carry_i_3__0_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__0_n_0 ;
  wire \amplitude[0]_i_3_n_0 ;
  wire \amplitude[1]_i_2__0_n_0 ;
  wire \amplitude[1]_i_3__0_n_0 ;
  wire \amplitude[2]_i_2__0_n_0 ;
  wire \amplitude[2]_i_3__0_n_0 ;
  wire \amplitude[3]_i_2__0_n_0 ;
  wire \amplitude[3]_i_3__0_n_0 ;
  wire \amplitude[4]_i_2__0_n_0 ;
  wire \amplitude[4]_i_3__0_n_0 ;
  wire \amplitude[5]_i_2__0_n_0 ;
  wire \amplitude[5]_i_3__0_n_0 ;
  wire \amplitude[5]_i_4__0_n_0 ;
  wire \amplitude[6]_i_2__0_n_0 ;
  wire \amplitude[6]_i_3__0_n_0 ;
  wire \amplitude[7]_i_1__0_n_0 ;
  wire \amplitude[7]_i_3__0_n_0 ;
  wire \amplitude[7]_i_4__0_n_0 ;
  wire \amplitude[7]_i_5__0_n_0 ;
  wire \amplitude[7]_i_6__0_n_0 ;
  wire \amplitude[7]_i_7__0_n_0 ;
  wire \amplitude[7]_i_8__0_n_0 ;
  wire \amplitude[7]_i_9__0_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out_0;
  wire count0__0;
  wire \count[0]_i_10__0_n_0 ;
  wire \count[0]_i_11__0_n_0 ;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[0]_i_1__12_n_0 ;
  wire \count[0]_i_5__0_n_0 ;
  wire \count[0]_i_6__0_n_0 ;
  wire \count[0]_i_7__0_n_0 ;
  wire \count[0]_i_8__0_n_0 ;
  wire \count[0]_i_9__0_n_0 ;
  wire \count[1]_i_1__0_n_0 ;
  wire \count[2]_i_1__0_n_0 ;
  wire \count[3]_i_1__0_n_0 ;
  wire \count[4]_i_1__0_n_0 ;
  wire \count[5]_i_1__0_n_0 ;
  wire \count[5]_i_2__0_n_0 ;
  wire \count[6]_i_1__0_n_0 ;
  wire \count[6]_i_2__0_n_0 ;
  wire \count[6]_i_3__0_n_0 ;
  wire \count[6]_i_4__0_n_0 ;
  wire \count[6]_i_5__0_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__0_n_0 ;
  wire \count_reg[0]_i_12__0_n_1 ;
  wire \count_reg[0]_i_12__0_n_2 ;
  wire \count_reg[0]_i_12__0_n_3 ;
  wire \count_reg[0]_i_12__0_n_4 ;
  wire \count_reg[0]_i_12__0_n_5 ;
  wire \count_reg[0]_i_12__0_n_6 ;
  wire \count_reg[0]_i_12__0_n_7 ;
  wire \count_reg[0]_i_13__0_n_0 ;
  wire \count_reg[0]_i_13__0_n_1 ;
  wire \count_reg[0]_i_13__0_n_2 ;
  wire \count_reg[0]_i_13__0_n_3 ;
  wire \count_reg[0]_i_13__0_n_4 ;
  wire \count_reg[0]_i_13__0_n_5 ;
  wire \count_reg[0]_i_13__0_n_6 ;
  wire \count_reg[0]_i_13__0_n_7 ;
  wire \count_reg[0]_i_14__0_n_2 ;
  wire \count_reg[0]_i_14__0_n_3 ;
  wire \count_reg[0]_i_14__0_n_5 ;
  wire \count_reg[0]_i_14__0_n_6 ;
  wire \count_reg[0]_i_14__0_n_7 ;
  wire \count_reg[0]_i_15__0_n_0 ;
  wire \count_reg[0]_i_15__0_n_1 ;
  wire \count_reg[0]_i_15__0_n_2 ;
  wire \count_reg[0]_i_15__0_n_3 ;
  wire \count_reg[0]_i_15__0_n_4 ;
  wire \count_reg[0]_i_15__0_n_5 ;
  wire \count_reg[0]_i_15__0_n_6 ;
  wire \count_reg[0]_i_15__0_n_7 ;
  wire \count_reg[0]_i_16__0_n_0 ;
  wire \count_reg[0]_i_16__0_n_1 ;
  wire \count_reg[0]_i_16__0_n_2 ;
  wire \count_reg[0]_i_16__0_n_3 ;
  wire \count_reg[0]_i_16__0_n_4 ;
  wire \count_reg[0]_i_16__0_n_5 ;
  wire \count_reg[0]_i_16__0_n_6 ;
  wire \count_reg[0]_i_16__0_n_7 ;
  wire \count_reg[0]_i_17__0_n_0 ;
  wire \count_reg[0]_i_17__0_n_1 ;
  wire \count_reg[0]_i_17__0_n_2 ;
  wire \count_reg[0]_i_17__0_n_3 ;
  wire \count_reg[0]_i_17__0_n_4 ;
  wire \count_reg[0]_i_17__0_n_5 ;
  wire \count_reg[0]_i_17__0_n_6 ;
  wire \count_reg[0]_i_17__0_n_7 ;
  wire \count_reg[0]_i_18__0_n_0 ;
  wire \count_reg[0]_i_18__0_n_1 ;
  wire \count_reg[0]_i_18__0_n_2 ;
  wire \count_reg[0]_i_18__0_n_3 ;
  wire \count_reg[0]_i_18__0_n_4 ;
  wire \count_reg[0]_i_18__0_n_5 ;
  wire \count_reg[0]_i_18__0_n_6 ;
  wire \count_reg[0]_i_18__0_n_7 ;
  wire \count_reg[0]_i_19__0_n_0 ;
  wire \count_reg[0]_i_19__0_n_1 ;
  wire \count_reg[0]_i_19__0_n_2 ;
  wire \count_reg[0]_i_19__0_n_3 ;
  wire \count_reg[0]_i_19__0_n_4 ;
  wire \count_reg[0]_i_19__0_n_5 ;
  wire \count_reg[0]_i_19__0_n_6 ;
  wire \count_reg[0]_i_19__0_n_7 ;
  wire \count_reg[0]_i_3__0_n_0 ;
  wire \count_reg[0]_i_3__0_n_1 ;
  wire \count_reg[0]_i_3__0_n_2 ;
  wire \count_reg[0]_i_3__0_n_3 ;
  wire \count_reg[0]_i_3__0_n_4 ;
  wire \count_reg[0]_i_3__0_n_5 ;
  wire \count_reg[0]_i_3__0_n_6 ;
  wire \count_reg[0]_i_3__0_n_7 ;
  wire \count_reg[12]_i_1__0_n_0 ;
  wire \count_reg[12]_i_1__0_n_1 ;
  wire \count_reg[12]_i_1__0_n_2 ;
  wire \count_reg[12]_i_1__0_n_3 ;
  wire \count_reg[12]_i_1__0_n_4 ;
  wire \count_reg[12]_i_1__0_n_5 ;
  wire \count_reg[12]_i_1__0_n_6 ;
  wire \count_reg[12]_i_1__0_n_7 ;
  wire \count_reg[16]_i_1__0_n_0 ;
  wire \count_reg[16]_i_1__0_n_1 ;
  wire \count_reg[16]_i_1__0_n_2 ;
  wire \count_reg[16]_i_1__0_n_3 ;
  wire \count_reg[16]_i_1__0_n_4 ;
  wire \count_reg[16]_i_1__0_n_5 ;
  wire \count_reg[16]_i_1__0_n_6 ;
  wire \count_reg[16]_i_1__0_n_7 ;
  wire \count_reg[20]_i_1__0_n_0 ;
  wire \count_reg[20]_i_1__0_n_1 ;
  wire \count_reg[20]_i_1__0_n_2 ;
  wire \count_reg[20]_i_1__0_n_3 ;
  wire \count_reg[20]_i_1__0_n_4 ;
  wire \count_reg[20]_i_1__0_n_5 ;
  wire \count_reg[20]_i_1__0_n_6 ;
  wire \count_reg[20]_i_1__0_n_7 ;
  wire \count_reg[24]_i_1__0_n_0 ;
  wire \count_reg[24]_i_1__0_n_1 ;
  wire \count_reg[24]_i_1__0_n_2 ;
  wire \count_reg[24]_i_1__0_n_3 ;
  wire \count_reg[24]_i_1__0_n_4 ;
  wire \count_reg[24]_i_1__0_n_5 ;
  wire \count_reg[24]_i_1__0_n_6 ;
  wire \count_reg[24]_i_1__0_n_7 ;
  wire \count_reg[28]_i_1__0_n_1 ;
  wire \count_reg[28]_i_1__0_n_2 ;
  wire \count_reg[28]_i_1__0_n_3 ;
  wire \count_reg[28]_i_1__0_n_4 ;
  wire \count_reg[28]_i_1__0_n_5 ;
  wire \count_reg[28]_i_1__0_n_6 ;
  wire \count_reg[28]_i_1__0_n_7 ;
  wire \count_reg[4]_i_1__0_n_0 ;
  wire \count_reg[4]_i_1__0_n_1 ;
  wire \count_reg[4]_i_1__0_n_2 ;
  wire \count_reg[4]_i_1__0_n_3 ;
  wire \count_reg[4]_i_1__0_n_4 ;
  wire \count_reg[4]_i_1__0_n_5 ;
  wire \count_reg[4]_i_1__0_n_6 ;
  wire \count_reg[4]_i_1__0_n_7 ;
  wire \count_reg[8]_i_1__0_n_0 ;
  wire \count_reg[8]_i_1__0_n_1 ;
  wire \count_reg[8]_i_1__0_n_2 ;
  wire \count_reg[8]_i_1__0_n_3 ;
  wire \count_reg[8]_i_1__0_n_4 ;
  wire \count_reg[8]_i_1__0_n_5 ;
  wire \count_reg[8]_i_1__0_n_6 ;
  wire \count_reg[8]_i_1__0_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire [0:0]\mixedSigInt_reg[19]_i_13 ;
  wire [0:0]\mixedSigInt_reg[19]_i_13_0 ;
  wire nextIncSig_i_1__0_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__0_n_0;
  wire state1_carry_i_2__0_n_0;
  wire state1_carry_i_3__0_n_0;
  wire state1_carry_i_4__0_n_0;
  wire state1_carry_i_5__0_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__0_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\FSM_sequential_state[1]_i_4__0_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__0_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__0_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__0 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__0 
       (.I0(\FSM_sequential_state[1]_i_7__0_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__0_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__0 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__0 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__0_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__0_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_1 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__0_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_1 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__0_n_0,amplitude0_carry_i_2__0_n_0,amplitude0_carry_i_3__0_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__0
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__0
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__0_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__0_n_0),
        .I4(state1_carry_i_5__0_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__0
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__0 
       (.I0(\amplitude[0]_i_2__0_n_0 ),
        .I1(\amplitude[0]_i_3_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__0 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__0 
       (.I0(\amplitude[7]_i_6__0_n_0 ),
        .I1(\amplitude[1]_i_2__0_n_0 ),
        .I2(\amplitude[1]_i_3__0_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__0 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__0 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__0_n_0 ),
        .I4(\amplitude[2]_i_2__0_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__0 
       (.I0(\amplitude[2]_i_3__0_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__0 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__0 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__0_n_0 ),
        .I5(\amplitude[3]_i_2__0_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__0 
       (.I0(\amplitude[3]_i_3__0_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__0 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__0 
       (.I0(\amplitude[4]_i_2__0_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__0_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__0 
       (.I0(\amplitude[7]_i_6__0_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__0 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__0 
       (.I0(\amplitude[5]_i_2__0_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__0_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__0 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__0 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__0_n_0 ),
        .I5(\amplitude[7]_i_6__0_n_0 ),
        .O(\amplitude[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__0 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__0 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__0_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__0_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__0 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__0 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__0_n_0 ),
        .I5(\amplitude[7]_i_6__0_n_0 ),
        .O(\amplitude[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__0 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__0_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__0_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__0 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__0_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__0_n_0 ),
        .I4(\amplitude[7]_i_7__0_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__0 
       (.I0(\amplitude[7]_i_8__0_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__0_n_0 ),
        .O(\amplitude[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__0 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__0 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__0 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__0 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__0_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__0 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__0 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__0_n_0 ),
        .O(\amplitude[7]_i_9__0_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__0_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__0 
       (.I0(\count_reg[0]_i_14__0_n_6 ),
        .I1(\count_reg[0]_i_14__0_n_5 ),
        .O(\count[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__0 
       (.I0(\count_reg[0]_i_19__0_n_7 ),
        .I1(\count_reg[0]_i_19__0_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__0_n_5 ),
        .I4(\count_reg[0]_i_19__0_n_4 ),
        .I5(\count_reg[0]_i_15__0_n_7 ),
        .O(\count[0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__0 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__0_n_0 ),
        .O(\count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__12 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__0 
       (.I0(\count[0]_i_6__0_n_0 ),
        .I1(\count[0]_i_7__0_n_0 ),
        .I2(\count[0]_i_8__0_n_0 ),
        .I3(\count[0]_i_9__0_n_0 ),
        .I4(\count[0]_i_10__0_n_0 ),
        .I5(\count[0]_i_11__0_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__0 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__0 
       (.I0(\count_reg[0]_i_12__0_n_4 ),
        .I1(\count_reg[0]_i_13__0_n_7 ),
        .I2(\count_reg[0]_i_13__0_n_6 ),
        .I3(\count_reg[0]_i_13__0_n_5 ),
        .I4(\count_reg[0]_i_13__0_n_4 ),
        .I5(\count_reg[0]_i_14__0_n_7 ),
        .O(\count[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__0 
       (.I0(\count_reg[0]_i_15__0_n_6 ),
        .I1(\count_reg[0]_i_15__0_n_5 ),
        .I2(\count_reg[0]_i_15__0_n_4 ),
        .I3(\count_reg[0]_i_16__0_n_7 ),
        .I4(\count_reg[0]_i_16__0_n_6 ),
        .I5(\count_reg[0]_i_16__0_n_5 ),
        .O(\count[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__0 
       (.I0(\count_reg[0]_i_17__0_n_6 ),
        .I1(\count_reg[0]_i_17__0_n_5 ),
        .I2(\count_reg[0]_i_17__0_n_4 ),
        .I3(\count_reg[0]_i_12__0_n_7 ),
        .I4(\count_reg[0]_i_12__0_n_6 ),
        .I5(\count_reg[0]_i_12__0_n_5 ),
        .O(\count[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__0 
       (.I0(\count_reg[0]_i_16__0_n_4 ),
        .I1(\count_reg[0]_i_18__0_n_7 ),
        .I2(\count_reg[0]_i_18__0_n_6 ),
        .I3(\count_reg[0]_i_18__0_n_5 ),
        .I4(\count_reg[0]_i_18__0_n_4 ),
        .I5(\count_reg[0]_i_17__0_n_7 ),
        .O(\count[0]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__0 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__0_n_0 ),
        .O(\count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__0 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__0_n_0 ),
        .O(\count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__0 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__0_n_0 ),
        .O(\count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__0 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__0_n_0 ),
        .O(\count[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__0 
       (.I0(\count[5]_i_2__0_n_0 ),
        .I1(\count[6]_i_5__0_n_0 ),
        .O(\count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__0 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__0_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__0 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__0_n_0 ),
        .O(\count[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__0 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__0_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__0 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__0 
       (.I0(\amplitude[7]_i_4__0_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__0_n_0 ),
        .O(\count[6]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[0]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[0]_i_3__0_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[0]_i_12__0 
       (.CI(\count_reg[0]_i_17__0_n_0 ),
        .CO({\count_reg[0]_i_12__0_n_0 ,\count_reg[0]_i_12__0_n_1 ,\count_reg[0]_i_12__0_n_2 ,\count_reg[0]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__0_n_4 ,\count_reg[0]_i_12__0_n_5 ,\count_reg[0]_i_12__0_n_6 ,\count_reg[0]_i_12__0_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__0 
       (.CI(\count_reg[0]_i_12__0_n_0 ),
        .CO({\count_reg[0]_i_13__0_n_0 ,\count_reg[0]_i_13__0_n_1 ,\count_reg[0]_i_13__0_n_2 ,\count_reg[0]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__0_n_4 ,\count_reg[0]_i_13__0_n_5 ,\count_reg[0]_i_13__0_n_6 ,\count_reg[0]_i_13__0_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__0 
       (.CI(\count_reg[0]_i_13__0_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__0_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__0_n_2 ,\count_reg[0]_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__0_O_UNCONNECTED [3],\count_reg[0]_i_14__0_n_5 ,\count_reg[0]_i_14__0_n_6 ,\count_reg[0]_i_14__0_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__0 
       (.CI(\count_reg[0]_i_19__0_n_0 ),
        .CO({\count_reg[0]_i_15__0_n_0 ,\count_reg[0]_i_15__0_n_1 ,\count_reg[0]_i_15__0_n_2 ,\count_reg[0]_i_15__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__0_n_4 ,\count_reg[0]_i_15__0_n_5 ,\count_reg[0]_i_15__0_n_6 ,\count_reg[0]_i_15__0_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__0 
       (.CI(\count_reg[0]_i_15__0_n_0 ),
        .CO({\count_reg[0]_i_16__0_n_0 ,\count_reg[0]_i_16__0_n_1 ,\count_reg[0]_i_16__0_n_2 ,\count_reg[0]_i_16__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__0_n_4 ,\count_reg[0]_i_16__0_n_5 ,\count_reg[0]_i_16__0_n_6 ,\count_reg[0]_i_16__0_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__0 
       (.CI(\count_reg[0]_i_18__0_n_0 ),
        .CO({\count_reg[0]_i_17__0_n_0 ,\count_reg[0]_i_17__0_n_1 ,\count_reg[0]_i_17__0_n_2 ,\count_reg[0]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__0_n_4 ,\count_reg[0]_i_17__0_n_5 ,\count_reg[0]_i_17__0_n_6 ,\count_reg[0]_i_17__0_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__0 
       (.CI(\count_reg[0]_i_16__0_n_0 ),
        .CO({\count_reg[0]_i_18__0_n_0 ,\count_reg[0]_i_18__0_n_1 ,\count_reg[0]_i_18__0_n_2 ,\count_reg[0]_i_18__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__0_n_4 ,\count_reg[0]_i_18__0_n_5 ,\count_reg[0]_i_18__0_n_6 ,\count_reg[0]_i_18__0_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__0 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__0_n_0 ,\count_reg[0]_i_19__0_n_1 ,\count_reg[0]_i_19__0_n_2 ,\count_reg[0]_i_19__0_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__0_n_4 ,\count_reg[0]_i_19__0_n_5 ,\count_reg[0]_i_19__0_n_6 ,\count_reg[0]_i_19__0_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__0_n_0 ,\count_reg[0]_i_3__0_n_1 ,\count_reg[0]_i_3__0_n_2 ,\count_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__0_n_4 ,\count_reg[0]_i_3__0_n_5 ,\count_reg[0]_i_3__0_n_6 ,\count_reg[0]_i_3__0_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[8]_i_1__0_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[8]_i_1__0_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[12]_i_1__0_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[12]_i_1__0 
       (.CI(\count_reg[8]_i_1__0_n_0 ),
        .CO({\count_reg[12]_i_1__0_n_0 ,\count_reg[12]_i_1__0_n_1 ,\count_reg[12]_i_1__0_n_2 ,\count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__0_n_4 ,\count_reg[12]_i_1__0_n_5 ,\count_reg[12]_i_1__0_n_6 ,\count_reg[12]_i_1__0_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[12]_i_1__0_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[12]_i_1__0_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[12]_i_1__0_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[16]_i_1__0_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[16]_i_1__0 
       (.CI(\count_reg[12]_i_1__0_n_0 ),
        .CO({\count_reg[16]_i_1__0_n_0 ,\count_reg[16]_i_1__0_n_1 ,\count_reg[16]_i_1__0_n_2 ,\count_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__0_n_4 ,\count_reg[16]_i_1__0_n_5 ,\count_reg[16]_i_1__0_n_6 ,\count_reg[16]_i_1__0_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[16]_i_1__0_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[16]_i_1__0_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[16]_i_1__0_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[1]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[0]_i_3__0_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[20]_i_1__0_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[20]_i_1__0 
       (.CI(\count_reg[16]_i_1__0_n_0 ),
        .CO({\count_reg[20]_i_1__0_n_0 ,\count_reg[20]_i_1__0_n_1 ,\count_reg[20]_i_1__0_n_2 ,\count_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__0_n_4 ,\count_reg[20]_i_1__0_n_5 ,\count_reg[20]_i_1__0_n_6 ,\count_reg[20]_i_1__0_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[20]_i_1__0_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[20]_i_1__0_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[20]_i_1__0_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[24]_i_1__0_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[24]_i_1__0 
       (.CI(\count_reg[20]_i_1__0_n_0 ),
        .CO({\count_reg[24]_i_1__0_n_0 ,\count_reg[24]_i_1__0_n_1 ,\count_reg[24]_i_1__0_n_2 ,\count_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__0_n_4 ,\count_reg[24]_i_1__0_n_5 ,\count_reg[24]_i_1__0_n_6 ,\count_reg[24]_i_1__0_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[24]_i_1__0_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[24]_i_1__0_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[24]_i_1__0_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[28]_i_1__0_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[28]_i_1__0 
       (.CI(\count_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__0_CO_UNCONNECTED [3],\count_reg[28]_i_1__0_n_1 ,\count_reg[28]_i_1__0_n_2 ,\count_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__0_n_4 ,\count_reg[28]_i_1__0_n_5 ,\count_reg[28]_i_1__0_n_6 ,\count_reg[28]_i_1__0_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[28]_i_1__0_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[2]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[0]_i_3__0_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[28]_i_1__0_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[28]_i_1__0_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[3]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[0]_i_3__0_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[4]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[4]_i_1__0_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[4]_i_1__0 
       (.CI(\count_reg[0]_i_3__0_n_0 ),
        .CO({\count_reg[4]_i_1__0_n_0 ,\count_reg[4]_i_1__0_n_1 ,\count_reg[4]_i_1__0_n_2 ,\count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__0_n_4 ,\count_reg[4]_i_1__0_n_5 ,\count_reg[4]_i_1__0_n_6 ,\count_reg[4]_i_1__0_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[5]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[4]_i_1__0_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__0_n_0 ),
        .D(\count[6]_i_2__0_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[4]_i_1__0_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[4]_i_1__0_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[8]_i_1__0_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__12_n_0 ));
  CARRY4 \count_reg[8]_i_1__0 
       (.CI(\count_reg[4]_i_1__0_n_0 ),
        .CO({\count_reg[8]_i_1__0_n_0 ,\count_reg[8]_i_1__0_n_1 ,\count_reg[8]_i_1__0_n_2 ,\count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__0_n_4 ,\count_reg[8]_i_1__0_n_5 ,\count_reg[8]_i_1__0_n_6 ,\count_reg[8]_i_1__0_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_0),
        .D(\count_reg[8]_i_1__0_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__0
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__0_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__0_n_0),
        .I4(state1_carry_i_5__0_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__0
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__0_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\mixedSigInt_reg[19]_i_13 (\mixedSigInt_reg[19]_i_13 ),
        .\mixedSigInt_reg[19]_i_13_0 (\mixedSigInt_reg[19]_i_13_0 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__0
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__0_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__0_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__0_n_0,state1_carry_i_2__0_n_0,state1_carry_i_3__0_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__0
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__0_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__0
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__0_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__0_n_0),
        .I4(state1_carry_i_5__0_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__0
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__0
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__0
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__0_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_46
   (P,
    prevState_reg_0,
    s_axi_aclk,
    \bl.DSP48E_2 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_10,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]P;
  output prevState_reg_0;
  input s_axi_aclk;
  input \bl.DSP48E_2 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_10;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__10_n_0 ;
  wire \FSM_sequential_state[1]_i_1__10_n_0 ;
  wire \FSM_sequential_state[1]_i_2__10_n_0 ;
  wire \FSM_sequential_state[1]_i_3__10_n_0 ;
  wire \FSM_sequential_state[1]_i_4__10_n_0 ;
  wire \FSM_sequential_state[1]_i_5__10_n_0 ;
  wire \FSM_sequential_state[1]_i_6__10_n_0 ;
  wire \FSM_sequential_state[1]_i_7__10_n_0 ;
  wire \FSM_sequential_state[1]_i_8__10_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [15:0]P;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__10_n_0;
  wire amplitude0_carry_i_2__10_n_0;
  wire amplitude0_carry_i_3__10_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__10_n_0 ;
  wire \amplitude[0]_i_3__9_n_0 ;
  wire \amplitude[1]_i_2__10_n_0 ;
  wire \amplitude[1]_i_3__10_n_0 ;
  wire \amplitude[2]_i_2__10_n_0 ;
  wire \amplitude[2]_i_3__10_n_0 ;
  wire \amplitude[3]_i_2__10_n_0 ;
  wire \amplitude[3]_i_3__10_n_0 ;
  wire \amplitude[4]_i_2__10_n_0 ;
  wire \amplitude[4]_i_3__9_n_0 ;
  wire \amplitude[5]_i_2__10_n_0 ;
  wire \amplitude[5]_i_3__10_n_0 ;
  wire \amplitude[5]_i_4__10_n_0 ;
  wire \amplitude[6]_i_2__9_n_0 ;
  wire \amplitude[6]_i_3__10_n_0 ;
  wire \amplitude[7]_i_1__10_n_0 ;
  wire \amplitude[7]_i_3__10_n_0 ;
  wire \amplitude[7]_i_4__10_n_0 ;
  wire \amplitude[7]_i_5__10_n_0 ;
  wire \amplitude[7]_i_6__10_n_0 ;
  wire \amplitude[7]_i_7__10_n_0 ;
  wire \amplitude[7]_i_8__10_n_0 ;
  wire \amplitude[7]_i_9__10_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire \bl.DSP48E_2 ;
  wire count02_out_10;
  wire count0__0;
  wire \count[0]_i_10__10_n_0 ;
  wire \count[0]_i_11__10_n_0 ;
  wire \count[0]_i_1__10_n_0 ;
  wire \count[0]_i_1__22_n_0 ;
  wire \count[0]_i_5__10_n_0 ;
  wire \count[0]_i_6__10_n_0 ;
  wire \count[0]_i_7__10_n_0 ;
  wire \count[0]_i_8__10_n_0 ;
  wire \count[0]_i_9__10_n_0 ;
  wire \count[1]_i_1__10_n_0 ;
  wire \count[2]_i_1__10_n_0 ;
  wire \count[3]_i_1__10_n_0 ;
  wire \count[4]_i_1__10_n_0 ;
  wire \count[5]_i_1__10_n_0 ;
  wire \count[5]_i_2__10_n_0 ;
  wire \count[6]_i_1__10_n_0 ;
  wire \count[6]_i_2__10_n_0 ;
  wire \count[6]_i_3__10_n_0 ;
  wire \count[6]_i_4__9_n_0 ;
  wire \count[6]_i_5__10_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__10_n_0 ;
  wire \count_reg[0]_i_12__10_n_1 ;
  wire \count_reg[0]_i_12__10_n_2 ;
  wire \count_reg[0]_i_12__10_n_3 ;
  wire \count_reg[0]_i_12__10_n_4 ;
  wire \count_reg[0]_i_12__10_n_5 ;
  wire \count_reg[0]_i_12__10_n_6 ;
  wire \count_reg[0]_i_12__10_n_7 ;
  wire \count_reg[0]_i_13__10_n_0 ;
  wire \count_reg[0]_i_13__10_n_1 ;
  wire \count_reg[0]_i_13__10_n_2 ;
  wire \count_reg[0]_i_13__10_n_3 ;
  wire \count_reg[0]_i_13__10_n_4 ;
  wire \count_reg[0]_i_13__10_n_5 ;
  wire \count_reg[0]_i_13__10_n_6 ;
  wire \count_reg[0]_i_13__10_n_7 ;
  wire \count_reg[0]_i_14__10_n_2 ;
  wire \count_reg[0]_i_14__10_n_3 ;
  wire \count_reg[0]_i_14__10_n_5 ;
  wire \count_reg[0]_i_14__10_n_6 ;
  wire \count_reg[0]_i_14__10_n_7 ;
  wire \count_reg[0]_i_15__10_n_0 ;
  wire \count_reg[0]_i_15__10_n_1 ;
  wire \count_reg[0]_i_15__10_n_2 ;
  wire \count_reg[0]_i_15__10_n_3 ;
  wire \count_reg[0]_i_15__10_n_4 ;
  wire \count_reg[0]_i_15__10_n_5 ;
  wire \count_reg[0]_i_15__10_n_6 ;
  wire \count_reg[0]_i_15__10_n_7 ;
  wire \count_reg[0]_i_16__10_n_0 ;
  wire \count_reg[0]_i_16__10_n_1 ;
  wire \count_reg[0]_i_16__10_n_2 ;
  wire \count_reg[0]_i_16__10_n_3 ;
  wire \count_reg[0]_i_16__10_n_4 ;
  wire \count_reg[0]_i_16__10_n_5 ;
  wire \count_reg[0]_i_16__10_n_6 ;
  wire \count_reg[0]_i_16__10_n_7 ;
  wire \count_reg[0]_i_17__10_n_0 ;
  wire \count_reg[0]_i_17__10_n_1 ;
  wire \count_reg[0]_i_17__10_n_2 ;
  wire \count_reg[0]_i_17__10_n_3 ;
  wire \count_reg[0]_i_17__10_n_4 ;
  wire \count_reg[0]_i_17__10_n_5 ;
  wire \count_reg[0]_i_17__10_n_6 ;
  wire \count_reg[0]_i_17__10_n_7 ;
  wire \count_reg[0]_i_18__10_n_0 ;
  wire \count_reg[0]_i_18__10_n_1 ;
  wire \count_reg[0]_i_18__10_n_2 ;
  wire \count_reg[0]_i_18__10_n_3 ;
  wire \count_reg[0]_i_18__10_n_4 ;
  wire \count_reg[0]_i_18__10_n_5 ;
  wire \count_reg[0]_i_18__10_n_6 ;
  wire \count_reg[0]_i_18__10_n_7 ;
  wire \count_reg[0]_i_19__10_n_0 ;
  wire \count_reg[0]_i_19__10_n_1 ;
  wire \count_reg[0]_i_19__10_n_2 ;
  wire \count_reg[0]_i_19__10_n_3 ;
  wire \count_reg[0]_i_19__10_n_4 ;
  wire \count_reg[0]_i_19__10_n_5 ;
  wire \count_reg[0]_i_19__10_n_6 ;
  wire \count_reg[0]_i_19__10_n_7 ;
  wire \count_reg[0]_i_3__10_n_0 ;
  wire \count_reg[0]_i_3__10_n_1 ;
  wire \count_reg[0]_i_3__10_n_2 ;
  wire \count_reg[0]_i_3__10_n_3 ;
  wire \count_reg[0]_i_3__10_n_4 ;
  wire \count_reg[0]_i_3__10_n_5 ;
  wire \count_reg[0]_i_3__10_n_6 ;
  wire \count_reg[0]_i_3__10_n_7 ;
  wire \count_reg[12]_i_1__10_n_0 ;
  wire \count_reg[12]_i_1__10_n_1 ;
  wire \count_reg[12]_i_1__10_n_2 ;
  wire \count_reg[12]_i_1__10_n_3 ;
  wire \count_reg[12]_i_1__10_n_4 ;
  wire \count_reg[12]_i_1__10_n_5 ;
  wire \count_reg[12]_i_1__10_n_6 ;
  wire \count_reg[12]_i_1__10_n_7 ;
  wire \count_reg[16]_i_1__10_n_0 ;
  wire \count_reg[16]_i_1__10_n_1 ;
  wire \count_reg[16]_i_1__10_n_2 ;
  wire \count_reg[16]_i_1__10_n_3 ;
  wire \count_reg[16]_i_1__10_n_4 ;
  wire \count_reg[16]_i_1__10_n_5 ;
  wire \count_reg[16]_i_1__10_n_6 ;
  wire \count_reg[16]_i_1__10_n_7 ;
  wire \count_reg[20]_i_1__10_n_0 ;
  wire \count_reg[20]_i_1__10_n_1 ;
  wire \count_reg[20]_i_1__10_n_2 ;
  wire \count_reg[20]_i_1__10_n_3 ;
  wire \count_reg[20]_i_1__10_n_4 ;
  wire \count_reg[20]_i_1__10_n_5 ;
  wire \count_reg[20]_i_1__10_n_6 ;
  wire \count_reg[20]_i_1__10_n_7 ;
  wire \count_reg[24]_i_1__10_n_0 ;
  wire \count_reg[24]_i_1__10_n_1 ;
  wire \count_reg[24]_i_1__10_n_2 ;
  wire \count_reg[24]_i_1__10_n_3 ;
  wire \count_reg[24]_i_1__10_n_4 ;
  wire \count_reg[24]_i_1__10_n_5 ;
  wire \count_reg[24]_i_1__10_n_6 ;
  wire \count_reg[24]_i_1__10_n_7 ;
  wire \count_reg[28]_i_1__10_n_1 ;
  wire \count_reg[28]_i_1__10_n_2 ;
  wire \count_reg[28]_i_1__10_n_3 ;
  wire \count_reg[28]_i_1__10_n_4 ;
  wire \count_reg[28]_i_1__10_n_5 ;
  wire \count_reg[28]_i_1__10_n_6 ;
  wire \count_reg[28]_i_1__10_n_7 ;
  wire \count_reg[4]_i_1__10_n_0 ;
  wire \count_reg[4]_i_1__10_n_1 ;
  wire \count_reg[4]_i_1__10_n_2 ;
  wire \count_reg[4]_i_1__10_n_3 ;
  wire \count_reg[4]_i_1__10_n_4 ;
  wire \count_reg[4]_i_1__10_n_5 ;
  wire \count_reg[4]_i_1__10_n_6 ;
  wire \count_reg[4]_i_1__10_n_7 ;
  wire \count_reg[8]_i_1__10_n_0 ;
  wire \count_reg[8]_i_1__10_n_1 ;
  wire \count_reg[8]_i_1__10_n_2 ;
  wire \count_reg[8]_i_1__10_n_3 ;
  wire \count_reg[8]_i_1__10_n_4 ;
  wire \count_reg[8]_i_1__10_n_5 ;
  wire \count_reg[8]_i_1__10_n_6 ;
  wire \count_reg[8]_i_1__10_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_3__10_n_0;
  wire nextIncSig_i_1__10_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__10_n_0;
  wire state1_carry_i_2__10_n_0;
  wire state1_carry_i_3__10_n_0;
  wire state1_carry_i_4__10_n_0;
  wire state1_carry_i_5__10_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__10_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__10_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__10_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__10 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__10_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__10_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__10 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__10_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__10_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__10 
       (.I0(\FSM_sequential_state[1]_i_4__10_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__10_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__10 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__10_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__10 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__10 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__10 
       (.I0(\FSM_sequential_state[1]_i_7__10_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__10_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__10 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__10 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__10_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__10_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__10_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__10_n_0,amplitude0_carry_i_2__10_n_0,amplitude0_carry_i_3__10_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__10
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__9_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__10
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__10_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__10_n_0),
        .I4(state1_carry_i_5__10_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__10
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__10 
       (.I0(\amplitude[0]_i_2__10_n_0 ),
        .I1(\amplitude[0]_i_3__9_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__10 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__9 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__10 
       (.I0(\amplitude[7]_i_6__10_n_0 ),
        .I1(\amplitude[1]_i_2__10_n_0 ),
        .I2(\amplitude[1]_i_3__10_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__10 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__10 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__10 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__10_n_0 ),
        .I4(\amplitude[2]_i_2__10_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__10 
       (.I0(\amplitude[2]_i_3__10_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__10 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__10 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__10_n_0 ),
        .I5(\amplitude[3]_i_2__10_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__10 
       (.I0(\amplitude[3]_i_3__10_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__10 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__10 
       (.I0(\amplitude[4]_i_2__10_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__9_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__10 
       (.I0(\amplitude[7]_i_6__10_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__9 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__10 
       (.I0(\amplitude[5]_i_2__10_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__10_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__10 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__10 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__10_n_0 ),
        .I5(\amplitude[7]_i_6__10_n_0 ),
        .O(\amplitude[5]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__10 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__10 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__9_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__10_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__9 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__10 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__10_n_0 ),
        .I5(\amplitude[7]_i_6__10_n_0 ),
        .O(\amplitude[6]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__10 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__10_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__10_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__10 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__10_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__10_n_0 ),
        .I4(\amplitude[7]_i_7__10_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__10 
       (.I0(\amplitude[7]_i_8__10_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__10_n_0 ),
        .O(\amplitude[7]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__10 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__10 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__10 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__10_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__10 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__10_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__10 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__10 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__9_n_0 ),
        .O(\amplitude[7]_i_9__10_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__10_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__10 
       (.I0(\count_reg[0]_i_14__10_n_6 ),
        .I1(\count_reg[0]_i_14__10_n_5 ),
        .O(\count[0]_i_10__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__10 
       (.I0(\count_reg[0]_i_19__10_n_7 ),
        .I1(\count_reg[0]_i_19__10_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__10_n_5 ),
        .I4(\count_reg[0]_i_19__10_n_4 ),
        .I5(\count_reg[0]_i_15__10_n_7 ),
        .O(\count[0]_i_11__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__10 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__10_n_0 ),
        .O(\count[0]_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__22 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__10 
       (.I0(\count[0]_i_6__10_n_0 ),
        .I1(\count[0]_i_7__10_n_0 ),
        .I2(\count[0]_i_8__10_n_0 ),
        .I3(\count[0]_i_9__10_n_0 ),
        .I4(\count[0]_i_10__10_n_0 ),
        .I5(\count[0]_i_11__10_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__10 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__10 
       (.I0(\count_reg[0]_i_12__10_n_4 ),
        .I1(\count_reg[0]_i_13__10_n_7 ),
        .I2(\count_reg[0]_i_13__10_n_6 ),
        .I3(\count_reg[0]_i_13__10_n_5 ),
        .I4(\count_reg[0]_i_13__10_n_4 ),
        .I5(\count_reg[0]_i_14__10_n_7 ),
        .O(\count[0]_i_6__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__10 
       (.I0(\count_reg[0]_i_15__10_n_6 ),
        .I1(\count_reg[0]_i_15__10_n_5 ),
        .I2(\count_reg[0]_i_15__10_n_4 ),
        .I3(\count_reg[0]_i_16__10_n_7 ),
        .I4(\count_reg[0]_i_16__10_n_6 ),
        .I5(\count_reg[0]_i_16__10_n_5 ),
        .O(\count[0]_i_7__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__10 
       (.I0(\count_reg[0]_i_17__10_n_6 ),
        .I1(\count_reg[0]_i_17__10_n_5 ),
        .I2(\count_reg[0]_i_17__10_n_4 ),
        .I3(\count_reg[0]_i_12__10_n_7 ),
        .I4(\count_reg[0]_i_12__10_n_6 ),
        .I5(\count_reg[0]_i_12__10_n_5 ),
        .O(\count[0]_i_8__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__10 
       (.I0(\count_reg[0]_i_16__10_n_4 ),
        .I1(\count_reg[0]_i_18__10_n_7 ),
        .I2(\count_reg[0]_i_18__10_n_6 ),
        .I3(\count_reg[0]_i_18__10_n_5 ),
        .I4(\count_reg[0]_i_18__10_n_4 ),
        .I5(\count_reg[0]_i_17__10_n_7 ),
        .O(\count[0]_i_9__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__10 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__10_n_0 ),
        .O(\count[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__10 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__10_n_0 ),
        .O(\count[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__10 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__10_n_0 ),
        .O(\count[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__10 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__10_n_0 ),
        .O(\count[4]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__10 
       (.I0(\count[5]_i_2__10_n_0 ),
        .I1(\count[6]_i_5__10_n_0 ),
        .O(\count[5]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__10 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__10 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__10_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__10 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__9_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__10_n_0 ),
        .O(\count[6]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__10 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__10_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__9 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__10 
       (.I0(\amplitude[7]_i_4__10_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__10_n_0 ),
        .O(\count[6]_i_5__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[0]_i_1__10_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[0]_i_3__10_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[0]_i_12__10 
       (.CI(\count_reg[0]_i_17__10_n_0 ),
        .CO({\count_reg[0]_i_12__10_n_0 ,\count_reg[0]_i_12__10_n_1 ,\count_reg[0]_i_12__10_n_2 ,\count_reg[0]_i_12__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__10_n_4 ,\count_reg[0]_i_12__10_n_5 ,\count_reg[0]_i_12__10_n_6 ,\count_reg[0]_i_12__10_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__10 
       (.CI(\count_reg[0]_i_12__10_n_0 ),
        .CO({\count_reg[0]_i_13__10_n_0 ,\count_reg[0]_i_13__10_n_1 ,\count_reg[0]_i_13__10_n_2 ,\count_reg[0]_i_13__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__10_n_4 ,\count_reg[0]_i_13__10_n_5 ,\count_reg[0]_i_13__10_n_6 ,\count_reg[0]_i_13__10_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__10 
       (.CI(\count_reg[0]_i_13__10_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__10_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__10_n_2 ,\count_reg[0]_i_14__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__10_O_UNCONNECTED [3],\count_reg[0]_i_14__10_n_5 ,\count_reg[0]_i_14__10_n_6 ,\count_reg[0]_i_14__10_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__10 
       (.CI(\count_reg[0]_i_19__10_n_0 ),
        .CO({\count_reg[0]_i_15__10_n_0 ,\count_reg[0]_i_15__10_n_1 ,\count_reg[0]_i_15__10_n_2 ,\count_reg[0]_i_15__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__10_n_4 ,\count_reg[0]_i_15__10_n_5 ,\count_reg[0]_i_15__10_n_6 ,\count_reg[0]_i_15__10_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__10 
       (.CI(\count_reg[0]_i_15__10_n_0 ),
        .CO({\count_reg[0]_i_16__10_n_0 ,\count_reg[0]_i_16__10_n_1 ,\count_reg[0]_i_16__10_n_2 ,\count_reg[0]_i_16__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__10_n_4 ,\count_reg[0]_i_16__10_n_5 ,\count_reg[0]_i_16__10_n_6 ,\count_reg[0]_i_16__10_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__10 
       (.CI(\count_reg[0]_i_18__10_n_0 ),
        .CO({\count_reg[0]_i_17__10_n_0 ,\count_reg[0]_i_17__10_n_1 ,\count_reg[0]_i_17__10_n_2 ,\count_reg[0]_i_17__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__10_n_4 ,\count_reg[0]_i_17__10_n_5 ,\count_reg[0]_i_17__10_n_6 ,\count_reg[0]_i_17__10_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__10 
       (.CI(\count_reg[0]_i_16__10_n_0 ),
        .CO({\count_reg[0]_i_18__10_n_0 ,\count_reg[0]_i_18__10_n_1 ,\count_reg[0]_i_18__10_n_2 ,\count_reg[0]_i_18__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__10_n_4 ,\count_reg[0]_i_18__10_n_5 ,\count_reg[0]_i_18__10_n_6 ,\count_reg[0]_i_18__10_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__10 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__10_n_0 ,\count_reg[0]_i_19__10_n_1 ,\count_reg[0]_i_19__10_n_2 ,\count_reg[0]_i_19__10_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__10_n_4 ,\count_reg[0]_i_19__10_n_5 ,\count_reg[0]_i_19__10_n_6 ,\count_reg[0]_i_19__10_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__10 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__10_n_0 ,\count_reg[0]_i_3__10_n_1 ,\count_reg[0]_i_3__10_n_2 ,\count_reg[0]_i_3__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__10_n_4 ,\count_reg[0]_i_3__10_n_5 ,\count_reg[0]_i_3__10_n_6 ,\count_reg[0]_i_3__10_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[8]_i_1__10_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[8]_i_1__10_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[12]_i_1__10_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[12]_i_1__10 
       (.CI(\count_reg[8]_i_1__10_n_0 ),
        .CO({\count_reg[12]_i_1__10_n_0 ,\count_reg[12]_i_1__10_n_1 ,\count_reg[12]_i_1__10_n_2 ,\count_reg[12]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__10_n_4 ,\count_reg[12]_i_1__10_n_5 ,\count_reg[12]_i_1__10_n_6 ,\count_reg[12]_i_1__10_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[12]_i_1__10_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[12]_i_1__10_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[12]_i_1__10_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[16]_i_1__10_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[16]_i_1__10 
       (.CI(\count_reg[12]_i_1__10_n_0 ),
        .CO({\count_reg[16]_i_1__10_n_0 ,\count_reg[16]_i_1__10_n_1 ,\count_reg[16]_i_1__10_n_2 ,\count_reg[16]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__10_n_4 ,\count_reg[16]_i_1__10_n_5 ,\count_reg[16]_i_1__10_n_6 ,\count_reg[16]_i_1__10_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[16]_i_1__10_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[16]_i_1__10_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[16]_i_1__10_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[1]_i_1__10_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[0]_i_3__10_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[20]_i_1__10_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[20]_i_1__10 
       (.CI(\count_reg[16]_i_1__10_n_0 ),
        .CO({\count_reg[20]_i_1__10_n_0 ,\count_reg[20]_i_1__10_n_1 ,\count_reg[20]_i_1__10_n_2 ,\count_reg[20]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__10_n_4 ,\count_reg[20]_i_1__10_n_5 ,\count_reg[20]_i_1__10_n_6 ,\count_reg[20]_i_1__10_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[20]_i_1__10_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[20]_i_1__10_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[20]_i_1__10_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[24]_i_1__10_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[24]_i_1__10 
       (.CI(\count_reg[20]_i_1__10_n_0 ),
        .CO({\count_reg[24]_i_1__10_n_0 ,\count_reg[24]_i_1__10_n_1 ,\count_reg[24]_i_1__10_n_2 ,\count_reg[24]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__10_n_4 ,\count_reg[24]_i_1__10_n_5 ,\count_reg[24]_i_1__10_n_6 ,\count_reg[24]_i_1__10_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[24]_i_1__10_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[24]_i_1__10_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[24]_i_1__10_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[28]_i_1__10_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[28]_i_1__10 
       (.CI(\count_reg[24]_i_1__10_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__10_CO_UNCONNECTED [3],\count_reg[28]_i_1__10_n_1 ,\count_reg[28]_i_1__10_n_2 ,\count_reg[28]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__10_n_4 ,\count_reg[28]_i_1__10_n_5 ,\count_reg[28]_i_1__10_n_6 ,\count_reg[28]_i_1__10_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[28]_i_1__10_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[2]_i_1__10_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[0]_i_3__10_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[28]_i_1__10_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[28]_i_1__10_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[3]_i_1__10_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[0]_i_3__10_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[4]_i_1__10_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[4]_i_1__10_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[4]_i_1__10 
       (.CI(\count_reg[0]_i_3__10_n_0 ),
        .CO({\count_reg[4]_i_1__10_n_0 ,\count_reg[4]_i_1__10_n_1 ,\count_reg[4]_i_1__10_n_2 ,\count_reg[4]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__10_n_4 ,\count_reg[4]_i_1__10_n_5 ,\count_reg[4]_i_1__10_n_6 ,\count_reg[4]_i_1__10_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[5]_i_1__10_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[4]_i_1__10_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__10_n_0 ),
        .D(\count[6]_i_2__10_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[4]_i_1__10_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[4]_i_1__10_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[8]_i_1__10_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__22_n_0 ));
  CARRY4 \count_reg[8]_i_1__10 
       (.CI(\count_reg[4]_i_1__10_n_0 ),
        .CO({\count_reg[8]_i_1__10_n_0 ,\count_reg[8]_i_1__10_n_1 ,\count_reg[8]_i_1__10_n_2 ,\count_reg[8]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__10_n_4 ,\count_reg[8]_i_1__10_n_5 ,\count_reg[8]_i_1__10_n_6 ,\count_reg[8]_i_1__10_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_10),
        .D(\count_reg[8]_i_1__10_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__10
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__9_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__10
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__10_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__10_n_0),
        .I4(state1_carry_i_5__10_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__10
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__10_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50 multipy_signal
       (.A(A),
        .P(P),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__10
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__10_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__10_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__10_n_0,state1_carry_i_2__10_n_0,state1_carry_i_3__10_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__10
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__9_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__10
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__10_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__10_n_0),
        .I4(state1_carry_i_5__10_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__10
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__10
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__10
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__10_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__10_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_51
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0]_0 ,
    P,
    \mixedSigInt_reg[19]_i_9 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_9,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0]_0 ;
  input [0:0]P;
  input [0:0]\mixedSigInt_reg[19]_i_9 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_9;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__9_n_0 ;
  wire \FSM_sequential_state[1]_i_1__9_n_0 ;
  wire \FSM_sequential_state[1]_i_2__9_n_0 ;
  wire \FSM_sequential_state[1]_i_3__9_n_0 ;
  wire \FSM_sequential_state[1]_i_4__9_n_0 ;
  wire \FSM_sequential_state[1]_i_5__9_n_0 ;
  wire \FSM_sequential_state[1]_i_6__9_n_0 ;
  wire \FSM_sequential_state[1]_i_7__9_n_0 ;
  wire \FSM_sequential_state[1]_i_8__9_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [0:0]P;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__9_n_0;
  wire amplitude0_carry_i_2__9_n_0;
  wire amplitude0_carry_i_3__9_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__9_n_0 ;
  wire \amplitude[0]_i_3__8_n_0 ;
  wire \amplitude[1]_i_2__9_n_0 ;
  wire \amplitude[1]_i_3__9_n_0 ;
  wire \amplitude[2]_i_2__9_n_0 ;
  wire \amplitude[2]_i_3__9_n_0 ;
  wire \amplitude[3]_i_2__9_n_0 ;
  wire \amplitude[3]_i_3__9_n_0 ;
  wire \amplitude[4]_i_2__9_n_0 ;
  wire \amplitude[4]_i_3__8_n_0 ;
  wire \amplitude[5]_i_2__9_n_0 ;
  wire \amplitude[5]_i_3__9_n_0 ;
  wire \amplitude[5]_i_4__9_n_0 ;
  wire \amplitude[6]_i_2__8_n_0 ;
  wire \amplitude[6]_i_3__9_n_0 ;
  wire \amplitude[7]_i_1__9_n_0 ;
  wire \amplitude[7]_i_3__9_n_0 ;
  wire \amplitude[7]_i_4__9_n_0 ;
  wire \amplitude[7]_i_5__9_n_0 ;
  wire \amplitude[7]_i_6__9_n_0 ;
  wire \amplitude[7]_i_7__9_n_0 ;
  wire \amplitude[7]_i_8__9_n_0 ;
  wire \amplitude[7]_i_9__9_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out_9;
  wire count0__0;
  wire \count[0]_i_10__9_n_0 ;
  wire \count[0]_i_11__9_n_0 ;
  wire \count[0]_i_1__21_n_0 ;
  wire \count[0]_i_1__9_n_0 ;
  wire \count[0]_i_5__9_n_0 ;
  wire \count[0]_i_6__9_n_0 ;
  wire \count[0]_i_7__9_n_0 ;
  wire \count[0]_i_8__9_n_0 ;
  wire \count[0]_i_9__9_n_0 ;
  wire \count[1]_i_1__9_n_0 ;
  wire \count[2]_i_1__9_n_0 ;
  wire \count[3]_i_1__9_n_0 ;
  wire \count[4]_i_1__9_n_0 ;
  wire \count[5]_i_1__9_n_0 ;
  wire \count[5]_i_2__9_n_0 ;
  wire \count[6]_i_1__9_n_0 ;
  wire \count[6]_i_2__9_n_0 ;
  wire \count[6]_i_3__9_n_0 ;
  wire \count[6]_i_4__8_n_0 ;
  wire \count[6]_i_5__9_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__9_n_0 ;
  wire \count_reg[0]_i_12__9_n_1 ;
  wire \count_reg[0]_i_12__9_n_2 ;
  wire \count_reg[0]_i_12__9_n_3 ;
  wire \count_reg[0]_i_12__9_n_4 ;
  wire \count_reg[0]_i_12__9_n_5 ;
  wire \count_reg[0]_i_12__9_n_6 ;
  wire \count_reg[0]_i_12__9_n_7 ;
  wire \count_reg[0]_i_13__9_n_0 ;
  wire \count_reg[0]_i_13__9_n_1 ;
  wire \count_reg[0]_i_13__9_n_2 ;
  wire \count_reg[0]_i_13__9_n_3 ;
  wire \count_reg[0]_i_13__9_n_4 ;
  wire \count_reg[0]_i_13__9_n_5 ;
  wire \count_reg[0]_i_13__9_n_6 ;
  wire \count_reg[0]_i_13__9_n_7 ;
  wire \count_reg[0]_i_14__9_n_2 ;
  wire \count_reg[0]_i_14__9_n_3 ;
  wire \count_reg[0]_i_14__9_n_5 ;
  wire \count_reg[0]_i_14__9_n_6 ;
  wire \count_reg[0]_i_14__9_n_7 ;
  wire \count_reg[0]_i_15__9_n_0 ;
  wire \count_reg[0]_i_15__9_n_1 ;
  wire \count_reg[0]_i_15__9_n_2 ;
  wire \count_reg[0]_i_15__9_n_3 ;
  wire \count_reg[0]_i_15__9_n_4 ;
  wire \count_reg[0]_i_15__9_n_5 ;
  wire \count_reg[0]_i_15__9_n_6 ;
  wire \count_reg[0]_i_15__9_n_7 ;
  wire \count_reg[0]_i_16__9_n_0 ;
  wire \count_reg[0]_i_16__9_n_1 ;
  wire \count_reg[0]_i_16__9_n_2 ;
  wire \count_reg[0]_i_16__9_n_3 ;
  wire \count_reg[0]_i_16__9_n_4 ;
  wire \count_reg[0]_i_16__9_n_5 ;
  wire \count_reg[0]_i_16__9_n_6 ;
  wire \count_reg[0]_i_16__9_n_7 ;
  wire \count_reg[0]_i_17__9_n_0 ;
  wire \count_reg[0]_i_17__9_n_1 ;
  wire \count_reg[0]_i_17__9_n_2 ;
  wire \count_reg[0]_i_17__9_n_3 ;
  wire \count_reg[0]_i_17__9_n_4 ;
  wire \count_reg[0]_i_17__9_n_5 ;
  wire \count_reg[0]_i_17__9_n_6 ;
  wire \count_reg[0]_i_17__9_n_7 ;
  wire \count_reg[0]_i_18__9_n_0 ;
  wire \count_reg[0]_i_18__9_n_1 ;
  wire \count_reg[0]_i_18__9_n_2 ;
  wire \count_reg[0]_i_18__9_n_3 ;
  wire \count_reg[0]_i_18__9_n_4 ;
  wire \count_reg[0]_i_18__9_n_5 ;
  wire \count_reg[0]_i_18__9_n_6 ;
  wire \count_reg[0]_i_18__9_n_7 ;
  wire \count_reg[0]_i_19__9_n_0 ;
  wire \count_reg[0]_i_19__9_n_1 ;
  wire \count_reg[0]_i_19__9_n_2 ;
  wire \count_reg[0]_i_19__9_n_3 ;
  wire \count_reg[0]_i_19__9_n_4 ;
  wire \count_reg[0]_i_19__9_n_5 ;
  wire \count_reg[0]_i_19__9_n_6 ;
  wire \count_reg[0]_i_19__9_n_7 ;
  wire \count_reg[0]_i_3__9_n_0 ;
  wire \count_reg[0]_i_3__9_n_1 ;
  wire \count_reg[0]_i_3__9_n_2 ;
  wire \count_reg[0]_i_3__9_n_3 ;
  wire \count_reg[0]_i_3__9_n_4 ;
  wire \count_reg[0]_i_3__9_n_5 ;
  wire \count_reg[0]_i_3__9_n_6 ;
  wire \count_reg[0]_i_3__9_n_7 ;
  wire \count_reg[12]_i_1__9_n_0 ;
  wire \count_reg[12]_i_1__9_n_1 ;
  wire \count_reg[12]_i_1__9_n_2 ;
  wire \count_reg[12]_i_1__9_n_3 ;
  wire \count_reg[12]_i_1__9_n_4 ;
  wire \count_reg[12]_i_1__9_n_5 ;
  wire \count_reg[12]_i_1__9_n_6 ;
  wire \count_reg[12]_i_1__9_n_7 ;
  wire \count_reg[16]_i_1__9_n_0 ;
  wire \count_reg[16]_i_1__9_n_1 ;
  wire \count_reg[16]_i_1__9_n_2 ;
  wire \count_reg[16]_i_1__9_n_3 ;
  wire \count_reg[16]_i_1__9_n_4 ;
  wire \count_reg[16]_i_1__9_n_5 ;
  wire \count_reg[16]_i_1__9_n_6 ;
  wire \count_reg[16]_i_1__9_n_7 ;
  wire \count_reg[20]_i_1__9_n_0 ;
  wire \count_reg[20]_i_1__9_n_1 ;
  wire \count_reg[20]_i_1__9_n_2 ;
  wire \count_reg[20]_i_1__9_n_3 ;
  wire \count_reg[20]_i_1__9_n_4 ;
  wire \count_reg[20]_i_1__9_n_5 ;
  wire \count_reg[20]_i_1__9_n_6 ;
  wire \count_reg[20]_i_1__9_n_7 ;
  wire \count_reg[24]_i_1__9_n_0 ;
  wire \count_reg[24]_i_1__9_n_1 ;
  wire \count_reg[24]_i_1__9_n_2 ;
  wire \count_reg[24]_i_1__9_n_3 ;
  wire \count_reg[24]_i_1__9_n_4 ;
  wire \count_reg[24]_i_1__9_n_5 ;
  wire \count_reg[24]_i_1__9_n_6 ;
  wire \count_reg[24]_i_1__9_n_7 ;
  wire \count_reg[28]_i_1__9_n_1 ;
  wire \count_reg[28]_i_1__9_n_2 ;
  wire \count_reg[28]_i_1__9_n_3 ;
  wire \count_reg[28]_i_1__9_n_4 ;
  wire \count_reg[28]_i_1__9_n_5 ;
  wire \count_reg[28]_i_1__9_n_6 ;
  wire \count_reg[28]_i_1__9_n_7 ;
  wire \count_reg[4]_i_1__9_n_0 ;
  wire \count_reg[4]_i_1__9_n_1 ;
  wire \count_reg[4]_i_1__9_n_2 ;
  wire \count_reg[4]_i_1__9_n_3 ;
  wire \count_reg[4]_i_1__9_n_4 ;
  wire \count_reg[4]_i_1__9_n_5 ;
  wire \count_reg[4]_i_1__9_n_6 ;
  wire \count_reg[4]_i_1__9_n_7 ;
  wire \count_reg[8]_i_1__9_n_0 ;
  wire \count_reg[8]_i_1__9_n_1 ;
  wire \count_reg[8]_i_1__9_n_2 ;
  wire \count_reg[8]_i_1__9_n_3 ;
  wire \count_reg[8]_i_1__9_n_4 ;
  wire \count_reg[8]_i_1__9_n_5 ;
  wire \count_reg[8]_i_1__9_n_6 ;
  wire \count_reg[8]_i_1__9_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_3__9_n_0;
  wire [0:0]\mixedSigInt_reg[19]_i_9 ;
  wire nextIncSig_i_1__9_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1__9_n_0;
  wire state1_carry_i_2__9_n_0;
  wire state1_carry_i_3__9_n_0;
  wire state1_carry_i_4__9_n_0;
  wire state1_carry_i_5__9_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__9_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__9_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__9_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__9 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__9_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__9_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__9 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__9_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__9_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__9 
       (.I0(\FSM_sequential_state[1]_i_4__9_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__9_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__9 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__9_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__9 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__9 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__9 
       (.I0(\FSM_sequential_state[1]_i_7__9_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__9_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__9 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__9 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__9_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__9_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_1 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__9_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_1 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__9_n_0,amplitude0_carry_i_2__9_n_0,amplitude0_carry_i_3__9_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__9
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__8_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__9
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__9_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__9_n_0),
        .I4(state1_carry_i_5__9_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__9
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__9_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__9 
       (.I0(\amplitude[0]_i_2__9_n_0 ),
        .I1(\amplitude[0]_i_3__8_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__9 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__8 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__9 
       (.I0(\amplitude[7]_i_6__9_n_0 ),
        .I1(\amplitude[1]_i_2__9_n_0 ),
        .I2(\amplitude[1]_i_3__9_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__9 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__9 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__9 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__9_n_0 ),
        .I4(\amplitude[2]_i_2__9_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__9 
       (.I0(\amplitude[2]_i_3__9_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__9 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__9 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__9_n_0 ),
        .I5(\amplitude[3]_i_2__9_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__9 
       (.I0(\amplitude[3]_i_3__9_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__9 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__9 
       (.I0(\amplitude[4]_i_2__9_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__8_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__9 
       (.I0(\amplitude[7]_i_6__9_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__8 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__9 
       (.I0(\amplitude[5]_i_2__9_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__9_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__9 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__9 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__9_n_0 ),
        .I5(\amplitude[7]_i_6__9_n_0 ),
        .O(\amplitude[5]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__9 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__9 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__8_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__9_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__8 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__9 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__9_n_0 ),
        .I5(\amplitude[7]_i_6__9_n_0 ),
        .O(\amplitude[6]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__9 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__9_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__9_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__9 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__9_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__9_n_0 ),
        .I4(\amplitude[7]_i_7__9_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__9 
       (.I0(\amplitude[7]_i_8__9_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__9_n_0 ),
        .O(\amplitude[7]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__9 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__9 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__9 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__9 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__9_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__9 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__9_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__9 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__8_n_0 ),
        .O(\amplitude[7]_i_9__9_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__9_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__9 
       (.I0(\count_reg[0]_i_14__9_n_6 ),
        .I1(\count_reg[0]_i_14__9_n_5 ),
        .O(\count[0]_i_10__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__9 
       (.I0(\count_reg[0]_i_19__9_n_7 ),
        .I1(\count_reg[0]_i_19__9_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__9_n_5 ),
        .I4(\count_reg[0]_i_19__9_n_4 ),
        .I5(\count_reg[0]_i_15__9_n_7 ),
        .O(\count[0]_i_11__9_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__21 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__9 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__9_n_0 ),
        .O(\count[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__9 
       (.I0(\count[0]_i_6__9_n_0 ),
        .I1(\count[0]_i_7__9_n_0 ),
        .I2(\count[0]_i_8__9_n_0 ),
        .I3(\count[0]_i_9__9_n_0 ),
        .I4(\count[0]_i_10__9_n_0 ),
        .I5(\count[0]_i_11__9_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__9 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__9 
       (.I0(\count_reg[0]_i_12__9_n_4 ),
        .I1(\count_reg[0]_i_13__9_n_7 ),
        .I2(\count_reg[0]_i_13__9_n_6 ),
        .I3(\count_reg[0]_i_13__9_n_5 ),
        .I4(\count_reg[0]_i_13__9_n_4 ),
        .I5(\count_reg[0]_i_14__9_n_7 ),
        .O(\count[0]_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__9 
       (.I0(\count_reg[0]_i_15__9_n_6 ),
        .I1(\count_reg[0]_i_15__9_n_5 ),
        .I2(\count_reg[0]_i_15__9_n_4 ),
        .I3(\count_reg[0]_i_16__9_n_7 ),
        .I4(\count_reg[0]_i_16__9_n_6 ),
        .I5(\count_reg[0]_i_16__9_n_5 ),
        .O(\count[0]_i_7__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__9 
       (.I0(\count_reg[0]_i_17__9_n_6 ),
        .I1(\count_reg[0]_i_17__9_n_5 ),
        .I2(\count_reg[0]_i_17__9_n_4 ),
        .I3(\count_reg[0]_i_12__9_n_7 ),
        .I4(\count_reg[0]_i_12__9_n_6 ),
        .I5(\count_reg[0]_i_12__9_n_5 ),
        .O(\count[0]_i_8__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__9 
       (.I0(\count_reg[0]_i_16__9_n_4 ),
        .I1(\count_reg[0]_i_18__9_n_7 ),
        .I2(\count_reg[0]_i_18__9_n_6 ),
        .I3(\count_reg[0]_i_18__9_n_5 ),
        .I4(\count_reg[0]_i_18__9_n_4 ),
        .I5(\count_reg[0]_i_17__9_n_7 ),
        .O(\count[0]_i_9__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__9 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__9_n_0 ),
        .O(\count[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__9 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__9_n_0 ),
        .O(\count[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__9 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__9_n_0 ),
        .O(\count[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__9 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__9_n_0 ),
        .O(\count[4]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__9 
       (.I0(\count[5]_i_2__9_n_0 ),
        .I1(\count[6]_i_5__9_n_0 ),
        .O(\count[5]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__9 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__9 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__9_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__9 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__8_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__9_n_0 ),
        .O(\count[6]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__9 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__9_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__8 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__9 
       (.I0(\amplitude[7]_i_4__9_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__9_n_0 ),
        .O(\count[6]_i_5__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[0]_i_1__9_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[0]_i_3__9_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[0]_i_12__9 
       (.CI(\count_reg[0]_i_17__9_n_0 ),
        .CO({\count_reg[0]_i_12__9_n_0 ,\count_reg[0]_i_12__9_n_1 ,\count_reg[0]_i_12__9_n_2 ,\count_reg[0]_i_12__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__9_n_4 ,\count_reg[0]_i_12__9_n_5 ,\count_reg[0]_i_12__9_n_6 ,\count_reg[0]_i_12__9_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__9 
       (.CI(\count_reg[0]_i_12__9_n_0 ),
        .CO({\count_reg[0]_i_13__9_n_0 ,\count_reg[0]_i_13__9_n_1 ,\count_reg[0]_i_13__9_n_2 ,\count_reg[0]_i_13__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__9_n_4 ,\count_reg[0]_i_13__9_n_5 ,\count_reg[0]_i_13__9_n_6 ,\count_reg[0]_i_13__9_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__9 
       (.CI(\count_reg[0]_i_13__9_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__9_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__9_n_2 ,\count_reg[0]_i_14__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__9_O_UNCONNECTED [3],\count_reg[0]_i_14__9_n_5 ,\count_reg[0]_i_14__9_n_6 ,\count_reg[0]_i_14__9_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__9 
       (.CI(\count_reg[0]_i_19__9_n_0 ),
        .CO({\count_reg[0]_i_15__9_n_0 ,\count_reg[0]_i_15__9_n_1 ,\count_reg[0]_i_15__9_n_2 ,\count_reg[0]_i_15__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__9_n_4 ,\count_reg[0]_i_15__9_n_5 ,\count_reg[0]_i_15__9_n_6 ,\count_reg[0]_i_15__9_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__9 
       (.CI(\count_reg[0]_i_15__9_n_0 ),
        .CO({\count_reg[0]_i_16__9_n_0 ,\count_reg[0]_i_16__9_n_1 ,\count_reg[0]_i_16__9_n_2 ,\count_reg[0]_i_16__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__9_n_4 ,\count_reg[0]_i_16__9_n_5 ,\count_reg[0]_i_16__9_n_6 ,\count_reg[0]_i_16__9_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__9 
       (.CI(\count_reg[0]_i_18__9_n_0 ),
        .CO({\count_reg[0]_i_17__9_n_0 ,\count_reg[0]_i_17__9_n_1 ,\count_reg[0]_i_17__9_n_2 ,\count_reg[0]_i_17__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__9_n_4 ,\count_reg[0]_i_17__9_n_5 ,\count_reg[0]_i_17__9_n_6 ,\count_reg[0]_i_17__9_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__9 
       (.CI(\count_reg[0]_i_16__9_n_0 ),
        .CO({\count_reg[0]_i_18__9_n_0 ,\count_reg[0]_i_18__9_n_1 ,\count_reg[0]_i_18__9_n_2 ,\count_reg[0]_i_18__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__9_n_4 ,\count_reg[0]_i_18__9_n_5 ,\count_reg[0]_i_18__9_n_6 ,\count_reg[0]_i_18__9_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__9 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__9_n_0 ,\count_reg[0]_i_19__9_n_1 ,\count_reg[0]_i_19__9_n_2 ,\count_reg[0]_i_19__9_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__9_n_4 ,\count_reg[0]_i_19__9_n_5 ,\count_reg[0]_i_19__9_n_6 ,\count_reg[0]_i_19__9_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__9 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__9_n_0 ,\count_reg[0]_i_3__9_n_1 ,\count_reg[0]_i_3__9_n_2 ,\count_reg[0]_i_3__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__9_n_4 ,\count_reg[0]_i_3__9_n_5 ,\count_reg[0]_i_3__9_n_6 ,\count_reg[0]_i_3__9_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[8]_i_1__9_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[8]_i_1__9_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[12]_i_1__9_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[12]_i_1__9 
       (.CI(\count_reg[8]_i_1__9_n_0 ),
        .CO({\count_reg[12]_i_1__9_n_0 ,\count_reg[12]_i_1__9_n_1 ,\count_reg[12]_i_1__9_n_2 ,\count_reg[12]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__9_n_4 ,\count_reg[12]_i_1__9_n_5 ,\count_reg[12]_i_1__9_n_6 ,\count_reg[12]_i_1__9_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[12]_i_1__9_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[12]_i_1__9_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[12]_i_1__9_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[16]_i_1__9_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[16]_i_1__9 
       (.CI(\count_reg[12]_i_1__9_n_0 ),
        .CO({\count_reg[16]_i_1__9_n_0 ,\count_reg[16]_i_1__9_n_1 ,\count_reg[16]_i_1__9_n_2 ,\count_reg[16]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__9_n_4 ,\count_reg[16]_i_1__9_n_5 ,\count_reg[16]_i_1__9_n_6 ,\count_reg[16]_i_1__9_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[16]_i_1__9_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[16]_i_1__9_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[16]_i_1__9_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[1]_i_1__9_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[0]_i_3__9_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[20]_i_1__9_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[20]_i_1__9 
       (.CI(\count_reg[16]_i_1__9_n_0 ),
        .CO({\count_reg[20]_i_1__9_n_0 ,\count_reg[20]_i_1__9_n_1 ,\count_reg[20]_i_1__9_n_2 ,\count_reg[20]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__9_n_4 ,\count_reg[20]_i_1__9_n_5 ,\count_reg[20]_i_1__9_n_6 ,\count_reg[20]_i_1__9_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[20]_i_1__9_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[20]_i_1__9_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[20]_i_1__9_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[24]_i_1__9_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[24]_i_1__9 
       (.CI(\count_reg[20]_i_1__9_n_0 ),
        .CO({\count_reg[24]_i_1__9_n_0 ,\count_reg[24]_i_1__9_n_1 ,\count_reg[24]_i_1__9_n_2 ,\count_reg[24]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__9_n_4 ,\count_reg[24]_i_1__9_n_5 ,\count_reg[24]_i_1__9_n_6 ,\count_reg[24]_i_1__9_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[24]_i_1__9_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[24]_i_1__9_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[24]_i_1__9_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[28]_i_1__9_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[28]_i_1__9 
       (.CI(\count_reg[24]_i_1__9_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__9_CO_UNCONNECTED [3],\count_reg[28]_i_1__9_n_1 ,\count_reg[28]_i_1__9_n_2 ,\count_reg[28]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__9_n_4 ,\count_reg[28]_i_1__9_n_5 ,\count_reg[28]_i_1__9_n_6 ,\count_reg[28]_i_1__9_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[28]_i_1__9_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[2]_i_1__9_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[0]_i_3__9_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[28]_i_1__9_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[28]_i_1__9_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[3]_i_1__9_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[0]_i_3__9_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[4]_i_1__9_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[4]_i_1__9_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[4]_i_1__9 
       (.CI(\count_reg[0]_i_3__9_n_0 ),
        .CO({\count_reg[4]_i_1__9_n_0 ,\count_reg[4]_i_1__9_n_1 ,\count_reg[4]_i_1__9_n_2 ,\count_reg[4]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__9_n_4 ,\count_reg[4]_i_1__9_n_5 ,\count_reg[4]_i_1__9_n_6 ,\count_reg[4]_i_1__9_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[5]_i_1__9_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[4]_i_1__9_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__9_n_0 ),
        .D(\count[6]_i_2__9_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[4]_i_1__9_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[4]_i_1__9_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[8]_i_1__9_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__21_n_0 ));
  CARRY4 \count_reg[8]_i_1__9 
       (.CI(\count_reg[4]_i_1__9_n_0 ),
        .CO({\count_reg[8]_i_1__9_n_0 ,\count_reg[8]_i_1__9_n_1 ,\count_reg[8]_i_1__9_n_2 ,\count_reg[8]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__9_n_4 ,\count_reg[8]_i_1__9_n_5 ,\count_reg[8]_i_1__9_n_6 ,\count_reg[8]_i_1__9_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_9),
        .D(\count_reg[8]_i_1__9_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__9
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__8_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__9
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__9_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__9_n_0),
        .I4(state1_carry_i_5__9_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__9
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__9_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55 multipy_signal
       (.A(A),
        .P(P),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\mixedSigInt_reg[19]_i_9 (\mixedSigInt_reg[19]_i_9 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__9
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__9_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__9_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_1 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__9_n_0,state1_carry_i_2__9_n_0,state1_carry_i_3__9_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__9
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__8_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__9
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__9_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__9_n_0),
        .I4(state1_carry_i_5__9_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__9
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__9
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__9
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__9_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__9_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_56
   (\bl.DSP48E_2 ,
    s_axi_aresetn_0,
    prevState_reg_0,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    \mixedSigInt_reg[19]_i_15 ,
    \mixedSigInt_reg[19]_i_15_0 ,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out_8,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output s_axi_aresetn_0;
  output prevState_reg_0;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]\mixedSigInt_reg[19]_i_15 ;
  input [1:0]\mixedSigInt_reg[19]_i_15_0 ;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out_8;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire \FSM_sequential_state[0]_i_1__8_n_0 ;
  wire \FSM_sequential_state[1]_i_1__8_n_0 ;
  wire \FSM_sequential_state[1]_i_2__8_n_0 ;
  wire \FSM_sequential_state[1]_i_3__8_n_0 ;
  wire \FSM_sequential_state[1]_i_4__8_n_0 ;
  wire \FSM_sequential_state[1]_i_5__8_n_0 ;
  wire \FSM_sequential_state[1]_i_6__8_n_0 ;
  wire \FSM_sequential_state[1]_i_7__8_n_0 ;
  wire \FSM_sequential_state[1]_i_8__8_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1__8_n_0;
  wire amplitude0_carry_i_2__8_n_0;
  wire amplitude0_carry_i_3__8_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2__8_n_0 ;
  wire \amplitude[0]_i_3__7_n_0 ;
  wire \amplitude[1]_i_2__8_n_0 ;
  wire \amplitude[1]_i_3__8_n_0 ;
  wire \amplitude[2]_i_2__8_n_0 ;
  wire \amplitude[2]_i_3__8_n_0 ;
  wire \amplitude[3]_i_2__8_n_0 ;
  wire \amplitude[3]_i_3__8_n_0 ;
  wire \amplitude[4]_i_2__8_n_0 ;
  wire \amplitude[4]_i_3__7_n_0 ;
  wire \amplitude[5]_i_2__8_n_0 ;
  wire \amplitude[5]_i_3__8_n_0 ;
  wire \amplitude[5]_i_4__8_n_0 ;
  wire \amplitude[6]_i_2__7_n_0 ;
  wire \amplitude[6]_i_3__8_n_0 ;
  wire \amplitude[7]_i_1__8_n_0 ;
  wire \amplitude[7]_i_3__8_n_0 ;
  wire \amplitude[7]_i_4__8_n_0 ;
  wire \amplitude[7]_i_5__8_n_0 ;
  wire \amplitude[7]_i_6__8_n_0 ;
  wire \amplitude[7]_i_7__8_n_0 ;
  wire \amplitude[7]_i_8__8_n_0 ;
  wire \amplitude[7]_i_9__8_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire count02_out_8;
  wire count0__0;
  wire \count[0]_i_10__8_n_0 ;
  wire \count[0]_i_11__8_n_0 ;
  wire \count[0]_i_1__20_n_0 ;
  wire \count[0]_i_1__8_n_0 ;
  wire \count[0]_i_5__8_n_0 ;
  wire \count[0]_i_6__8_n_0 ;
  wire \count[0]_i_7__8_n_0 ;
  wire \count[0]_i_8__8_n_0 ;
  wire \count[0]_i_9__8_n_0 ;
  wire \count[1]_i_1__8_n_0 ;
  wire \count[2]_i_1__8_n_0 ;
  wire \count[3]_i_1__8_n_0 ;
  wire \count[4]_i_1__8_n_0 ;
  wire \count[5]_i_1__8_n_0 ;
  wire \count[5]_i_2__8_n_0 ;
  wire \count[6]_i_1__8_n_0 ;
  wire \count[6]_i_2__8_n_0 ;
  wire \count[6]_i_3__8_n_0 ;
  wire \count[6]_i_4__7_n_0 ;
  wire \count[6]_i_5__8_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12__8_n_0 ;
  wire \count_reg[0]_i_12__8_n_1 ;
  wire \count_reg[0]_i_12__8_n_2 ;
  wire \count_reg[0]_i_12__8_n_3 ;
  wire \count_reg[0]_i_12__8_n_4 ;
  wire \count_reg[0]_i_12__8_n_5 ;
  wire \count_reg[0]_i_12__8_n_6 ;
  wire \count_reg[0]_i_12__8_n_7 ;
  wire \count_reg[0]_i_13__8_n_0 ;
  wire \count_reg[0]_i_13__8_n_1 ;
  wire \count_reg[0]_i_13__8_n_2 ;
  wire \count_reg[0]_i_13__8_n_3 ;
  wire \count_reg[0]_i_13__8_n_4 ;
  wire \count_reg[0]_i_13__8_n_5 ;
  wire \count_reg[0]_i_13__8_n_6 ;
  wire \count_reg[0]_i_13__8_n_7 ;
  wire \count_reg[0]_i_14__8_n_2 ;
  wire \count_reg[0]_i_14__8_n_3 ;
  wire \count_reg[0]_i_14__8_n_5 ;
  wire \count_reg[0]_i_14__8_n_6 ;
  wire \count_reg[0]_i_14__8_n_7 ;
  wire \count_reg[0]_i_15__8_n_0 ;
  wire \count_reg[0]_i_15__8_n_1 ;
  wire \count_reg[0]_i_15__8_n_2 ;
  wire \count_reg[0]_i_15__8_n_3 ;
  wire \count_reg[0]_i_15__8_n_4 ;
  wire \count_reg[0]_i_15__8_n_5 ;
  wire \count_reg[0]_i_15__8_n_6 ;
  wire \count_reg[0]_i_15__8_n_7 ;
  wire \count_reg[0]_i_16__8_n_0 ;
  wire \count_reg[0]_i_16__8_n_1 ;
  wire \count_reg[0]_i_16__8_n_2 ;
  wire \count_reg[0]_i_16__8_n_3 ;
  wire \count_reg[0]_i_16__8_n_4 ;
  wire \count_reg[0]_i_16__8_n_5 ;
  wire \count_reg[0]_i_16__8_n_6 ;
  wire \count_reg[0]_i_16__8_n_7 ;
  wire \count_reg[0]_i_17__8_n_0 ;
  wire \count_reg[0]_i_17__8_n_1 ;
  wire \count_reg[0]_i_17__8_n_2 ;
  wire \count_reg[0]_i_17__8_n_3 ;
  wire \count_reg[0]_i_17__8_n_4 ;
  wire \count_reg[0]_i_17__8_n_5 ;
  wire \count_reg[0]_i_17__8_n_6 ;
  wire \count_reg[0]_i_17__8_n_7 ;
  wire \count_reg[0]_i_18__8_n_0 ;
  wire \count_reg[0]_i_18__8_n_1 ;
  wire \count_reg[0]_i_18__8_n_2 ;
  wire \count_reg[0]_i_18__8_n_3 ;
  wire \count_reg[0]_i_18__8_n_4 ;
  wire \count_reg[0]_i_18__8_n_5 ;
  wire \count_reg[0]_i_18__8_n_6 ;
  wire \count_reg[0]_i_18__8_n_7 ;
  wire \count_reg[0]_i_19__8_n_0 ;
  wire \count_reg[0]_i_19__8_n_1 ;
  wire \count_reg[0]_i_19__8_n_2 ;
  wire \count_reg[0]_i_19__8_n_3 ;
  wire \count_reg[0]_i_19__8_n_4 ;
  wire \count_reg[0]_i_19__8_n_5 ;
  wire \count_reg[0]_i_19__8_n_6 ;
  wire \count_reg[0]_i_19__8_n_7 ;
  wire \count_reg[0]_i_3__8_n_0 ;
  wire \count_reg[0]_i_3__8_n_1 ;
  wire \count_reg[0]_i_3__8_n_2 ;
  wire \count_reg[0]_i_3__8_n_3 ;
  wire \count_reg[0]_i_3__8_n_4 ;
  wire \count_reg[0]_i_3__8_n_5 ;
  wire \count_reg[0]_i_3__8_n_6 ;
  wire \count_reg[0]_i_3__8_n_7 ;
  wire \count_reg[12]_i_1__8_n_0 ;
  wire \count_reg[12]_i_1__8_n_1 ;
  wire \count_reg[12]_i_1__8_n_2 ;
  wire \count_reg[12]_i_1__8_n_3 ;
  wire \count_reg[12]_i_1__8_n_4 ;
  wire \count_reg[12]_i_1__8_n_5 ;
  wire \count_reg[12]_i_1__8_n_6 ;
  wire \count_reg[12]_i_1__8_n_7 ;
  wire \count_reg[16]_i_1__8_n_0 ;
  wire \count_reg[16]_i_1__8_n_1 ;
  wire \count_reg[16]_i_1__8_n_2 ;
  wire \count_reg[16]_i_1__8_n_3 ;
  wire \count_reg[16]_i_1__8_n_4 ;
  wire \count_reg[16]_i_1__8_n_5 ;
  wire \count_reg[16]_i_1__8_n_6 ;
  wire \count_reg[16]_i_1__8_n_7 ;
  wire \count_reg[20]_i_1__8_n_0 ;
  wire \count_reg[20]_i_1__8_n_1 ;
  wire \count_reg[20]_i_1__8_n_2 ;
  wire \count_reg[20]_i_1__8_n_3 ;
  wire \count_reg[20]_i_1__8_n_4 ;
  wire \count_reg[20]_i_1__8_n_5 ;
  wire \count_reg[20]_i_1__8_n_6 ;
  wire \count_reg[20]_i_1__8_n_7 ;
  wire \count_reg[24]_i_1__8_n_0 ;
  wire \count_reg[24]_i_1__8_n_1 ;
  wire \count_reg[24]_i_1__8_n_2 ;
  wire \count_reg[24]_i_1__8_n_3 ;
  wire \count_reg[24]_i_1__8_n_4 ;
  wire \count_reg[24]_i_1__8_n_5 ;
  wire \count_reg[24]_i_1__8_n_6 ;
  wire \count_reg[24]_i_1__8_n_7 ;
  wire \count_reg[28]_i_1__8_n_1 ;
  wire \count_reg[28]_i_1__8_n_2 ;
  wire \count_reg[28]_i_1__8_n_3 ;
  wire \count_reg[28]_i_1__8_n_4 ;
  wire \count_reg[28]_i_1__8_n_5 ;
  wire \count_reg[28]_i_1__8_n_6 ;
  wire \count_reg[28]_i_1__8_n_7 ;
  wire \count_reg[4]_i_1__8_n_0 ;
  wire \count_reg[4]_i_1__8_n_1 ;
  wire \count_reg[4]_i_1__8_n_2 ;
  wire \count_reg[4]_i_1__8_n_3 ;
  wire \count_reg[4]_i_1__8_n_4 ;
  wire \count_reg[4]_i_1__8_n_5 ;
  wire \count_reg[4]_i_1__8_n_6 ;
  wire \count_reg[4]_i_1__8_n_7 ;
  wire \count_reg[8]_i_1__8_n_0 ;
  wire \count_reg[8]_i_1__8_n_1 ;
  wire \count_reg[8]_i_1__8_n_2 ;
  wire \count_reg[8]_i_1__8_n_3 ;
  wire \count_reg[8]_i_1__8_n_4 ;
  wire \count_reg[8]_i_1__8_n_5 ;
  wire \count_reg[8]_i_1__8_n_6 ;
  wire \count_reg[8]_i_1__8_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_3__8_n_0;
  wire [1:0]\mixedSigInt_reg[19]_i_15 ;
  wire [1:0]\mixedSigInt_reg[19]_i_15_0 ;
  wire nextIncSig_i_1__8_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire state1_carry_i_1__8_n_0;
  wire state1_carry_i_2__8_n_0;
  wire state1_carry_i_3__8_n_0;
  wire state1_carry_i_4__8_n_0;
  wire state1_carry_i_5__8_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14__8_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14__8_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1__8_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1__8 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__8_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__8_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2__8_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3__8_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2__8 
       (.I0(\FSM_sequential_state[1]_i_4__8_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5__8_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3__8 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6__8_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4__8 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5__8 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6__8 
       (.I0(\FSM_sequential_state[1]_i_7__8_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8__8_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7__8 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8__8 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8__8_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__8_n_0 ),
        .Q(state__0[0]),
        .R(s_axi_aresetn_0));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__8_n_0 ),
        .Q(state__0[1]),
        .R(s_axi_aresetn_0));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1__8_n_0,amplitude0_carry_i_2__8_n_0,amplitude0_carry_i_3__8_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1__8
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__7_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2__8
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2__8_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4__8_n_0),
        .I4(state1_carry_i_5__8_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3__8
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3__8_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1__8 
       (.I0(\amplitude[0]_i_2__8_n_0 ),
        .I1(\amplitude[0]_i_3__7_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2__8 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__7 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1__8 
       (.I0(\amplitude[7]_i_6__8_n_0 ),
        .I1(\amplitude[1]_i_2__8_n_0 ),
        .I2(\amplitude[1]_i_3__8_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2__8 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3__8 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1__8 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6__8_n_0 ),
        .I4(\amplitude[2]_i_2__8_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2__8 
       (.I0(\amplitude[2]_i_3__8_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3__8 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1__8 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6__8_n_0 ),
        .I5(\amplitude[3]_i_2__8_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2__8 
       (.I0(\amplitude[3]_i_3__8_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3__8 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1__8 
       (.I0(\amplitude[4]_i_2__8_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_3__7_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2__8 
       (.I0(\amplitude[7]_i_6__8_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_3__7 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1__8 
       (.I0(\amplitude[5]_i_2__8_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3__8_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2__8 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3__8 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4__8_n_0 ),
        .I5(\amplitude[7]_i_6__8_n_0 ),
        .O(\amplitude[5]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4__8 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1__8 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_2__7_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_3__8_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_2__7 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_3__8 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5__8_n_0 ),
        .I5(\amplitude[7]_i_6__8_n_0 ),
        .O(\amplitude[6]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1__8 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3__8_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4__8_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2__8 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5__8_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6__8_n_0 ),
        .I4(\amplitude[7]_i_7__8_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3__8 
       (.I0(\amplitude[7]_i_8__8_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3__8_n_0 ),
        .O(\amplitude[7]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4__8 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5__8 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6__8 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7__8 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9__8_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7__8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8__8 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8__8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9__8 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_2__7_n_0 ),
        .O(\amplitude[7]_i_9__8_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1__8_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(s_axi_aresetn_0));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10__8 
       (.I0(\count_reg[0]_i_14__8_n_6 ),
        .I1(\count_reg[0]_i_14__8_n_5 ),
        .O(\count[0]_i_10__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11__8 
       (.I0(\count_reg[0]_i_19__8_n_7 ),
        .I1(\count_reg[0]_i_19__8_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19__8_n_5 ),
        .I4(\count_reg[0]_i_19__8_n_4 ),
        .I5(\count_reg[0]_i_15__8_n_7 ),
        .O(\count[0]_i_11__8_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__20 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__8 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_5__8_n_0 ),
        .O(\count[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4__8 
       (.I0(\count[0]_i_6__8_n_0 ),
        .I1(\count[0]_i_7__8_n_0 ),
        .I2(\count[0]_i_8__8_n_0 ),
        .I3(\count[0]_i_9__8_n_0 ),
        .I4(\count[0]_i_10__8_n_0 ),
        .I5(\count[0]_i_11__8_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5__8 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6__8 
       (.I0(\count_reg[0]_i_12__8_n_4 ),
        .I1(\count_reg[0]_i_13__8_n_7 ),
        .I2(\count_reg[0]_i_13__8_n_6 ),
        .I3(\count_reg[0]_i_13__8_n_5 ),
        .I4(\count_reg[0]_i_13__8_n_4 ),
        .I5(\count_reg[0]_i_14__8_n_7 ),
        .O(\count[0]_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7__8 
       (.I0(\count_reg[0]_i_15__8_n_6 ),
        .I1(\count_reg[0]_i_15__8_n_5 ),
        .I2(\count_reg[0]_i_15__8_n_4 ),
        .I3(\count_reg[0]_i_16__8_n_7 ),
        .I4(\count_reg[0]_i_16__8_n_6 ),
        .I5(\count_reg[0]_i_16__8_n_5 ),
        .O(\count[0]_i_7__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8__8 
       (.I0(\count_reg[0]_i_17__8_n_6 ),
        .I1(\count_reg[0]_i_17__8_n_5 ),
        .I2(\count_reg[0]_i_17__8_n_4 ),
        .I3(\count_reg[0]_i_12__8_n_7 ),
        .I4(\count_reg[0]_i_12__8_n_6 ),
        .I5(\count_reg[0]_i_12__8_n_5 ),
        .O(\count[0]_i_8__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9__8 
       (.I0(\count_reg[0]_i_16__8_n_4 ),
        .I1(\count_reg[0]_i_18__8_n_7 ),
        .I2(\count_reg[0]_i_18__8_n_6 ),
        .I3(\count_reg[0]_i_18__8_n_5 ),
        .I4(\count_reg[0]_i_18__8_n_4 ),
        .I5(\count_reg[0]_i_17__8_n_7 ),
        .O(\count[0]_i_9__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__8 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_5__8_n_0 ),
        .O(\count[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1__8 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_5__8_n_0 ),
        .O(\count[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1__8 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_5__8_n_0 ),
        .O(\count[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__8 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_5__8_n_0 ),
        .O(\count[4]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1__8 
       (.I0(\count[5]_i_2__8_n_0 ),
        .I1(\count[6]_i_5__8_n_0 ),
        .O(\count[5]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2__8 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1__8 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3__8_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2__8 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__7_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_5__8_n_0 ),
        .O(\count[6]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3__8 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5__8_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_4__7 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_5__8 
       (.I0(\amplitude[7]_i_4__8_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8__8_n_0 ),
        .O(\count[6]_i_5__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[0]_i_1__8_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[0]_i_3__8_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[0]_i_12__8 
       (.CI(\count_reg[0]_i_17__8_n_0 ),
        .CO({\count_reg[0]_i_12__8_n_0 ,\count_reg[0]_i_12__8_n_1 ,\count_reg[0]_i_12__8_n_2 ,\count_reg[0]_i_12__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12__8_n_4 ,\count_reg[0]_i_12__8_n_5 ,\count_reg[0]_i_12__8_n_6 ,\count_reg[0]_i_12__8_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13__8 
       (.CI(\count_reg[0]_i_12__8_n_0 ),
        .CO({\count_reg[0]_i_13__8_n_0 ,\count_reg[0]_i_13__8_n_1 ,\count_reg[0]_i_13__8_n_2 ,\count_reg[0]_i_13__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13__8_n_4 ,\count_reg[0]_i_13__8_n_5 ,\count_reg[0]_i_13__8_n_6 ,\count_reg[0]_i_13__8_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14__8 
       (.CI(\count_reg[0]_i_13__8_n_0 ),
        .CO({\NLW_count_reg[0]_i_14__8_CO_UNCONNECTED [3:2],\count_reg[0]_i_14__8_n_2 ,\count_reg[0]_i_14__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14__8_O_UNCONNECTED [3],\count_reg[0]_i_14__8_n_5 ,\count_reg[0]_i_14__8_n_6 ,\count_reg[0]_i_14__8_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15__8 
       (.CI(\count_reg[0]_i_19__8_n_0 ),
        .CO({\count_reg[0]_i_15__8_n_0 ,\count_reg[0]_i_15__8_n_1 ,\count_reg[0]_i_15__8_n_2 ,\count_reg[0]_i_15__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15__8_n_4 ,\count_reg[0]_i_15__8_n_5 ,\count_reg[0]_i_15__8_n_6 ,\count_reg[0]_i_15__8_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16__8 
       (.CI(\count_reg[0]_i_15__8_n_0 ),
        .CO({\count_reg[0]_i_16__8_n_0 ,\count_reg[0]_i_16__8_n_1 ,\count_reg[0]_i_16__8_n_2 ,\count_reg[0]_i_16__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16__8_n_4 ,\count_reg[0]_i_16__8_n_5 ,\count_reg[0]_i_16__8_n_6 ,\count_reg[0]_i_16__8_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17__8 
       (.CI(\count_reg[0]_i_18__8_n_0 ),
        .CO({\count_reg[0]_i_17__8_n_0 ,\count_reg[0]_i_17__8_n_1 ,\count_reg[0]_i_17__8_n_2 ,\count_reg[0]_i_17__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17__8_n_4 ,\count_reg[0]_i_17__8_n_5 ,\count_reg[0]_i_17__8_n_6 ,\count_reg[0]_i_17__8_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18__8 
       (.CI(\count_reg[0]_i_16__8_n_0 ),
        .CO({\count_reg[0]_i_18__8_n_0 ,\count_reg[0]_i_18__8_n_1 ,\count_reg[0]_i_18__8_n_2 ,\count_reg[0]_i_18__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18__8_n_4 ,\count_reg[0]_i_18__8_n_5 ,\count_reg[0]_i_18__8_n_6 ,\count_reg[0]_i_18__8_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19__8 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19__8_n_0 ,\count_reg[0]_i_19__8_n_1 ,\count_reg[0]_i_19__8_n_2 ,\count_reg[0]_i_19__8_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19__8_n_4 ,\count_reg[0]_i_19__8_n_5 ,\count_reg[0]_i_19__8_n_6 ,\count_reg[0]_i_19__8_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3__8 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3__8_n_0 ,\count_reg[0]_i_3__8_n_1 ,\count_reg[0]_i_3__8_n_2 ,\count_reg[0]_i_3__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3__8_n_4 ,\count_reg[0]_i_3__8_n_5 ,\count_reg[0]_i_3__8_n_6 ,\count_reg[0]_i_3__8_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[8]_i_1__8_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[8]_i_1__8_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[12]_i_1__8_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[12]_i_1__8 
       (.CI(\count_reg[8]_i_1__8_n_0 ),
        .CO({\count_reg[12]_i_1__8_n_0 ,\count_reg[12]_i_1__8_n_1 ,\count_reg[12]_i_1__8_n_2 ,\count_reg[12]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__8_n_4 ,\count_reg[12]_i_1__8_n_5 ,\count_reg[12]_i_1__8_n_6 ,\count_reg[12]_i_1__8_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[12]_i_1__8_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[12]_i_1__8_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[12]_i_1__8_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[16]_i_1__8_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[16]_i_1__8 
       (.CI(\count_reg[12]_i_1__8_n_0 ),
        .CO({\count_reg[16]_i_1__8_n_0 ,\count_reg[16]_i_1__8_n_1 ,\count_reg[16]_i_1__8_n_2 ,\count_reg[16]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__8_n_4 ,\count_reg[16]_i_1__8_n_5 ,\count_reg[16]_i_1__8_n_6 ,\count_reg[16]_i_1__8_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[16]_i_1__8_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[16]_i_1__8_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[16]_i_1__8_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[1]_i_1__8_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[0]_i_3__8_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[20]_i_1__8_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[20]_i_1__8 
       (.CI(\count_reg[16]_i_1__8_n_0 ),
        .CO({\count_reg[20]_i_1__8_n_0 ,\count_reg[20]_i_1__8_n_1 ,\count_reg[20]_i_1__8_n_2 ,\count_reg[20]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__8_n_4 ,\count_reg[20]_i_1__8_n_5 ,\count_reg[20]_i_1__8_n_6 ,\count_reg[20]_i_1__8_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[20]_i_1__8_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[20]_i_1__8_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[20]_i_1__8_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[24]_i_1__8_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[24]_i_1__8 
       (.CI(\count_reg[20]_i_1__8_n_0 ),
        .CO({\count_reg[24]_i_1__8_n_0 ,\count_reg[24]_i_1__8_n_1 ,\count_reg[24]_i_1__8_n_2 ,\count_reg[24]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1__8_n_4 ,\count_reg[24]_i_1__8_n_5 ,\count_reg[24]_i_1__8_n_6 ,\count_reg[24]_i_1__8_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[24]_i_1__8_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[24]_i_1__8_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[24]_i_1__8_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[28]_i_1__8_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[28]_i_1__8 
       (.CI(\count_reg[24]_i_1__8_n_0 ),
        .CO({\NLW_count_reg[28]_i_1__8_CO_UNCONNECTED [3],\count_reg[28]_i_1__8_n_1 ,\count_reg[28]_i_1__8_n_2 ,\count_reg[28]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1__8_n_4 ,\count_reg[28]_i_1__8_n_5 ,\count_reg[28]_i_1__8_n_6 ,\count_reg[28]_i_1__8_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[28]_i_1__8_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[2]_i_1__8_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[0]_i_3__8_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[28]_i_1__8_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[28]_i_1__8_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[3]_i_1__8_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[0]_i_3__8_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[4]_i_1__8_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[4]_i_1__8_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[4]_i_1__8 
       (.CI(\count_reg[0]_i_3__8_n_0 ),
        .CO({\count_reg[4]_i_1__8_n_0 ,\count_reg[4]_i_1__8_n_1 ,\count_reg[4]_i_1__8_n_2 ,\count_reg[4]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__8_n_4 ,\count_reg[4]_i_1__8_n_5 ,\count_reg[4]_i_1__8_n_6 ,\count_reg[4]_i_1__8_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[5]_i_1__8_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[4]_i_1__8_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1__8_n_0 ),
        .D(\count[6]_i_2__8_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[4]_i_1__8_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[4]_i_1__8_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[8]_i_1__8_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__20_n_0 ));
  CARRY4 \count_reg[8]_i_1__8 
       (.CI(\count_reg[4]_i_1__8_n_0 ),
        .CO({\count_reg[8]_i_1__8_n_0 ,\count_reg[8]_i_1__8_n_1 ,\count_reg[8]_i_1__8_n_2 ,\count_reg[8]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__8_n_4 ,\count_reg[8]_i_1__8_n_5 ,\count_reg[8]_i_1__8_n_6 ,\count_reg[8]_i_1__8_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out_8),
        .D(\count_reg[8]_i_1__8_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1__8
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__7_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__8
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2__8_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4__8_n_0),
        .I4(state1_carry_i_5__8_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3__8
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3__8_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60 multipy_signal
       (.A(A),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .SR(s_axi_aresetn_0),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 ),
        .\mixedSigInt_reg[19]_i_15 (\mixedSigInt_reg[19]_i_15 ),
        .\mixedSigInt_reg[19]_i_15_0 (\mixedSigInt_reg[19]_i_15_0 ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1__8
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1__8_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1__8_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1__8_n_0,state1_carry_i_2__8_n_0,state1_carry_i_3__8_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1__8
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_4__7_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2__8
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2__8_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4__8_n_0),
        .I4(state1_carry_i_5__8_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3__8
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4__8
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5__8
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5__8_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__8_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0}));
endmodule

(* ORIG_REF_NAME = "adsr" *) 
module skrach_design_skrach_core_0_1_adsr_61
   (\bl.DSP48E_2 ,
    prevState_reg_0,
    S,
    DI,
    s_axi_aclk,
    \bl.DSP48E_2_0 ,
    A,
    prevState_reg_1,
    \amplitude_reg[5]_0 ,
    nextSample,
    s_axi_aresetn,
    P,
    \mixedSigInt_reg[19]_i_18 ,
    \count_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    count02_out,
    \amplitude_reg[4]_0 ,
    amplitude0_carry_0);
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg_0;
  output [0:0]S;
  output [0:0]DI;
  input s_axi_aclk;
  input \bl.DSP48E_2_0 ;
  input [15:0]A;
  input prevState_reg_1;
  input \amplitude_reg[5]_0 ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]P;
  input [1:0]\mixedSigInt_reg[19]_i_18 ;
  input \count_reg[0]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input count02_out;
  input \amplitude_reg[4]_0 ;
  input [31:0]amplitude0_carry_0;

  wire [15:0]A;
  wire [0:0]DI;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_8_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [1:0]P;
  wire [0:0]S;
  wire [31:0]amplitude0_carry_0;
  wire amplitude0_carry_i_1_n_0;
  wire amplitude0_carry_i_2_n_0;
  wire amplitude0_carry_i_3_n_0;
  wire amplitude0_carry_n_1;
  wire amplitude0_carry_n_2;
  wire amplitude0_carry_n_3;
  wire [7:0]amplitude0_in;
  wire \amplitude[0]_i_2_n_0 ;
  wire \amplitude[0]_i_3__10_n_0 ;
  wire \amplitude[1]_i_2_n_0 ;
  wire \amplitude[1]_i_3_n_0 ;
  wire \amplitude[2]_i_2_n_0 ;
  wire \amplitude[2]_i_3_n_0 ;
  wire \amplitude[3]_i_2_n_0 ;
  wire \amplitude[3]_i_3_n_0 ;
  wire \amplitude[4]_i_2_n_0 ;
  wire \amplitude[4]_i_4_n_0 ;
  wire \amplitude[5]_i_2_n_0 ;
  wire \amplitude[5]_i_3_n_0 ;
  wire \amplitude[5]_i_4_n_0 ;
  wire \amplitude[6]_i_3_n_0 ;
  wire \amplitude[6]_i_4_n_0 ;
  wire \amplitude[7]_i_1_n_0 ;
  wire \amplitude[7]_i_3_n_0 ;
  wire \amplitude[7]_i_4_n_0 ;
  wire \amplitude[7]_i_5_n_0 ;
  wire \amplitude[7]_i_6_n_0 ;
  wire \amplitude[7]_i_7_n_0 ;
  wire \amplitude[7]_i_8_n_0 ;
  wire \amplitude[7]_i_9_n_0 ;
  wire \amplitude_reg[4]_0 ;
  wire \amplitude_reg[5]_0 ;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire count02_out;
  wire count0__0;
  wire \count[0]_i_10_n_0 ;
  wire \count[0]_i_11_n_0 ;
  wire \count[0]_i_1__11_n_0 ;
  wire \count[0]_i_1_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[0]_i_8_n_0 ;
  wire \count[0]_i_9_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[5]_i_1_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire \count[6]_i_1_n_0 ;
  wire \count[6]_i_2_n_0 ;
  wire \count[6]_i_3_n_0 ;
  wire \count[6]_i_5_n_0 ;
  wire \count[6]_i_6_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_12_n_0 ;
  wire \count_reg[0]_i_12_n_1 ;
  wire \count_reg[0]_i_12_n_2 ;
  wire \count_reg[0]_i_12_n_3 ;
  wire \count_reg[0]_i_12_n_4 ;
  wire \count_reg[0]_i_12_n_5 ;
  wire \count_reg[0]_i_12_n_6 ;
  wire \count_reg[0]_i_12_n_7 ;
  wire \count_reg[0]_i_13_n_0 ;
  wire \count_reg[0]_i_13_n_1 ;
  wire \count_reg[0]_i_13_n_2 ;
  wire \count_reg[0]_i_13_n_3 ;
  wire \count_reg[0]_i_13_n_4 ;
  wire \count_reg[0]_i_13_n_5 ;
  wire \count_reg[0]_i_13_n_6 ;
  wire \count_reg[0]_i_13_n_7 ;
  wire \count_reg[0]_i_14_n_2 ;
  wire \count_reg[0]_i_14_n_3 ;
  wire \count_reg[0]_i_14_n_5 ;
  wire \count_reg[0]_i_14_n_6 ;
  wire \count_reg[0]_i_14_n_7 ;
  wire \count_reg[0]_i_15_n_0 ;
  wire \count_reg[0]_i_15_n_1 ;
  wire \count_reg[0]_i_15_n_2 ;
  wire \count_reg[0]_i_15_n_3 ;
  wire \count_reg[0]_i_15_n_4 ;
  wire \count_reg[0]_i_15_n_5 ;
  wire \count_reg[0]_i_15_n_6 ;
  wire \count_reg[0]_i_15_n_7 ;
  wire \count_reg[0]_i_16_n_0 ;
  wire \count_reg[0]_i_16_n_1 ;
  wire \count_reg[0]_i_16_n_2 ;
  wire \count_reg[0]_i_16_n_3 ;
  wire \count_reg[0]_i_16_n_4 ;
  wire \count_reg[0]_i_16_n_5 ;
  wire \count_reg[0]_i_16_n_6 ;
  wire \count_reg[0]_i_16_n_7 ;
  wire \count_reg[0]_i_17_n_0 ;
  wire \count_reg[0]_i_17_n_1 ;
  wire \count_reg[0]_i_17_n_2 ;
  wire \count_reg[0]_i_17_n_3 ;
  wire \count_reg[0]_i_17_n_4 ;
  wire \count_reg[0]_i_17_n_5 ;
  wire \count_reg[0]_i_17_n_6 ;
  wire \count_reg[0]_i_17_n_7 ;
  wire \count_reg[0]_i_18_n_0 ;
  wire \count_reg[0]_i_18_n_1 ;
  wire \count_reg[0]_i_18_n_2 ;
  wire \count_reg[0]_i_18_n_3 ;
  wire \count_reg[0]_i_18_n_4 ;
  wire \count_reg[0]_i_18_n_5 ;
  wire \count_reg[0]_i_18_n_6 ;
  wire \count_reg[0]_i_18_n_7 ;
  wire \count_reg[0]_i_19_n_0 ;
  wire \count_reg[0]_i_19_n_1 ;
  wire \count_reg[0]_i_19_n_2 ;
  wire \count_reg[0]_i_19_n_3 ;
  wire \count_reg[0]_i_19_n_4 ;
  wire \count_reg[0]_i_19_n_5 ;
  wire \count_reg[0]_i_19_n_6 ;
  wire \count_reg[0]_i_19_n_7 ;
  wire \count_reg[0]_i_3_n_0 ;
  wire \count_reg[0]_i_3_n_1 ;
  wire \count_reg[0]_i_3_n_2 ;
  wire \count_reg[0]_i_3_n_3 ;
  wire \count_reg[0]_i_3_n_4 ;
  wire \count_reg[0]_i_3_n_5 ;
  wire \count_reg[0]_i_3_n_6 ;
  wire \count_reg[0]_i_3_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_i_1_n_0 ;
  wire \count_reg[16]_i_1_n_1 ;
  wire \count_reg[16]_i_1_n_2 ;
  wire \count_reg[16]_i_1_n_3 ;
  wire \count_reg[16]_i_1_n_4 ;
  wire \count_reg[16]_i_1_n_5 ;
  wire \count_reg[16]_i_1_n_6 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[20]_i_1_n_0 ;
  wire \count_reg[20]_i_1_n_1 ;
  wire \count_reg[20]_i_1_n_2 ;
  wire \count_reg[20]_i_1_n_3 ;
  wire \count_reg[20]_i_1_n_4 ;
  wire \count_reg[20]_i_1_n_5 ;
  wire \count_reg[20]_i_1_n_6 ;
  wire \count_reg[20]_i_1_n_7 ;
  wire \count_reg[24]_i_1_n_0 ;
  wire \count_reg[24]_i_1_n_1 ;
  wire \count_reg[24]_i_1_n_2 ;
  wire \count_reg[24]_i_1_n_3 ;
  wire \count_reg[24]_i_1_n_4 ;
  wire \count_reg[24]_i_1_n_5 ;
  wire \count_reg[24]_i_1_n_6 ;
  wire \count_reg[24]_i_1_n_7 ;
  wire \count_reg[28]_i_1_n_1 ;
  wire \count_reg[28]_i_1_n_2 ;
  wire \count_reg[28]_i_1_n_3 ;
  wire \count_reg[28]_i_1_n_4 ;
  wire \count_reg[28]_i_1_n_5 ;
  wire \count_reg[28]_i_1_n_6 ;
  wire \count_reg[28]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire [1:0]\mixedSigInt_reg[19]_i_18 ;
  wire nextIncSig_i_1_n_0;
  wire nextIncSig_reg_n_0;
  wire nextSample;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire state1_carry_i_1_n_0;
  wire state1_carry_i_2_n_0;
  wire state1_carry_i_3_n_0;
  wire state1_carry_i_4_n_0;
  wire state1_carry_i_5_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire [1:0]state__0;
  wire [3:3]NLW_amplitude0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_amplitude0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_count_reg[0]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_state1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF700778055A055AA)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF800055F5A000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(nextIncSig_reg_n_0),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\FSM_sequential_state[1]_i_5_n_0 ),
        .I5(\amplitude_reg[5]_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\FSM_sequential_state[1]_i_6_n_0 ),
        .I4(\state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(state1_carry_n_1),
        .I3(\amplitude_reg_n_0_[3] ),
        .I4(\amplitude_reg_n_0_[7] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\FSM_sequential_state[1]_i_7_n_0 ),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(amplitude0_carry_0[23]),
        .I4(\amplitude_reg_n_0_[6] ),
        .I5(amplitude0_carry_0[22]),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(amplitude0_carry_0[16]),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(amplitude0_carry_0[17]),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[18]),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(amplitude0_carry_0[19]),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[4] ),
        .I3(amplitude0_carry_0[20]),
        .I4(\amplitude_reg_n_0_[5] ),
        .I5(amplitude0_carry_0[21]),
        .O(\FSM_sequential_state[1]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state__0[0]),
        .R(\bl.DSP48E_2_0 ));
  (* FSM_ENCODED_STATES = "attack_s:01,decay_s:10,sustain_s:11,release_s:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state__0[1]),
        .R(\bl.DSP48E_2_0 ));
  CARRY4 amplitude0_carry
       (.CI(1'b0),
        .CO({NLW_amplitude0_carry_CO_UNCONNECTED[3],amplitude0_carry_n_1,amplitude0_carry_n_2,amplitude0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_amplitude0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,amplitude0_carry_i_1_n_0,amplitude0_carry_i_2_n_0,amplitude0_carry_i_3_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    amplitude0_carry_i_1
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[30]),
        .I4(amplitude0_carry_0[31]),
        .O(amplitude0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    amplitude0_carry_i_2
       (.I0(amplitude0_carry_0[29]),
        .I1(\count[5]_i_2_n_0 ),
        .I2(amplitude0_carry_0[28]),
        .I3(state1_carry_i_4_n_0),
        .I4(state1_carry_i_5_n_0),
        .I5(amplitude0_carry_0[27]),
        .O(amplitude0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    amplitude0_carry_i_3
       (.I0(amplitude0_carry_0[24]),
        .I1(amplitude0_carry_0[26]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[25]),
        .O(amplitude0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFF0F000F0E0E0E0E)) 
    \amplitude[0]_i_1 
       (.I0(\amplitude[0]_i_2_n_0 ),
        .I1(\amplitude[0]_i_3__10_n_0 ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg[4]_0 ),
        .I4(amplitude0_carry_0[16]),
        .I5(state__0[1]),
        .O(amplitude0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[0]_i_2 
       (.I0(state__0[0]),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[0]_i_3__10 
       (.I0(state__0[0]),
        .I1(\count_reg[0]_0 ),
        .O(\amplitude[0]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFCFEEEFCFCEE)) 
    \amplitude[1]_i_1 
       (.I0(\amplitude[7]_i_6_n_0 ),
        .I1(\amplitude[1]_i_2_n_0 ),
        .I2(\amplitude[1]_i_3_n_0 ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg[5]_0 ),
        .O(amplitude0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \amplitude[1]_i_2 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(amplitude0_carry_0[17]),
        .I2(state__0[1]),
        .O(\amplitude[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \amplitude[1]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\amplitude[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \amplitude[2]_i_1 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude[7]_i_6_n_0 ),
        .I4(\amplitude[2]_i_2_n_0 ),
        .O(amplitude0_in[2]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[2]_i_2 
       (.I0(\amplitude[2]_i_3_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[18]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \amplitude[2]_i_3 
       (.I0(\amplitude_reg_n_0_[2] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .O(\amplitude[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \amplitude[3]_i_1 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[1] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude[7]_i_6_n_0 ),
        .I5(\amplitude[3]_i_2_n_0 ),
        .O(amplitude0_in[3]));
  LUT6 #(
    .INIT(64'hFFD000D000D000D0)) 
    \amplitude[3]_i_2 
       (.I0(\amplitude[3]_i_3_n_0 ),
        .I1(\amplitude_reg[5]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[19]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \amplitude[3]_i_3 
       (.I0(\amplitude_reg_n_0_[3] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .O(\amplitude[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAFFEAAA)) 
    \amplitude[4]_i_1 
       (.I0(\amplitude[4]_i_2_n_0 ),
        .I1(\amplitude_reg[4]_0 ),
        .I2(amplitude0_carry_0[20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\amplitude[4]_i_4_n_0 ),
        .O(amplitude0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \amplitude[4]_i_2 
       (.I0(\amplitude[7]_i_6_n_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    \amplitude[4]_i_4 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \amplitude[5]_i_1 
       (.I0(\amplitude[5]_i_2_n_0 ),
        .I1(\amplitude_reg_n_0_[5] ),
        .I2(\amplitude_reg[5]_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[5]_i_3_n_0 ),
        .O(amplitude0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \amplitude[5]_i_2 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[0] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[2] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[5]_i_3 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[21]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[5] ),
        .I4(\amplitude[5]_i_4_n_0 ),
        .I5(\amplitude[7]_i_6_n_0 ),
        .O(\amplitude[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \amplitude[5]_i_4 
       (.I0(\amplitude_reg_n_0_[4] ),
        .I1(\amplitude_reg_n_0_[2] ),
        .I2(\amplitude_reg_n_0_[0] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[3] ),
        .O(\amplitude[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE00)) 
    \amplitude[6]_i_1 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(\amplitude[6]_i_3_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\amplitude[6]_i_4_n_0 ),
        .O(amplitude0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \amplitude[6]_i_3 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[2] ),
        .I3(\amplitude_reg_n_0_[1] ),
        .I4(\amplitude_reg_n_0_[0] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    \amplitude[6]_i_4 
       (.I0(state__0[1]),
        .I1(amplitude0_carry_0[22]),
        .I2(\amplitude_reg[4]_0 ),
        .I3(\amplitude_reg_n_0_[6] ),
        .I4(\amplitude[7]_i_5_n_0 ),
        .I5(\amplitude[7]_i_6_n_0 ),
        .O(\amplitude[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \amplitude[7]_i_1 
       (.I0(nextIncSig_reg_n_0),
        .I1(\amplitude[7]_i_3_n_0 ),
        .I2(state__0[0]),
        .I3(\amplitude[7]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(\amplitude[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFE100)) 
    \amplitude[7]_i_2 
       (.I0(\amplitude_reg_n_0_[6] ),
        .I1(\amplitude[7]_i_5_n_0 ),
        .I2(\amplitude_reg_n_0_[7] ),
        .I3(\amplitude[7]_i_6_n_0 ),
        .I4(\amplitude[7]_i_7_n_0 ),
        .O(amplitude0_in[7]));
  LUT6 #(
    .INIT(64'h55FFFF0355FFFFFF)) 
    \amplitude[7]_i_3 
       (.I0(\amplitude[7]_i_8_n_0 ),
        .I1(\count_reg[0]_0 ),
        .I2(amplitude0_carry_n_1),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\count[6]_i_3_n_0 ),
        .O(\amplitude[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \amplitude[7]_i_4 
       (.I0(state1_carry_n_1),
        .I1(\amplitude_reg[5]_0 ),
        .O(\amplitude[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \amplitude[7]_i_5 
       (.I0(\amplitude_reg_n_0_[5] ),
        .I1(\amplitude_reg_n_0_[3] ),
        .I2(\amplitude_reg_n_0_[1] ),
        .I3(\amplitude_reg_n_0_[0] ),
        .I4(\amplitude_reg_n_0_[2] ),
        .I5(\amplitude_reg_n_0_[4] ),
        .O(\amplitude[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4447)) 
    \amplitude[7]_i_6 
       (.I0(\amplitude_reg[4]_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\count_reg[0]_0 ),
        .O(\amplitude[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \amplitude[7]_i_7 
       (.I0(\amplitude_reg[5]_0 ),
        .I1(state__0[0]),
        .I2(\amplitude[7]_i_9_n_0 ),
        .I3(state__0[1]),
        .I4(amplitude0_carry_0[23]),
        .I5(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \amplitude[7]_i_8 
       (.I0(\state1_inferred__0/i__carry_n_1 ),
        .I1(\amplitude_reg[4]_0 ),
        .O(\amplitude[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \amplitude[7]_i_9 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude_reg_n_0_[6] ),
        .I2(\amplitude[6]_i_3_n_0 ),
        .O(\amplitude[7]_i_9_n_0 ));
  FDRE \amplitude_reg[0] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[0]),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[1] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[1]),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[2] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[2]),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[3] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[3]),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[4] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[4]),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[5] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[5]),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[6] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[6]),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE \amplitude_reg[7] 
       (.C(s_axi_aclk),
        .CE(\amplitude[7]_i_1_n_0 ),
        .D(amplitude0_in[7]),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(\bl.DSP48E_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count[6]_i_6_n_0 ),
        .O(\count[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[0]_i_10 
       (.I0(\count_reg[0]_i_14_n_6 ),
        .I1(\count_reg[0]_i_14_n_5 ),
        .O(\count[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \count[0]_i_11 
       (.I0(\count_reg[0]_i_19_n_7 ),
        .I1(\count_reg[0]_i_19_n_6 ),
        .I2(count_reg[0]),
        .I3(\count_reg[0]_i_19_n_5 ),
        .I4(\count_reg[0]_i_19_n_4 ),
        .I5(\count_reg[0]_i_15_n_7 ),
        .O(\count[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \count[0]_i_1__11 
       (.I0(count0__0),
        .I1(nextSample),
        .I2(prevState_reg_0),
        .I3(s_axi_aresetn),
        .O(\count[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_4 
       (.I0(\count[0]_i_6_n_0 ),
        .I1(\count[0]_i_7_n_0 ),
        .I2(\count[0]_i_8_n_0 ),
        .I3(\count[0]_i_9_n_0 ),
        .I4(\count[0]_i_10_n_0 ),
        .I5(\count[0]_i_11_n_0 ),
        .O(count0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_6 
       (.I0(\count_reg[0]_i_12_n_4 ),
        .I1(\count_reg[0]_i_13_n_7 ),
        .I2(\count_reg[0]_i_13_n_6 ),
        .I3(\count_reg[0]_i_13_n_5 ),
        .I4(\count_reg[0]_i_13_n_4 ),
        .I5(\count_reg[0]_i_14_n_7 ),
        .O(\count[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_7 
       (.I0(\count_reg[0]_i_15_n_6 ),
        .I1(\count_reg[0]_i_15_n_5 ),
        .I2(\count_reg[0]_i_15_n_4 ),
        .I3(\count_reg[0]_i_16_n_7 ),
        .I4(\count_reg[0]_i_16_n_6 ),
        .I5(\count_reg[0]_i_16_n_5 ),
        .O(\count[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_8 
       (.I0(\count_reg[0]_i_17_n_6 ),
        .I1(\count_reg[0]_i_17_n_5 ),
        .I2(\count_reg[0]_i_17_n_4 ),
        .I3(\count_reg[0]_i_12_n_7 ),
        .I4(\count_reg[0]_i_12_n_6 ),
        .I5(\count_reg[0]_i_12_n_5 ),
        .O(\count[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count[0]_i_9 
       (.I0(\count_reg[0]_i_16_n_4 ),
        .I1(\count_reg[0]_i_18_n_7 ),
        .I2(\count_reg[0]_i_18_n_6 ),
        .I3(\count_reg[0]_i_18_n_5 ),
        .I4(\count_reg[0]_i_18_n_4 ),
        .I5(\count_reg[0]_i_17_n_7 ),
        .O(\count[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count[6]_i_6_n_0 ),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \count[2]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[6]_i_6_n_0 ),
        .O(\count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \count[3]_i_1 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count[6]_i_6_n_0 ),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count[6]_i_6_n_0 ),
        .O(\count[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1 
       (.I0(\count[5]_i_2_n_0 ),
        .I1(\count[6]_i_6_n_0 ),
        .O(\count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count[5]_i_2 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF00AE00)) 
    \count[6]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\count[6]_i_3_n_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(nextIncSig_reg_n_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[6]_i_2 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(\count[6]_i_6_n_0 ),
        .O(\count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[6]_i_3 
       (.I0(\amplitude_reg_n_0_[7] ),
        .I1(\amplitude[7]_i_5_n_0 ),
        .I2(\amplitude_reg_n_0_[6] ),
        .O(\count[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[6]_i_5 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFFFFC050FFFFC)) 
    \count[6]_i_6 
       (.I0(\amplitude[7]_i_4_n_0 ),
        .I1(amplitude0_carry_n_1),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\amplitude[7]_i_8_n_0 ),
        .O(\count[6]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[0]_i_3_n_7 ),
        .Q(count_reg[0]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[0]_i_12 
       (.CI(\count_reg[0]_i_17_n_0 ),
        .CO({\count_reg[0]_i_12_n_0 ,\count_reg[0]_i_12_n_1 ,\count_reg[0]_i_12_n_2 ,\count_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_12_n_4 ,\count_reg[0]_i_12_n_5 ,\count_reg[0]_i_12_n_6 ,\count_reg[0]_i_12_n_7 }),
        .S(count_reg[24:21]));
  CARRY4 \count_reg[0]_i_13 
       (.CI(\count_reg[0]_i_12_n_0 ),
        .CO({\count_reg[0]_i_13_n_0 ,\count_reg[0]_i_13_n_1 ,\count_reg[0]_i_13_n_2 ,\count_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_13_n_4 ,\count_reg[0]_i_13_n_5 ,\count_reg[0]_i_13_n_6 ,\count_reg[0]_i_13_n_7 }),
        .S(count_reg[28:25]));
  CARRY4 \count_reg[0]_i_14 
       (.CI(\count_reg[0]_i_13_n_0 ),
        .CO({\NLW_count_reg[0]_i_14_CO_UNCONNECTED [3:2],\count_reg[0]_i_14_n_2 ,\count_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[0]_i_14_O_UNCONNECTED [3],\count_reg[0]_i_14_n_5 ,\count_reg[0]_i_14_n_6 ,\count_reg[0]_i_14_n_7 }),
        .S({1'b0,count_reg[31:29]}));
  CARRY4 \count_reg[0]_i_15 
       (.CI(\count_reg[0]_i_19_n_0 ),
        .CO({\count_reg[0]_i_15_n_0 ,\count_reg[0]_i_15_n_1 ,\count_reg[0]_i_15_n_2 ,\count_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_15_n_4 ,\count_reg[0]_i_15_n_5 ,\count_reg[0]_i_15_n_6 ,\count_reg[0]_i_15_n_7 }),
        .S(count_reg[8:5]));
  CARRY4 \count_reg[0]_i_16 
       (.CI(\count_reg[0]_i_15_n_0 ),
        .CO({\count_reg[0]_i_16_n_0 ,\count_reg[0]_i_16_n_1 ,\count_reg[0]_i_16_n_2 ,\count_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_16_n_4 ,\count_reg[0]_i_16_n_5 ,\count_reg[0]_i_16_n_6 ,\count_reg[0]_i_16_n_7 }),
        .S(count_reg[12:9]));
  CARRY4 \count_reg[0]_i_17 
       (.CI(\count_reg[0]_i_18_n_0 ),
        .CO({\count_reg[0]_i_17_n_0 ,\count_reg[0]_i_17_n_1 ,\count_reg[0]_i_17_n_2 ,\count_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_17_n_4 ,\count_reg[0]_i_17_n_5 ,\count_reg[0]_i_17_n_6 ,\count_reg[0]_i_17_n_7 }),
        .S(count_reg[20:17]));
  CARRY4 \count_reg[0]_i_18 
       (.CI(\count_reg[0]_i_16_n_0 ),
        .CO({\count_reg[0]_i_18_n_0 ,\count_reg[0]_i_18_n_1 ,\count_reg[0]_i_18_n_2 ,\count_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_18_n_4 ,\count_reg[0]_i_18_n_5 ,\count_reg[0]_i_18_n_6 ,\count_reg[0]_i_18_n_7 }),
        .S(count_reg[16:13]));
  CARRY4 \count_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_19_n_0 ,\count_reg[0]_i_19_n_1 ,\count_reg[0]_i_19_n_2 ,\count_reg[0]_i_19_n_3 }),
        .CYINIT(count_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[0]_i_19_n_4 ,\count_reg[0]_i_19_n_5 ,\count_reg[0]_i_19_n_6 ,\count_reg[0]_i_19_n_7 }),
        .S(count_reg[4:1]));
  CARRY4 \count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3_n_0 ,\count_reg[0]_i_3_n_1 ,\count_reg[0]_i_3_n_2 ,\count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_3_n_4 ,\count_reg[0]_i_3_n_5 ,\count_reg[0]_i_3_n_6 ,\count_reg[0]_i_3_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO({\count_reg[16]_i_1_n_0 ,\count_reg[16]_i_1_n_1 ,\count_reg[16]_i_1_n_2 ,\count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1_n_4 ,\count_reg[16]_i_1_n_5 ,\count_reg[16]_i_1_n_6 ,\count_reg[16]_i_1_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[16]_i_1_n_6 ),
        .Q(count_reg[17]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[16]_i_1_n_5 ),
        .Q(count_reg[18]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[16]_i_1_n_4 ),
        .Q(count_reg[19]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[1]_i_1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[0]_i_3_n_6 ),
        .Q(count_reg[1]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[20]_i_1_n_7 ),
        .Q(count_reg[20]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[20]_i_1 
       (.CI(\count_reg[16]_i_1_n_0 ),
        .CO({\count_reg[20]_i_1_n_0 ,\count_reg[20]_i_1_n_1 ,\count_reg[20]_i_1_n_2 ,\count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1_n_4 ,\count_reg[20]_i_1_n_5 ,\count_reg[20]_i_1_n_6 ,\count_reg[20]_i_1_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[20]_i_1_n_6 ),
        .Q(count_reg[21]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[20]_i_1_n_5 ),
        .Q(count_reg[22]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[20]_i_1_n_4 ),
        .Q(count_reg[23]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[24]_i_1_n_7 ),
        .Q(count_reg[24]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[24]_i_1 
       (.CI(\count_reg[20]_i_1_n_0 ),
        .CO({\count_reg[24]_i_1_n_0 ,\count_reg[24]_i_1_n_1 ,\count_reg[24]_i_1_n_2 ,\count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1_n_4 ,\count_reg[24]_i_1_n_5 ,\count_reg[24]_i_1_n_6 ,\count_reg[24]_i_1_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[24]_i_1_n_6 ),
        .Q(count_reg[25]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[24]_i_1_n_5 ),
        .Q(count_reg[26]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[24]_i_1_n_4 ),
        .Q(count_reg[27]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[28]_i_1_n_7 ),
        .Q(count_reg[28]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[28]_i_1 
       (.CI(\count_reg[24]_i_1_n_0 ),
        .CO({\NLW_count_reg[28]_i_1_CO_UNCONNECTED [3],\count_reg[28]_i_1_n_1 ,\count_reg[28]_i_1_n_2 ,\count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1_n_4 ,\count_reg[28]_i_1_n_5 ,\count_reg[28]_i_1_n_6 ,\count_reg[28]_i_1_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[28]_i_1_n_6 ),
        .Q(count_reg[29]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[2]_i_1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[0]_i_3_n_5 ),
        .Q(count_reg[2]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[28]_i_1_n_5 ),
        .Q(count_reg[30]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[28]_i_1_n_4 ),
        .Q(count_reg[31]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[3]_i_1_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[0]_i_3_n_4 ),
        .Q(count_reg[3]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[4]_i_1_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_3_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[5]_i_1_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\count[6]_i_1_n_0 ),
        .D(\count[6]_i_2_n_0 ),
        .Q(\count_reg_n_0_[6] ),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6]__0 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(\count[0]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(\count[0]_i_1__11_n_0 ));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(count02_out),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .R(\count[0]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h00006A95)) 
    i__carry_i_1
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[14]),
        .I4(amplitude0_carry_0[15]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(amplitude0_carry_0[13]),
        .I1(\count[5]_i_2_n_0 ),
        .I2(amplitude0_carry_0[12]),
        .I3(state1_carry_i_4_n_0),
        .I4(state1_carry_i_5_n_0),
        .I5(amplitude0_carry_0[11]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    i__carry_i_3
       (.I0(amplitude0_carry_0[8]),
        .I1(amplitude0_carry_0[10]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[9]),
        .O(i__carry_i_3_n_0));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65 multipy_signal
       (.A(A),
        .DI(DI),
        .P(P),
        .Q({\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .S(S),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .\mixedSigInt_reg[19]_i_18 (\mixedSigInt_reg[19]_i_18 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h3020)) 
    nextIncSig_i_1
       (.I0(count0__0),
        .I1(prevState_reg_0),
        .I2(nextSample),
        .I3(nextIncSig_reg_n_0),
        .O(nextIncSig_i_1_n_0));
  FDRE nextIncSig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nextIncSig_i_1_n_0),
        .Q(nextIncSig_reg_n_0),
        .R(\bl.DSP48E_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prevState_reg_1),
        .Q(prevState_reg_0),
        .R(1'b0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({NLW_state1_carry_CO_UNCONNECTED[3],state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry_i_1_n_0,state1_carry_i_2_n_0,state1_carry_i_3_n_0}));
  LUT5 #(
    .INIT(32'h00006A95)) 
    state1_carry_i_1
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[6]_i_5_n_0 ),
        .I2(\count_reg_n_0_[5] ),
        .I3(amplitude0_carry_0[6]),
        .I4(amplitude0_carry_0[7]),
        .O(state1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2
       (.I0(amplitude0_carry_0[5]),
        .I1(\count[5]_i_2_n_0 ),
        .I2(amplitude0_carry_0[4]),
        .I3(state1_carry_i_4_n_0),
        .I4(state1_carry_i_5_n_0),
        .I5(amplitude0_carry_0[3]),
        .O(state1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    state1_carry_i_3
       (.I0(amplitude0_carry_0[0]),
        .I1(amplitude0_carry_0[2]),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(amplitude0_carry_0[1]),
        .O(state1_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    state1_carry_i_4
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(state1_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    state1_carry_i_5
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .O(state1_carry_i_5_n_0));
  CARRY4 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0}));
endmodule

(* ORIG_REF_NAME = "audio_codec_wrapper" *) 
module skrach_design_skrach_core_0_1_audio_codec_wrapper
   (D,
    ready_sig_reg_0,
    nextSample,
    count02_out,
    \slv_reg3_reg[15] ,
    ready_sig_reg_1,
    count02_out_0,
    \slv_reg3_reg[31] ,
    ready_sig_reg_2,
    count02_out_1,
    \slv_reg4_reg[15] ,
    ready_sig_reg_3,
    count02_out_2,
    \slv_reg4_reg[31] ,
    ready_sig_reg_4,
    count02_out_3,
    \slv_reg5_reg[15] ,
    ready_sig_reg_5,
    count02_out_4,
    \slv_reg5_reg[31] ,
    ready_sig_reg_6,
    count02_out_5,
    \slv_reg6_reg[15] ,
    ready_sig_reg_7,
    count02_out_6,
    \slv_reg6_reg[31] ,
    ready_sig_reg_8,
    count02_out_7,
    \slv_reg7_reg[15] ,
    ready_sig_reg_9,
    count02_out_8,
    \slv_reg7_reg[31] ,
    ready_sig_reg_10,
    count02_out_9,
    \slv_reg8_reg[15] ,
    ready_sig_reg_11,
    count02_out_10,
    \slv_reg8_reg[31] ,
    ac_mclk,
    ac_dac_sdata,
    BCLK_int_reg,
    scl,
    sda,
    prevState_reg_0,
    s_axi_aresetn,
    Q,
    CO,
    prevState_reg_1,
    \processCount_reg[17] ,
    \processCount_reg[17]_0 ,
    prevState_reg_2,
    \processCount_reg[17]_1 ,
    \processCount_reg[17]_2 ,
    prevState_reg_3,
    \processCount_reg[17]_3 ,
    \processCount_reg[17]_4 ,
    prevState_reg_4,
    \processCount_reg[17]_5 ,
    \processCount_reg[17]_6 ,
    prevState_reg_5,
    \processCount_reg[17]_7 ,
    \processCount_reg[17]_8 ,
    prevState_reg_6,
    \processCount_reg[17]_9 ,
    \processCount_reg[17]_10 ,
    prevState_reg_7,
    \processCount_reg[17]_11 ,
    \processCount_reg[17]_12 ,
    prevState_reg_8,
    \processCount_reg[17]_13 ,
    \processCount_reg[17]_14 ,
    prevState_reg_9,
    \processCount_reg[17]_15 ,
    \processCount_reg[17]_16 ,
    prevState_reg_10,
    \processCount_reg[17]_17 ,
    \processCount_reg[17]_18 ,
    prevState_reg_11,
    \processCount_reg[17]_19 ,
    \processCount_reg[17]_20 ,
    s_axi_aclk,
    clk_12,
    sigOut,
    async_reset,
    ac_adc_sdata);
  output [0:0]D;
  output ready_sig_reg_0;
  output nextSample;
  output count02_out;
  output [1:0]\slv_reg3_reg[15] ;
  output ready_sig_reg_1;
  output count02_out_0;
  output [1:0]\slv_reg3_reg[31] ;
  output ready_sig_reg_2;
  output count02_out_1;
  output [1:0]\slv_reg4_reg[15] ;
  output ready_sig_reg_3;
  output count02_out_2;
  output [1:0]\slv_reg4_reg[31] ;
  output ready_sig_reg_4;
  output count02_out_3;
  output [1:0]\slv_reg5_reg[15] ;
  output ready_sig_reg_5;
  output count02_out_4;
  output [1:0]\slv_reg5_reg[31] ;
  output ready_sig_reg_6;
  output count02_out_5;
  output [1:0]\slv_reg6_reg[15] ;
  output ready_sig_reg_7;
  output count02_out_6;
  output [1:0]\slv_reg6_reg[31] ;
  output ready_sig_reg_8;
  output count02_out_7;
  output [1:0]\slv_reg7_reg[15] ;
  output ready_sig_reg_9;
  output count02_out_8;
  output [1:0]\slv_reg7_reg[31] ;
  output ready_sig_reg_10;
  output count02_out_9;
  output [1:0]\slv_reg8_reg[15] ;
  output ready_sig_reg_11;
  output count02_out_10;
  output [1:0]\slv_reg8_reg[31] ;
  output ac_mclk;
  output ac_dac_sdata;
  output BCLK_int_reg;
  inout scl;
  inout sda;
  input prevState_reg_0;
  input s_axi_aresetn;
  input [1:0]Q;
  input [0:0]CO;
  input prevState_reg_1;
  input [1:0]\processCount_reg[17] ;
  input [0:0]\processCount_reg[17]_0 ;
  input prevState_reg_2;
  input [1:0]\processCount_reg[17]_1 ;
  input [0:0]\processCount_reg[17]_2 ;
  input prevState_reg_3;
  input [1:0]\processCount_reg[17]_3 ;
  input [0:0]\processCount_reg[17]_4 ;
  input prevState_reg_4;
  input [1:0]\processCount_reg[17]_5 ;
  input [0:0]\processCount_reg[17]_6 ;
  input prevState_reg_5;
  input [1:0]\processCount_reg[17]_7 ;
  input [0:0]\processCount_reg[17]_8 ;
  input prevState_reg_6;
  input [1:0]\processCount_reg[17]_9 ;
  input [0:0]\processCount_reg[17]_10 ;
  input prevState_reg_7;
  input [1:0]\processCount_reg[17]_11 ;
  input [0:0]\processCount_reg[17]_12 ;
  input prevState_reg_8;
  input [1:0]\processCount_reg[17]_13 ;
  input [0:0]\processCount_reg[17]_14 ;
  input prevState_reg_9;
  input [1:0]\processCount_reg[17]_15 ;
  input [0:0]\processCount_reg[17]_16 ;
  input prevState_reg_10;
  input [1:0]\processCount_reg[17]_17 ;
  input [0:0]\processCount_reg[17]_18 ;
  input prevState_reg_11;
  input [1:0]\processCount_reg[17]_19 ;
  input [0:0]\processCount_reg[17]_20 ;
  input s_axi_aclk;
  input clk_12;
  input [15:0]sigOut;
  input async_reset;
  input ac_adc_sdata;

  wire BCLK_int_reg;
  wire [0:0]CO;
  wire Cnt_Bclk0;
  wire [0:0]D;
  wire [15:0]D_L_O;
  wire [15:0]D_R_I;
  wire [15:0]D_R_O;
  wire Data_In_int0__0;
  wire FIFO_BUS_IN_inst_n_16;
  wire FIFO_BUS_IN_inst_n_17;
  wire FIFO_BUS_IN_inst_n_18;
  wire FIFO_BUS_IN_inst_n_19;
  wire FIFO_BUS_IN_inst_n_20;
  wire FIFO_BUS_IN_inst_n_21;
  wire FIFO_BUS_IN_inst_n_22;
  wire FIFO_BUS_IN_inst_n_23;
  wire FIFO_BUS_IN_inst_n_24;
  wire FIFO_BUS_IN_inst_n_25;
  wire FIFO_BUS_IN_inst_n_26;
  wire FIFO_BUS_IN_inst_n_27;
  wire FIFO_BUS_IN_inst_n_28;
  wire FIFO_BUS_IN_inst_n_29;
  wire FIFO_BUS_IN_inst_n_30;
  wire FIFO_BUS_IN_inst_n_31;
  wire [1:0]Q;
  wire RDEN;
  wire WREN;
  wire ac_adc_sdata;
  wire ac_dac_sdata;
  wire ac_mclk;
  wire async_reset;
  wire clk_12;
  wire count02_out;
  wire count02_out_0;
  wire count02_out_1;
  wire count02_out_10;
  wire count02_out_2;
  wire count02_out_3;
  wire count02_out_4;
  wire count02_out_5;
  wire count02_out_6;
  wire count02_out_7;
  wire count02_out_8;
  wire count02_out_9;
  wire lr_clk_sync_inst_n_0;
  wire lr_clk_sync_inst_n_1;
  wire lr_clk_sync_inst_n_2;
  wire lrclkCount03_out;
  wire \lrclkCount[0]_i_14_n_0 ;
  wire \lrclkCount[0]_i_4_n_0 ;
  wire \lrclkCount[0]_i_5_n_0 ;
  wire \lrclkCount[0]_i_7_n_0 ;
  wire \lrclkCount[0]_i_8_n_0 ;
  wire \lrclkCount[0]_i_9_n_0 ;
  wire [31:0]lrclkCount_reg;
  wire \lrclkCount_reg[0]_i_10_n_0 ;
  wire \lrclkCount_reg[0]_i_10_n_1 ;
  wire \lrclkCount_reg[0]_i_10_n_2 ;
  wire \lrclkCount_reg[0]_i_10_n_3 ;
  wire \lrclkCount_reg[0]_i_10_n_4 ;
  wire \lrclkCount_reg[0]_i_10_n_5 ;
  wire \lrclkCount_reg[0]_i_10_n_6 ;
  wire \lrclkCount_reg[0]_i_10_n_7 ;
  wire \lrclkCount_reg[0]_i_11_n_0 ;
  wire \lrclkCount_reg[0]_i_11_n_1 ;
  wire \lrclkCount_reg[0]_i_11_n_2 ;
  wire \lrclkCount_reg[0]_i_11_n_3 ;
  wire \lrclkCount_reg[0]_i_11_n_4 ;
  wire \lrclkCount_reg[0]_i_11_n_5 ;
  wire \lrclkCount_reg[0]_i_11_n_6 ;
  wire \lrclkCount_reg[0]_i_11_n_7 ;
  wire \lrclkCount_reg[0]_i_12_n_0 ;
  wire \lrclkCount_reg[0]_i_12_n_1 ;
  wire \lrclkCount_reg[0]_i_12_n_2 ;
  wire \lrclkCount_reg[0]_i_12_n_3 ;
  wire \lrclkCount_reg[0]_i_12_n_4 ;
  wire \lrclkCount_reg[0]_i_12_n_5 ;
  wire \lrclkCount_reg[0]_i_12_n_6 ;
  wire \lrclkCount_reg[0]_i_12_n_7 ;
  wire \lrclkCount_reg[0]_i_13_n_0 ;
  wire \lrclkCount_reg[0]_i_13_n_1 ;
  wire \lrclkCount_reg[0]_i_13_n_2 ;
  wire \lrclkCount_reg[0]_i_13_n_3 ;
  wire \lrclkCount_reg[0]_i_13_n_4 ;
  wire \lrclkCount_reg[0]_i_13_n_5 ;
  wire \lrclkCount_reg[0]_i_13_n_6 ;
  wire \lrclkCount_reg[0]_i_13_n_7 ;
  wire \lrclkCount_reg[0]_i_15_n_2 ;
  wire \lrclkCount_reg[0]_i_15_n_3 ;
  wire \lrclkCount_reg[0]_i_15_n_5 ;
  wire \lrclkCount_reg[0]_i_15_n_6 ;
  wire \lrclkCount_reg[0]_i_15_n_7 ;
  wire \lrclkCount_reg[0]_i_16_n_0 ;
  wire \lrclkCount_reg[0]_i_16_n_1 ;
  wire \lrclkCount_reg[0]_i_16_n_2 ;
  wire \lrclkCount_reg[0]_i_16_n_3 ;
  wire \lrclkCount_reg[0]_i_16_n_4 ;
  wire \lrclkCount_reg[0]_i_16_n_5 ;
  wire \lrclkCount_reg[0]_i_16_n_6 ;
  wire \lrclkCount_reg[0]_i_16_n_7 ;
  wire \lrclkCount_reg[0]_i_17_n_0 ;
  wire \lrclkCount_reg[0]_i_17_n_1 ;
  wire \lrclkCount_reg[0]_i_17_n_2 ;
  wire \lrclkCount_reg[0]_i_17_n_3 ;
  wire \lrclkCount_reg[0]_i_17_n_4 ;
  wire \lrclkCount_reg[0]_i_17_n_5 ;
  wire \lrclkCount_reg[0]_i_17_n_6 ;
  wire \lrclkCount_reg[0]_i_17_n_7 ;
  wire \lrclkCount_reg[0]_i_18_n_0 ;
  wire \lrclkCount_reg[0]_i_18_n_1 ;
  wire \lrclkCount_reg[0]_i_18_n_2 ;
  wire \lrclkCount_reg[0]_i_18_n_3 ;
  wire \lrclkCount_reg[0]_i_18_n_4 ;
  wire \lrclkCount_reg[0]_i_18_n_5 ;
  wire \lrclkCount_reg[0]_i_18_n_6 ;
  wire \lrclkCount_reg[0]_i_18_n_7 ;
  wire \lrclkCount_reg[0]_i_3_n_0 ;
  wire \lrclkCount_reg[0]_i_3_n_1 ;
  wire \lrclkCount_reg[0]_i_3_n_2 ;
  wire \lrclkCount_reg[0]_i_3_n_3 ;
  wire \lrclkCount_reg[0]_i_3_n_4 ;
  wire \lrclkCount_reg[0]_i_3_n_5 ;
  wire \lrclkCount_reg[0]_i_3_n_6 ;
  wire \lrclkCount_reg[0]_i_3_n_7 ;
  wire \lrclkCount_reg[12]_i_1_n_0 ;
  wire \lrclkCount_reg[12]_i_1_n_1 ;
  wire \lrclkCount_reg[12]_i_1_n_2 ;
  wire \lrclkCount_reg[12]_i_1_n_3 ;
  wire \lrclkCount_reg[12]_i_1_n_4 ;
  wire \lrclkCount_reg[12]_i_1_n_5 ;
  wire \lrclkCount_reg[12]_i_1_n_6 ;
  wire \lrclkCount_reg[12]_i_1_n_7 ;
  wire \lrclkCount_reg[16]_i_1_n_0 ;
  wire \lrclkCount_reg[16]_i_1_n_1 ;
  wire \lrclkCount_reg[16]_i_1_n_2 ;
  wire \lrclkCount_reg[16]_i_1_n_3 ;
  wire \lrclkCount_reg[16]_i_1_n_4 ;
  wire \lrclkCount_reg[16]_i_1_n_5 ;
  wire \lrclkCount_reg[16]_i_1_n_6 ;
  wire \lrclkCount_reg[16]_i_1_n_7 ;
  wire \lrclkCount_reg[20]_i_1_n_0 ;
  wire \lrclkCount_reg[20]_i_1_n_1 ;
  wire \lrclkCount_reg[20]_i_1_n_2 ;
  wire \lrclkCount_reg[20]_i_1_n_3 ;
  wire \lrclkCount_reg[20]_i_1_n_4 ;
  wire \lrclkCount_reg[20]_i_1_n_5 ;
  wire \lrclkCount_reg[20]_i_1_n_6 ;
  wire \lrclkCount_reg[20]_i_1_n_7 ;
  wire \lrclkCount_reg[24]_i_1_n_0 ;
  wire \lrclkCount_reg[24]_i_1_n_1 ;
  wire \lrclkCount_reg[24]_i_1_n_2 ;
  wire \lrclkCount_reg[24]_i_1_n_3 ;
  wire \lrclkCount_reg[24]_i_1_n_4 ;
  wire \lrclkCount_reg[24]_i_1_n_5 ;
  wire \lrclkCount_reg[24]_i_1_n_6 ;
  wire \lrclkCount_reg[24]_i_1_n_7 ;
  wire \lrclkCount_reg[28]_i_1_n_1 ;
  wire \lrclkCount_reg[28]_i_1_n_2 ;
  wire \lrclkCount_reg[28]_i_1_n_3 ;
  wire \lrclkCount_reg[28]_i_1_n_4 ;
  wire \lrclkCount_reg[28]_i_1_n_5 ;
  wire \lrclkCount_reg[28]_i_1_n_6 ;
  wire \lrclkCount_reg[28]_i_1_n_7 ;
  wire \lrclkCount_reg[4]_i_1_n_0 ;
  wire \lrclkCount_reg[4]_i_1_n_1 ;
  wire \lrclkCount_reg[4]_i_1_n_2 ;
  wire \lrclkCount_reg[4]_i_1_n_3 ;
  wire \lrclkCount_reg[4]_i_1_n_4 ;
  wire \lrclkCount_reg[4]_i_1_n_5 ;
  wire \lrclkCount_reg[4]_i_1_n_6 ;
  wire \lrclkCount_reg[4]_i_1_n_7 ;
  wire \lrclkCount_reg[8]_i_1_n_0 ;
  wire \lrclkCount_reg[8]_i_1_n_1 ;
  wire \lrclkCount_reg[8]_i_1_n_2 ;
  wire \lrclkCount_reg[8]_i_1_n_3 ;
  wire \lrclkCount_reg[8]_i_1_n_4 ;
  wire \lrclkCount_reg[8]_i_1_n_5 ;
  wire \lrclkCount_reg[8]_i_1_n_6 ;
  wire \lrclkCount_reg[8]_i_1_n_7 ;
  wire nextSample;
  wire prevState;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire prevState_reg_10;
  wire prevState_reg_11;
  wire prevState_reg_2;
  wire prevState_reg_3;
  wire prevState_reg_4;
  wire prevState_reg_5;
  wire prevState_reg_6;
  wire prevState_reg_7;
  wire prevState_reg_8;
  wire prevState_reg_9;
  wire \processCount[17]_i_2__0_n_0 ;
  wire \processCount[17]_i_2__10_n_0 ;
  wire \processCount[17]_i_2__1_n_0 ;
  wire \processCount[17]_i_2__2_n_0 ;
  wire \processCount[17]_i_2__3_n_0 ;
  wire \processCount[17]_i_2__4_n_0 ;
  wire \processCount[17]_i_2__5_n_0 ;
  wire \processCount[17]_i_2__6_n_0 ;
  wire \processCount[17]_i_2__7_n_0 ;
  wire \processCount[17]_i_2__8_n_0 ;
  wire \processCount[17]_i_2__9_n_0 ;
  wire \processCount[17]_i_2_n_0 ;
  wire \processCount[17]_i_3__0_n_0 ;
  wire \processCount[17]_i_3__10_n_0 ;
  wire \processCount[17]_i_3__1_n_0 ;
  wire \processCount[17]_i_3__2_n_0 ;
  wire \processCount[17]_i_3__3_n_0 ;
  wire \processCount[17]_i_3__4_n_0 ;
  wire \processCount[17]_i_3__5_n_0 ;
  wire \processCount[17]_i_3__6_n_0 ;
  wire \processCount[17]_i_3__7_n_0 ;
  wire \processCount[17]_i_3__8_n_0 ;
  wire \processCount[17]_i_3__9_n_0 ;
  wire \processCount[17]_i_3_n_0 ;
  wire [1:0]\processCount_reg[17] ;
  wire [0:0]\processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire [0:0]\processCount_reg[17]_10 ;
  wire [1:0]\processCount_reg[17]_11 ;
  wire [0:0]\processCount_reg[17]_12 ;
  wire [1:0]\processCount_reg[17]_13 ;
  wire [0:0]\processCount_reg[17]_14 ;
  wire [1:0]\processCount_reg[17]_15 ;
  wire [0:0]\processCount_reg[17]_16 ;
  wire [1:0]\processCount_reg[17]_17 ;
  wire [0:0]\processCount_reg[17]_18 ;
  wire [1:0]\processCount_reg[17]_19 ;
  wire [0:0]\processCount_reg[17]_2 ;
  wire [0:0]\processCount_reg[17]_20 ;
  wire [1:0]\processCount_reg[17]_3 ;
  wire [0:0]\processCount_reg[17]_4 ;
  wire [1:0]\processCount_reg[17]_5 ;
  wire [0:0]\processCount_reg[17]_6 ;
  wire [1:0]\processCount_reg[17]_7 ;
  wire [0:0]\processCount_reg[17]_8 ;
  wire [1:0]\processCount_reg[17]_9 ;
  wire \processCount_reg[17]_i_1__0_n_3 ;
  wire \processCount_reg[17]_i_1__10_n_3 ;
  wire \processCount_reg[17]_i_1__1_n_3 ;
  wire \processCount_reg[17]_i_1__2_n_3 ;
  wire \processCount_reg[17]_i_1__3_n_3 ;
  wire \processCount_reg[17]_i_1__4_n_3 ;
  wire \processCount_reg[17]_i_1__5_n_3 ;
  wire \processCount_reg[17]_i_1__6_n_3 ;
  wire \processCount_reg[17]_i_1__7_n_3 ;
  wire \processCount_reg[17]_i_1__8_n_3 ;
  wire \processCount_reg[17]_i_1__9_n_3 ;
  wire \processCount_reg[17]_i_1_n_3 ;
  wire ready_sig_i_3_n_0;
  wire ready_sig_i_4_n_0;
  wire ready_sig_i_5_n_0;
  wire ready_sig_i_6_n_0;
  wire ready_sig_i_8_n_0;
  wire ready_sig_reg_0;
  wire ready_sig_reg_1;
  wire ready_sig_reg_10;
  wire ready_sig_reg_11;
  wire ready_sig_reg_2;
  wire ready_sig_reg_3;
  wire ready_sig_reg_4;
  wire ready_sig_reg_5;
  wire ready_sig_reg_6;
  wire ready_sig_reg_7;
  wire ready_sig_reg_8;
  wire ready_sig_reg_9;
  wire reset_sync;
  wire reset_sync_inst_n_0;
  wire reset_sync_inst_n_2;
  wire rst;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire scl;
  wire sda;
  wire [15:0]sigOut;
  wire [1:0]\slv_reg3_reg[15] ;
  wire [1:0]\slv_reg3_reg[31] ;
  wire [1:0]\slv_reg4_reg[15] ;
  wire [1:0]\slv_reg4_reg[31] ;
  wire [1:0]\slv_reg5_reg[15] ;
  wire [1:0]\slv_reg5_reg[31] ;
  wire [1:0]\slv_reg6_reg[15] ;
  wire [1:0]\slv_reg6_reg[31] ;
  wire [1:0]\slv_reg7_reg[15] ;
  wire [1:0]\slv_reg7_reg[31] ;
  wire [1:0]\slv_reg8_reg[15] ;
  wire [1:0]\slv_reg8_reg[31] ;
  wire NLW_ODDR_inst_R_UNCONNECTED;
  wire NLW_ODDR_inst_S_UNCONNECTED;
  wire [3:2]\NLW_lrclkCount_reg[0]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_lrclkCount_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_lrclkCount_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__1_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__10_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__10_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__2_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__3_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__4_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__5_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__6_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__7_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__7_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__8_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__8_O_UNCONNECTED ;
  wire [3:1]\NLW_processCount_reg[17]_i_1__9_CO_UNCONNECTED ;
  wire [3:2]\NLW_processCount_reg[17]_i_1__9_O_UNCONNECTED ;

  skrach_design_skrach_core_0_1_unimacro_FIFO_DUALCLOCK_MACRO FIFO_BUS_IN_inst
       (.DO({D_R_I,FIFO_BUS_IN_inst_n_16,FIFO_BUS_IN_inst_n_17,FIFO_BUS_IN_inst_n_18,FIFO_BUS_IN_inst_n_19,FIFO_BUS_IN_inst_n_20,FIFO_BUS_IN_inst_n_21,FIFO_BUS_IN_inst_n_22,FIFO_BUS_IN_inst_n_23,FIFO_BUS_IN_inst_n_24,FIFO_BUS_IN_inst_n_25,FIFO_BUS_IN_inst_n_26,FIFO_BUS_IN_inst_n_27,FIFO_BUS_IN_inst_n_28,FIFO_BUS_IN_inst_n_29,FIFO_BUS_IN_inst_n_30,FIFO_BUS_IN_inst_n_31}),
        .\Data_Out_int_reg[30] (nextSample),
        .Q_O(reset_sync),
        .RDEN(RDEN),
        .clk_12(clk_12),
        .s_axi_aclk(s_axi_aclk),
        .sigOut(sigOut));
  skrach_design_skrach_core_0_1_unimacro_FIFO_DUALCLOCK_MACRO_67 FIFO_BUS_OUT_inst
       (.DI({D_L_O,D_R_O}),
        .SR(rst),
        .WREN(WREN),
        .clk_12(clk_12),
        .s_axi_aclk(s_axi_aclk));
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    ODDR_inst
       (.C(clk_12),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(ac_mclk),
        .R(NLW_ODDR_inst_R_UNCONNECTED),
        .S(NLW_ODDR_inst_S_UNCONNECTED));
  skrach_design_skrach_core_0_1_i2s_ctl audio_inout
       (.BCLK_int_reg_0(BCLK_int_reg),
        .CO(Cnt_Bclk0),
        .\Cnt_Bclk_reg[4]_0 (reset_sync_inst_n_0),
        .DI({D_L_O,D_R_O}),
        .DO({D_R_I,FIFO_BUS_IN_inst_n_16,FIFO_BUS_IN_inst_n_17,FIFO_BUS_IN_inst_n_18,FIFO_BUS_IN_inst_n_19,FIFO_BUS_IN_inst_n_20,FIFO_BUS_IN_inst_n_21,FIFO_BUS_IN_inst_n_22,FIFO_BUS_IN_inst_n_23,FIFO_BUS_IN_inst_n_24,FIFO_BUS_IN_inst_n_25,FIFO_BUS_IN_inst_n_26,FIFO_BUS_IN_inst_n_27,FIFO_BUS_IN_inst_n_28,FIFO_BUS_IN_inst_n_29,FIFO_BUS_IN_inst_n_30,FIFO_BUS_IN_inst_n_31}),
        .Data_In_int0__0(Data_In_int0__0),
        .LRCLK_reg_0(D),
        .Q_O(reset_sync),
        .RDEN(RDEN),
        .SR(reset_sync_inst_n_2),
        .WREN(WREN),
        .ac_adc_sdata(ac_adc_sdata),
        .ac_dac_sdata(ac_dac_sdata),
        .clk_12(clk_12));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2 
       (.I0(nextSample),
        .I1(prevState_reg_0),
        .O(count02_out));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__0 
       (.I0(nextSample),
        .I1(prevState_reg_1),
        .O(count02_out_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__1 
       (.I0(nextSample),
        .I1(prevState_reg_2),
        .O(count02_out_1));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__10 
       (.I0(nextSample),
        .I1(prevState_reg_11),
        .O(count02_out_10));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__2 
       (.I0(nextSample),
        .I1(prevState_reg_3),
        .O(count02_out_2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__3 
       (.I0(nextSample),
        .I1(prevState_reg_4),
        .O(count02_out_3));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__4 
       (.I0(nextSample),
        .I1(prevState_reg_5),
        .O(count02_out_4));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__5 
       (.I0(nextSample),
        .I1(prevState_reg_6),
        .O(count02_out_5));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__6 
       (.I0(nextSample),
        .I1(prevState_reg_7),
        .O(count02_out_6));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__7 
       (.I0(nextSample),
        .I1(prevState_reg_8),
        .O(count02_out_7));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__8 
       (.I0(nextSample),
        .I1(prevState_reg_9),
        .O(count02_out_8));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_2__9 
       (.I0(nextSample),
        .I1(prevState_reg_10),
        .O(count02_out_9));
  skrach_design_skrach_core_0_1_audio_init initialize_audio
       (.SR(rst),
        .async_reset(async_reset),
        .s_axi_aclk(s_axi_aclk),
        .scl(scl),
        .sda(sda));
  skrach_design_skrach_core_0_1_Sync_ff lr_clk_sync_inst
       (.D(D),
        .O({\lrclkCount_reg[0]_i_13_n_5 ,\lrclkCount_reg[0]_i_13_n_6 ,\lrclkCount_reg[0]_i_13_n_7 }),
        .Q_O_reg_0(lr_clk_sync_inst_n_0),
        .Q_O_reg_1(lr_clk_sync_inst_n_2),
        .async_reset(async_reset),
        .async_reset_0(lr_clk_sync_inst_n_1),
        .\lrclkCount_reg[0] (\lrclkCount[0]_i_4_n_0 ),
        .\lrclkCount_reg[0]_0 (\lrclkCount[0]_i_5_n_0 ),
        .\lrclkCount_reg[0]_1 (\lrclkCount[0]_i_7_n_0 ),
        .\lrclkCount_reg[0]_2 (\lrclkCount[0]_i_8_n_0 ),
        .\lrclkCount_reg[0]_3 (\lrclkCount[0]_i_14_n_0 ),
        .prevState(prevState),
        .ready_sig_reg(nextSample),
        .ready_sig_reg_0(ready_sig_i_3_n_0),
        .ready_sig_reg_1(ready_sig_i_4_n_0),
        .ready_sig_reg_2(ready_sig_i_5_n_0),
        .ready_sig_reg_3(ready_sig_i_6_n_0),
        .ready_sig_reg_4(ready_sig_i_8_n_0),
        .s_axi_aclk(s_axi_aclk),
        .sel(lrclkCount03_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lrclkCount[0]_i_14 
       (.I0(\lrclkCount_reg[0]_i_18_n_7 ),
        .I1(\lrclkCount_reg[0]_i_18_n_6 ),
        .I2(\lrclkCount_reg[0]_i_13_n_5 ),
        .I3(\lrclkCount_reg[0]_i_13_n_4 ),
        .I4(\lrclkCount_reg[0]_i_18_n_4 ),
        .I5(\lrclkCount_reg[0]_i_18_n_5 ),
        .O(\lrclkCount[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lrclkCount[0]_i_4 
       (.I0(\lrclkCount_reg[0]_i_10_n_5 ),
        .I1(\lrclkCount_reg[0]_i_10_n_4 ),
        .I2(\lrclkCount_reg[0]_i_10_n_7 ),
        .I3(\lrclkCount_reg[0]_i_10_n_6 ),
        .I4(\lrclkCount_reg[0]_i_11_n_6 ),
        .I5(\lrclkCount_reg[0]_i_11_n_7 ),
        .O(\lrclkCount[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lrclkCount[0]_i_5 
       (.I0(\lrclkCount_reg[0]_i_12_n_7 ),
        .I1(\lrclkCount_reg[0]_i_12_n_6 ),
        .I2(\lrclkCount_reg[0]_i_11_n_5 ),
        .I3(\lrclkCount_reg[0]_i_11_n_4 ),
        .I4(\lrclkCount_reg[0]_i_12_n_4 ),
        .I5(\lrclkCount_reg[0]_i_12_n_5 ),
        .O(\lrclkCount[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lrclkCount[0]_i_7 
       (.I0(\lrclkCount_reg[0]_i_15_n_7 ),
        .I1(\lrclkCount_reg[0]_i_15_n_6 ),
        .I2(\lrclkCount_reg[0]_i_16_n_5 ),
        .I3(\lrclkCount_reg[0]_i_16_n_4 ),
        .I4(\lrclkCount_reg[0]_i_15_n_5 ),
        .I5(lrclkCount_reg[0]),
        .O(\lrclkCount[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lrclkCount[0]_i_8 
       (.I0(\lrclkCount_reg[0]_i_17_n_5 ),
        .I1(\lrclkCount_reg[0]_i_17_n_4 ),
        .I2(\lrclkCount_reg[0]_i_17_n_7 ),
        .I3(\lrclkCount_reg[0]_i_17_n_6 ),
        .I4(\lrclkCount_reg[0]_i_16_n_6 ),
        .I5(\lrclkCount_reg[0]_i_16_n_7 ),
        .O(\lrclkCount[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lrclkCount[0]_i_9 
       (.I0(lrclkCount_reg[0]),
        .O(\lrclkCount[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[0]_i_3_n_7 ),
        .Q(lrclkCount_reg[0]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[0]_i_10 
       (.CI(\lrclkCount_reg[0]_i_18_n_0 ),
        .CO({\lrclkCount_reg[0]_i_10_n_0 ,\lrclkCount_reg[0]_i_10_n_1 ,\lrclkCount_reg[0]_i_10_n_2 ,\lrclkCount_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_10_n_4 ,\lrclkCount_reg[0]_i_10_n_5 ,\lrclkCount_reg[0]_i_10_n_6 ,\lrclkCount_reg[0]_i_10_n_7 }),
        .S(lrclkCount_reg[12:9]));
  CARRY4 \lrclkCount_reg[0]_i_11 
       (.CI(\lrclkCount_reg[0]_i_10_n_0 ),
        .CO({\lrclkCount_reg[0]_i_11_n_0 ,\lrclkCount_reg[0]_i_11_n_1 ,\lrclkCount_reg[0]_i_11_n_2 ,\lrclkCount_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_11_n_4 ,\lrclkCount_reg[0]_i_11_n_5 ,\lrclkCount_reg[0]_i_11_n_6 ,\lrclkCount_reg[0]_i_11_n_7 }),
        .S(lrclkCount_reg[16:13]));
  CARRY4 \lrclkCount_reg[0]_i_12 
       (.CI(\lrclkCount_reg[0]_i_11_n_0 ),
        .CO({\lrclkCount_reg[0]_i_12_n_0 ,\lrclkCount_reg[0]_i_12_n_1 ,\lrclkCount_reg[0]_i_12_n_2 ,\lrclkCount_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_12_n_4 ,\lrclkCount_reg[0]_i_12_n_5 ,\lrclkCount_reg[0]_i_12_n_6 ,\lrclkCount_reg[0]_i_12_n_7 }),
        .S(lrclkCount_reg[20:17]));
  CARRY4 \lrclkCount_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\lrclkCount_reg[0]_i_13_n_0 ,\lrclkCount_reg[0]_i_13_n_1 ,\lrclkCount_reg[0]_i_13_n_2 ,\lrclkCount_reg[0]_i_13_n_3 }),
        .CYINIT(lrclkCount_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_13_n_4 ,\lrclkCount_reg[0]_i_13_n_5 ,\lrclkCount_reg[0]_i_13_n_6 ,\lrclkCount_reg[0]_i_13_n_7 }),
        .S(lrclkCount_reg[4:1]));
  CARRY4 \lrclkCount_reg[0]_i_15 
       (.CI(\lrclkCount_reg[0]_i_16_n_0 ),
        .CO({\NLW_lrclkCount_reg[0]_i_15_CO_UNCONNECTED [3:2],\lrclkCount_reg[0]_i_15_n_2 ,\lrclkCount_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lrclkCount_reg[0]_i_15_O_UNCONNECTED [3],\lrclkCount_reg[0]_i_15_n_5 ,\lrclkCount_reg[0]_i_15_n_6 ,\lrclkCount_reg[0]_i_15_n_7 }),
        .S({1'b0,lrclkCount_reg[31:29]}));
  CARRY4 \lrclkCount_reg[0]_i_16 
       (.CI(\lrclkCount_reg[0]_i_17_n_0 ),
        .CO({\lrclkCount_reg[0]_i_16_n_0 ,\lrclkCount_reg[0]_i_16_n_1 ,\lrclkCount_reg[0]_i_16_n_2 ,\lrclkCount_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_16_n_4 ,\lrclkCount_reg[0]_i_16_n_5 ,\lrclkCount_reg[0]_i_16_n_6 ,\lrclkCount_reg[0]_i_16_n_7 }),
        .S(lrclkCount_reg[28:25]));
  CARRY4 \lrclkCount_reg[0]_i_17 
       (.CI(\lrclkCount_reg[0]_i_12_n_0 ),
        .CO({\lrclkCount_reg[0]_i_17_n_0 ,\lrclkCount_reg[0]_i_17_n_1 ,\lrclkCount_reg[0]_i_17_n_2 ,\lrclkCount_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_17_n_4 ,\lrclkCount_reg[0]_i_17_n_5 ,\lrclkCount_reg[0]_i_17_n_6 ,\lrclkCount_reg[0]_i_17_n_7 }),
        .S(lrclkCount_reg[24:21]));
  CARRY4 \lrclkCount_reg[0]_i_18 
       (.CI(\lrclkCount_reg[0]_i_13_n_0 ),
        .CO({\lrclkCount_reg[0]_i_18_n_0 ,\lrclkCount_reg[0]_i_18_n_1 ,\lrclkCount_reg[0]_i_18_n_2 ,\lrclkCount_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[0]_i_18_n_4 ,\lrclkCount_reg[0]_i_18_n_5 ,\lrclkCount_reg[0]_i_18_n_6 ,\lrclkCount_reg[0]_i_18_n_7 }),
        .S(lrclkCount_reg[8:5]));
  CARRY4 \lrclkCount_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\lrclkCount_reg[0]_i_3_n_0 ,\lrclkCount_reg[0]_i_3_n_1 ,\lrclkCount_reg[0]_i_3_n_2 ,\lrclkCount_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\lrclkCount_reg[0]_i_3_n_4 ,\lrclkCount_reg[0]_i_3_n_5 ,\lrclkCount_reg[0]_i_3_n_6 ,\lrclkCount_reg[0]_i_3_n_7 }),
        .S({lrclkCount_reg[3:1],\lrclkCount[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[8]_i_1_n_5 ),
        .Q(lrclkCount_reg[10]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[8]_i_1_n_4 ),
        .Q(lrclkCount_reg[11]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[12]_i_1_n_7 ),
        .Q(lrclkCount_reg[12]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[12]_i_1 
       (.CI(\lrclkCount_reg[8]_i_1_n_0 ),
        .CO({\lrclkCount_reg[12]_i_1_n_0 ,\lrclkCount_reg[12]_i_1_n_1 ,\lrclkCount_reg[12]_i_1_n_2 ,\lrclkCount_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[12]_i_1_n_4 ,\lrclkCount_reg[12]_i_1_n_5 ,\lrclkCount_reg[12]_i_1_n_6 ,\lrclkCount_reg[12]_i_1_n_7 }),
        .S(lrclkCount_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[12]_i_1_n_6 ),
        .Q(lrclkCount_reg[13]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[12]_i_1_n_5 ),
        .Q(lrclkCount_reg[14]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[12]_i_1_n_4 ),
        .Q(lrclkCount_reg[15]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[16]_i_1_n_7 ),
        .Q(lrclkCount_reg[16]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[16]_i_1 
       (.CI(\lrclkCount_reg[12]_i_1_n_0 ),
        .CO({\lrclkCount_reg[16]_i_1_n_0 ,\lrclkCount_reg[16]_i_1_n_1 ,\lrclkCount_reg[16]_i_1_n_2 ,\lrclkCount_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[16]_i_1_n_4 ,\lrclkCount_reg[16]_i_1_n_5 ,\lrclkCount_reg[16]_i_1_n_6 ,\lrclkCount_reg[16]_i_1_n_7 }),
        .S(lrclkCount_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[16]_i_1_n_6 ),
        .Q(lrclkCount_reg[17]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[18] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[16]_i_1_n_5 ),
        .Q(lrclkCount_reg[18]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[19] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[16]_i_1_n_4 ),
        .Q(lrclkCount_reg[19]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[0]_i_3_n_6 ),
        .Q(lrclkCount_reg[1]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[20] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[20]_i_1_n_7 ),
        .Q(lrclkCount_reg[20]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[20]_i_1 
       (.CI(\lrclkCount_reg[16]_i_1_n_0 ),
        .CO({\lrclkCount_reg[20]_i_1_n_0 ,\lrclkCount_reg[20]_i_1_n_1 ,\lrclkCount_reg[20]_i_1_n_2 ,\lrclkCount_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[20]_i_1_n_4 ,\lrclkCount_reg[20]_i_1_n_5 ,\lrclkCount_reg[20]_i_1_n_6 ,\lrclkCount_reg[20]_i_1_n_7 }),
        .S(lrclkCount_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[21] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[20]_i_1_n_6 ),
        .Q(lrclkCount_reg[21]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[22] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[20]_i_1_n_5 ),
        .Q(lrclkCount_reg[22]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[23] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[20]_i_1_n_4 ),
        .Q(lrclkCount_reg[23]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[24] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[24]_i_1_n_7 ),
        .Q(lrclkCount_reg[24]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[24]_i_1 
       (.CI(\lrclkCount_reg[20]_i_1_n_0 ),
        .CO({\lrclkCount_reg[24]_i_1_n_0 ,\lrclkCount_reg[24]_i_1_n_1 ,\lrclkCount_reg[24]_i_1_n_2 ,\lrclkCount_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[24]_i_1_n_4 ,\lrclkCount_reg[24]_i_1_n_5 ,\lrclkCount_reg[24]_i_1_n_6 ,\lrclkCount_reg[24]_i_1_n_7 }),
        .S(lrclkCount_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[25] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[24]_i_1_n_6 ),
        .Q(lrclkCount_reg[25]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[26] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[24]_i_1_n_5 ),
        .Q(lrclkCount_reg[26]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[27] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[24]_i_1_n_4 ),
        .Q(lrclkCount_reg[27]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[28] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[28]_i_1_n_7 ),
        .Q(lrclkCount_reg[28]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[28]_i_1 
       (.CI(\lrclkCount_reg[24]_i_1_n_0 ),
        .CO({\NLW_lrclkCount_reg[28]_i_1_CO_UNCONNECTED [3],\lrclkCount_reg[28]_i_1_n_1 ,\lrclkCount_reg[28]_i_1_n_2 ,\lrclkCount_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[28]_i_1_n_4 ,\lrclkCount_reg[28]_i_1_n_5 ,\lrclkCount_reg[28]_i_1_n_6 ,\lrclkCount_reg[28]_i_1_n_7 }),
        .S(lrclkCount_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[29] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[28]_i_1_n_6 ),
        .Q(lrclkCount_reg[29]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[0]_i_3_n_5 ),
        .Q(lrclkCount_reg[2]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[30] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[28]_i_1_n_5 ),
        .Q(lrclkCount_reg[30]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[31] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[28]_i_1_n_4 ),
        .Q(lrclkCount_reg[31]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[0]_i_3_n_4 ),
        .Q(lrclkCount_reg[3]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[4]_i_1_n_7 ),
        .Q(lrclkCount_reg[4]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[4]_i_1 
       (.CI(\lrclkCount_reg[0]_i_3_n_0 ),
        .CO({\lrclkCount_reg[4]_i_1_n_0 ,\lrclkCount_reg[4]_i_1_n_1 ,\lrclkCount_reg[4]_i_1_n_2 ,\lrclkCount_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[4]_i_1_n_4 ,\lrclkCount_reg[4]_i_1_n_5 ,\lrclkCount_reg[4]_i_1_n_6 ,\lrclkCount_reg[4]_i_1_n_7 }),
        .S(lrclkCount_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[4]_i_1_n_6 ),
        .Q(lrclkCount_reg[5]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[4]_i_1_n_5 ),
        .Q(lrclkCount_reg[6]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[4]_i_1_n_4 ),
        .Q(lrclkCount_reg[7]),
        .R(lr_clk_sync_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[8]_i_1_n_7 ),
        .Q(lrclkCount_reg[8]),
        .R(lr_clk_sync_inst_n_1));
  CARRY4 \lrclkCount_reg[8]_i_1 
       (.CI(\lrclkCount_reg[4]_i_1_n_0 ),
        .CO({\lrclkCount_reg[8]_i_1_n_0 ,\lrclkCount_reg[8]_i_1_n_1 ,\lrclkCount_reg[8]_i_1_n_2 ,\lrclkCount_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lrclkCount_reg[8]_i_1_n_4 ,\lrclkCount_reg[8]_i_1_n_5 ,\lrclkCount_reg[8]_i_1_n_6 ,\lrclkCount_reg[8]_i_1_n_7 }),
        .S(lrclkCount_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \lrclkCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(lrclkCount03_out),
        .D(\lrclkCount_reg[8]_i_1_n_6 ),
        .Q(lrclkCount_reg[9]),
        .R(lr_clk_sync_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1
       (.I0(nextSample),
        .I1(prevState_reg_0),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__0
       (.I0(nextSample),
        .I1(prevState_reg_1),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__1
       (.I0(nextSample),
        .I1(prevState_reg_2),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__10
       (.I0(nextSample),
        .I1(prevState_reg_11),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__2
       (.I0(nextSample),
        .I1(prevState_reg_3),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__3
       (.I0(nextSample),
        .I1(prevState_reg_4),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__4
       (.I0(nextSample),
        .I1(prevState_reg_5),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__5
       (.I0(nextSample),
        .I1(prevState_reg_6),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__6
       (.I0(nextSample),
        .I1(prevState_reg_7),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__7
       (.I0(nextSample),
        .I1(prevState_reg_8),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__8
       (.I0(nextSample),
        .I1(prevState_reg_9),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    prevState_i_1__9
       (.I0(nextSample),
        .I1(prevState_reg_10),
        .I2(s_axi_aresetn),
        .O(ready_sig_reg_10));
  FDRE #(
    .INIT(1'b0)) 
    prevState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(lr_clk_sync_inst_n_0),
        .Q(prevState),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2 
       (.I0(nextSample),
        .I1(Q[1]),
        .O(\processCount[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__0 
       (.I0(nextSample),
        .I1(\processCount_reg[17] [1]),
        .O(\processCount[17]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__1 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_1 [1]),
        .O(\processCount[17]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__10 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_19 [1]),
        .O(\processCount[17]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__2 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_3 [1]),
        .O(\processCount[17]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__3 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_5 [1]),
        .O(\processCount[17]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__4 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_7 [1]),
        .O(\processCount[17]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__5 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_9 [1]),
        .O(\processCount[17]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__6 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_11 [1]),
        .O(\processCount[17]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__7 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_13 [1]),
        .O(\processCount[17]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__8 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_15 [1]),
        .O(\processCount[17]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_2__9 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_17 [1]),
        .O(\processCount[17]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3 
       (.I0(nextSample),
        .I1(Q[0]),
        .O(\processCount[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__0 
       (.I0(nextSample),
        .I1(\processCount_reg[17] [0]),
        .O(\processCount[17]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__1 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_1 [0]),
        .O(\processCount[17]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__10 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_19 [0]),
        .O(\processCount[17]_i_3__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__2 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_3 [0]),
        .O(\processCount[17]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__3 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_5 [0]),
        .O(\processCount[17]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__4 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_7 [0]),
        .O(\processCount[17]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__5 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_9 [0]),
        .O(\processCount[17]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__6 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_11 [0]),
        .O(\processCount[17]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__7 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_13 [0]),
        .O(\processCount[17]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__8 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_15 [0]),
        .O(\processCount[17]_i_3__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \processCount[17]_i_3__9 
       (.I0(nextSample),
        .I1(\processCount_reg[17]_17 [0]),
        .O(\processCount[17]_i_3__9_n_0 ));
  CARRY4 \processCount_reg[17]_i_1 
       (.CI(CO),
        .CO({\NLW_processCount_reg[17]_i_1_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1_O_UNCONNECTED [3:2],\slv_reg3_reg[15] }),
        .S({1'b0,1'b0,\processCount[17]_i_2_n_0 ,\processCount[17]_i_3_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__0 
       (.CI(\processCount_reg[17]_0 ),
        .CO({\NLW_processCount_reg[17]_i_1__0_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__0_O_UNCONNECTED [3:2],\slv_reg3_reg[31] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__0_n_0 ,\processCount[17]_i_3__0_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__1 
       (.CI(\processCount_reg[17]_2 ),
        .CO({\NLW_processCount_reg[17]_i_1__1_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__1_O_UNCONNECTED [3:2],\slv_reg4_reg[15] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__1_n_0 ,\processCount[17]_i_3__1_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__10 
       (.CI(\processCount_reg[17]_20 ),
        .CO({\NLW_processCount_reg[17]_i_1__10_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__10_O_UNCONNECTED [3:2],\slv_reg8_reg[31] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__10_n_0 ,\processCount[17]_i_3__10_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__2 
       (.CI(\processCount_reg[17]_4 ),
        .CO({\NLW_processCount_reg[17]_i_1__2_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__2_O_UNCONNECTED [3:2],\slv_reg4_reg[31] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__2_n_0 ,\processCount[17]_i_3__2_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__3 
       (.CI(\processCount_reg[17]_6 ),
        .CO({\NLW_processCount_reg[17]_i_1__3_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__3_O_UNCONNECTED [3:2],\slv_reg5_reg[15] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__3_n_0 ,\processCount[17]_i_3__3_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__4 
       (.CI(\processCount_reg[17]_8 ),
        .CO({\NLW_processCount_reg[17]_i_1__4_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__4_O_UNCONNECTED [3:2],\slv_reg5_reg[31] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__4_n_0 ,\processCount[17]_i_3__4_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__5 
       (.CI(\processCount_reg[17]_10 ),
        .CO({\NLW_processCount_reg[17]_i_1__5_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__5_O_UNCONNECTED [3:2],\slv_reg6_reg[15] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__5_n_0 ,\processCount[17]_i_3__5_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__6 
       (.CI(\processCount_reg[17]_12 ),
        .CO({\NLW_processCount_reg[17]_i_1__6_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__6_O_UNCONNECTED [3:2],\slv_reg6_reg[31] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__6_n_0 ,\processCount[17]_i_3__6_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__7 
       (.CI(\processCount_reg[17]_14 ),
        .CO({\NLW_processCount_reg[17]_i_1__7_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__7_O_UNCONNECTED [3:2],\slv_reg7_reg[15] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__7_n_0 ,\processCount[17]_i_3__7_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__8 
       (.CI(\processCount_reg[17]_16 ),
        .CO({\NLW_processCount_reg[17]_i_1__8_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__8_O_UNCONNECTED [3:2],\slv_reg7_reg[31] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__8_n_0 ,\processCount[17]_i_3__8_n_0 }));
  CARRY4 \processCount_reg[17]_i_1__9 
       (.CI(\processCount_reg[17]_18 ),
        .CO({\NLW_processCount_reg[17]_i_1__9_CO_UNCONNECTED [3:1],\processCount_reg[17]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_processCount_reg[17]_i_1__9_O_UNCONNECTED [3:2],\slv_reg8_reg[15] }),
        .S({1'b0,1'b0,\processCount[17]_i_2__9_n_0 ,\processCount[17]_i_3__9_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ready_sig_i_3
       (.I0(\lrclkCount_reg[0]_i_17_n_4 ),
        .I1(\lrclkCount_reg[0]_i_16_n_7 ),
        .I2(\lrclkCount_reg[0]_i_17_n_6 ),
        .I3(\lrclkCount_reg[0]_i_17_n_5 ),
        .I4(\lrclkCount_reg[0]_i_16_n_5 ),
        .I5(\lrclkCount_reg[0]_i_16_n_6 ),
        .O(ready_sig_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ready_sig_i_4
       (.I0(\lrclkCount_reg[0]_i_15_n_6 ),
        .I1(\lrclkCount_reg[0]_i_15_n_5 ),
        .I2(\lrclkCount_reg[0]_i_16_n_4 ),
        .I3(\lrclkCount_reg[0]_i_15_n_7 ),
        .I4(async_reset),
        .I5(lrclkCount_reg[0]),
        .O(ready_sig_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ready_sig_i_5
       (.I0(\lrclkCount_reg[0]_i_12_n_6 ),
        .I1(\lrclkCount_reg[0]_i_12_n_5 ),
        .I2(\lrclkCount_reg[0]_i_11_n_4 ),
        .I3(\lrclkCount_reg[0]_i_12_n_7 ),
        .I4(\lrclkCount_reg[0]_i_17_n_7 ),
        .I5(\lrclkCount_reg[0]_i_12_n_4 ),
        .O(ready_sig_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ready_sig_i_6
       (.I0(\lrclkCount_reg[0]_i_10_n_4 ),
        .I1(\lrclkCount_reg[0]_i_11_n_7 ),
        .I2(\lrclkCount_reg[0]_i_10_n_6 ),
        .I3(\lrclkCount_reg[0]_i_10_n_5 ),
        .I4(\lrclkCount_reg[0]_i_11_n_5 ),
        .I5(\lrclkCount_reg[0]_i_11_n_6 ),
        .O(ready_sig_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ready_sig_i_8
       (.I0(\lrclkCount_reg[0]_i_18_n_6 ),
        .I1(\lrclkCount_reg[0]_i_18_n_5 ),
        .I2(\lrclkCount_reg[0]_i_13_n_4 ),
        .I3(\lrclkCount_reg[0]_i_18_n_7 ),
        .I4(\lrclkCount_reg[0]_i_10_n_7 ),
        .I5(\lrclkCount_reg[0]_i_18_n_4 ),
        .O(ready_sig_i_8_n_0));
  FDRE ready_sig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(lr_clk_sync_inst_n_2),
        .Q(nextSample),
        .R(1'b0));
  skrach_design_skrach_core_0_1_rst_sync reset_sync_inst
       (.CO(Cnt_Bclk0),
        .Data_In_int0__0(Data_In_int0__0),
        .FDRE_inst_2_0(reset_sync_inst_n_0),
        .Q_O(reset_sync),
        .RST_I(rst),
        .SR(reset_sync_inst_n_2),
        .clk_12(clk_12));
endmodule

(* ORIG_REF_NAME = "audio_init" *) 
module skrach_design_skrach_core_0_1_audio_init
   (SR,
    scl,
    sda,
    s_axi_aclk,
    async_reset);
  output [0:0]SR;
  inout scl;
  inout sda;
  input s_axi_aclk;
  input async_reset;

  wire [0:0]SR;
  wire async_reset;
  wire [6:6]data0;
  wire [7:0]data1;
  wire [7:0]data2;
  wire [7:0]data_i;
  wire \data_i[0]_i_1_n_0 ;
  wire \data_i[0]_i_2_n_0 ;
  wire \data_i[1]_i_1_n_0 ;
  wire \data_i[2]_i_1_n_0 ;
  wire \data_i[3]_i_1_n_0 ;
  wire \data_i[4]_i_1_n_0 ;
  wire \data_i[4]_i_2_n_0 ;
  wire \data_i[5]_i_1_n_0 ;
  wire \data_i[5]_i_2_n_0 ;
  wire \data_i[6]_i_1_n_0 ;
  wire \data_i[6]_i_2_n_0 ;
  wire \data_i[6]_i_3_n_0 ;
  wire \data_i[6]_i_4_n_0 ;
  wire \data_i[7]_i_1_n_0 ;
  wire delayEn;
  wire delayEn_i_1_n_0;
  wire [31:0]delaycnt;
  wire delaycnt0;
  wire delaycnt0_carry__0_i_1_n_0;
  wire delaycnt0_carry__0_i_2_n_0;
  wire delaycnt0_carry__0_i_3_n_0;
  wire delaycnt0_carry__0_i_4_n_0;
  wire delaycnt0_carry__0_n_0;
  wire delaycnt0_carry__0_n_1;
  wire delaycnt0_carry__0_n_2;
  wire delaycnt0_carry__0_n_3;
  wire delaycnt0_carry__0_n_4;
  wire delaycnt0_carry__0_n_5;
  wire delaycnt0_carry__0_n_6;
  wire delaycnt0_carry__0_n_7;
  wire delaycnt0_carry__1_i_1_n_0;
  wire delaycnt0_carry__1_i_2_n_0;
  wire delaycnt0_carry__1_i_3_n_0;
  wire delaycnt0_carry__1_i_4_n_0;
  wire delaycnt0_carry__1_n_0;
  wire delaycnt0_carry__1_n_1;
  wire delaycnt0_carry__1_n_2;
  wire delaycnt0_carry__1_n_3;
  wire delaycnt0_carry__1_n_4;
  wire delaycnt0_carry__1_n_5;
  wire delaycnt0_carry__1_n_6;
  wire delaycnt0_carry__1_n_7;
  wire delaycnt0_carry__2_i_1_n_0;
  wire delaycnt0_carry__2_i_2_n_0;
  wire delaycnt0_carry__2_i_3_n_0;
  wire delaycnt0_carry__2_i_4_n_0;
  wire delaycnt0_carry__2_n_0;
  wire delaycnt0_carry__2_n_1;
  wire delaycnt0_carry__2_n_2;
  wire delaycnt0_carry__2_n_3;
  wire delaycnt0_carry__2_n_4;
  wire delaycnt0_carry__2_n_5;
  wire delaycnt0_carry__2_n_6;
  wire delaycnt0_carry__2_n_7;
  wire delaycnt0_carry__3_i_1_n_0;
  wire delaycnt0_carry__3_i_2_n_0;
  wire delaycnt0_carry__3_i_3_n_0;
  wire delaycnt0_carry__3_i_4_n_0;
  wire delaycnt0_carry__3_n_0;
  wire delaycnt0_carry__3_n_1;
  wire delaycnt0_carry__3_n_2;
  wire delaycnt0_carry__3_n_3;
  wire delaycnt0_carry__3_n_4;
  wire delaycnt0_carry__3_n_5;
  wire delaycnt0_carry__3_n_6;
  wire delaycnt0_carry__3_n_7;
  wire delaycnt0_carry__4_i_1_n_0;
  wire delaycnt0_carry__4_i_2_n_0;
  wire delaycnt0_carry__4_i_3_n_0;
  wire delaycnt0_carry__4_i_4_n_0;
  wire delaycnt0_carry__4_n_0;
  wire delaycnt0_carry__4_n_1;
  wire delaycnt0_carry__4_n_2;
  wire delaycnt0_carry__4_n_3;
  wire delaycnt0_carry__4_n_4;
  wire delaycnt0_carry__4_n_5;
  wire delaycnt0_carry__4_n_6;
  wire delaycnt0_carry__4_n_7;
  wire delaycnt0_carry__5_i_1_n_0;
  wire delaycnt0_carry__5_i_2_n_0;
  wire delaycnt0_carry__5_i_3_n_0;
  wire delaycnt0_carry__5_i_4_n_0;
  wire delaycnt0_carry__5_n_0;
  wire delaycnt0_carry__5_n_1;
  wire delaycnt0_carry__5_n_2;
  wire delaycnt0_carry__5_n_3;
  wire delaycnt0_carry__5_n_4;
  wire delaycnt0_carry__5_n_5;
  wire delaycnt0_carry__5_n_6;
  wire delaycnt0_carry__5_n_7;
  wire delaycnt0_carry__6_i_1_n_0;
  wire delaycnt0_carry__6_i_2_n_0;
  wire delaycnt0_carry__6_i_3_n_0;
  wire delaycnt0_carry__6_n_2;
  wire delaycnt0_carry__6_n_3;
  wire delaycnt0_carry__6_n_5;
  wire delaycnt0_carry__6_n_6;
  wire delaycnt0_carry__6_n_7;
  wire delaycnt0_carry_i_1_n_0;
  wire delaycnt0_carry_i_2_n_0;
  wire delaycnt0_carry_i_3_n_0;
  wire delaycnt0_carry_i_4_n_0;
  wire delaycnt0_carry_n_0;
  wire delaycnt0_carry_n_1;
  wire delaycnt0_carry_n_2;
  wire delaycnt0_carry_n_3;
  wire delaycnt0_carry_n_4;
  wire delaycnt0_carry_n_5;
  wire delaycnt0_carry_n_6;
  wire delaycnt0_carry_n_7;
  wire \delaycnt[0]_i_1_n_0 ;
  wire \initA[0]_i_1_n_0 ;
  wire \initA[6]_i_3_n_0 ;
  wire \initA[6]_i_5_n_0 ;
  wire \initA[6]_i_6_n_0 ;
  wire [6:0]initA_reg;
  wire initEn;
  wire initEn_i_3_n_0;
  wire \initWord[0]_i_1_n_0 ;
  wire \initWord[10]_i_1_n_0 ;
  wire \initWord[11]_i_1_n_0 ;
  wire \initWord[12]_i_1_n_0 ;
  wire \initWord[13]_i_1_n_0 ;
  wire \initWord[14]_i_1_n_0 ;
  wire \initWord[15]_i_1_n_0 ;
  wire \initWord[16]_i_1_n_0 ;
  wire \initWord[17]_i_1_n_0 ;
  wire \initWord[18]_i_1_n_0 ;
  wire \initWord[19]_i_1_n_0 ;
  wire \initWord[20]_i_1_n_0 ;
  wire \initWord[21]_i_1_n_0 ;
  wire \initWord[23]_i_1_n_0 ;
  wire \initWord[30]_i_1_n_0 ;
  wire \initWord[30]_i_2_n_0 ;
  wire \initWord[5]_i_1_n_0 ;
  wire \initWord[8]_i_1_n_0 ;
  wire \initWord[9]_i_1_n_0 ;
  wire \initWord_reg_n_0_[0] ;
  wire \initWord_reg_n_0_[5] ;
  wire msg;
  wire msg0;
  wire [6:1]p_1_in;
  wire s_axi_aclk;
  wire scl;
  wire sda;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_11_n_0 ;
  wire \state[3]_i_12_n_0 ;
  wire \state[3]_i_13_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[3] ;
  wire stb;
  wire stb_i_1_n_0;
  wire twi_controller_n_0;
  wire twi_controller_n_1;
  wire twi_controller_n_2;
  wire twi_controller_n_3;
  wire twi_controller_n_4;
  wire twi_controller_n_5;
  wire twi_controller_n_6;
  wire [3:2]NLW_delaycnt0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_delaycnt0_carry__6_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    FDRE_inst_1_i_1
       (.I0(async_reset),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F747F70)) 
    \data_i[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(data2[0]),
        .I5(\data_i[0]_i_2_n_0 ),
        .O(\data_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h74FF444474444444)) 
    \data_i[0]_i_2 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\initWord_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(data1[0]),
        .O(\data_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A000C0000)) 
    \data_i[1]_i_1 
       (.I0(data2[1]),
        .I1(data1[1]),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\data_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAEEFAAA)) 
    \data_i[2]_i_1 
       (.I0(\data_i[5]_i_2_n_0 ),
        .I1(data1[2]),
        .I2(data2[2]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\data_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEEFAAA)) 
    \data_i[3]_i_1 
       (.I0(\data_i[5]_i_2_n_0 ),
        .I1(data1[3]),
        .I2(data2[3]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\data_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAA0000F0000000)) 
    \data_i[4]_i_1 
       (.I0(data1[4]),
        .I1(\initWord_reg_n_0_[5] ),
        .I2(data2[4]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\data_i[4]_i_2_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\data_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_i[4]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\data_i[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAEEFAAA)) 
    \data_i[5]_i_1 
       (.I0(\data_i[5]_i_2_n_0 ),
        .I1(data1[5]),
        .I2(data2[5]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\data_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h3EFCFCFC)) 
    \data_i[5]_i_2 
       (.I0(\initWord_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\data_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAEAAAEA)) 
    \data_i[6]_i_1 
       (.I0(\data_i[6]_i_2_n_0 ),
        .I1(data0),
        .I2(\data_i[6]_i_3_n_0 ),
        .I3(\state[3]_i_4_n_0 ),
        .I4(\data_i[6]_i_4_n_0 ),
        .I5(data2[6]),
        .O(\data_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0FC0000A00C0000)) 
    \data_i[6]_i_2 
       (.I0(\initWord_reg_n_0_[5] ),
        .I1(data0),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\data_i[4]_i_2_n_0 ),
        .I5(data1[7]),
        .O(\data_i[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_i[6]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\data_i[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \data_i[6]_i_4 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[0] ),
        .O(\data_i[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A000C0000)) 
    \data_i[7]_i_1 
       (.I0(data2[7]),
        .I1(data1[7]),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\data_i[7]_i_1_n_0 ));
  FDRE \data_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[0]_i_1_n_0 ),
        .Q(data_i[0]),
        .R(1'b0));
  FDRE \data_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[1]_i_1_n_0 ),
        .Q(data_i[1]),
        .R(1'b0));
  FDRE \data_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[2]_i_1_n_0 ),
        .Q(data_i[2]),
        .R(1'b0));
  FDRE \data_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[3]_i_1_n_0 ),
        .Q(data_i[3]),
        .R(1'b0));
  FDRE \data_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[4]_i_1_n_0 ),
        .Q(data_i[4]),
        .R(1'b0));
  FDRE \data_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[5]_i_1_n_0 ),
        .Q(data_i[5]),
        .R(1'b0));
  FDRE \data_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[6]_i_1_n_0 ),
        .Q(data_i[6]),
        .R(1'b0));
  FDRE \data_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(\data_i[7]_i_1_n_0 ),
        .Q(data_i[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABAAA8AA00000000)) 
    delayEn_i_1
       (.I0(delayEn),
        .I1(\state[3]_i_4_n_0 ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state[3]_i_3_n_0 ),
        .I5(async_reset),
        .O(delayEn_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayEn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delayEn_i_1_n_0),
        .Q(delayEn),
        .R(1'b0));
  CARRY4 delaycnt0_carry
       (.CI(1'b0),
        .CO({delaycnt0_carry_n_0,delaycnt0_carry_n_1,delaycnt0_carry_n_2,delaycnt0_carry_n_3}),
        .CYINIT(delaycnt[0]),
        .DI(delaycnt[4:1]),
        .O({delaycnt0_carry_n_4,delaycnt0_carry_n_5,delaycnt0_carry_n_6,delaycnt0_carry_n_7}),
        .S({delaycnt0_carry_i_1_n_0,delaycnt0_carry_i_2_n_0,delaycnt0_carry_i_3_n_0,delaycnt0_carry_i_4_n_0}));
  CARRY4 delaycnt0_carry__0
       (.CI(delaycnt0_carry_n_0),
        .CO({delaycnt0_carry__0_n_0,delaycnt0_carry__0_n_1,delaycnt0_carry__0_n_2,delaycnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(delaycnt[8:5]),
        .O({delaycnt0_carry__0_n_4,delaycnt0_carry__0_n_5,delaycnt0_carry__0_n_6,delaycnt0_carry__0_n_7}),
        .S({delaycnt0_carry__0_i_1_n_0,delaycnt0_carry__0_i_2_n_0,delaycnt0_carry__0_i_3_n_0,delaycnt0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__0_i_1
       (.I0(delaycnt[8]),
        .O(delaycnt0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__0_i_2
       (.I0(delaycnt[7]),
        .O(delaycnt0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__0_i_3
       (.I0(delaycnt[6]),
        .O(delaycnt0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__0_i_4
       (.I0(delaycnt[5]),
        .O(delaycnt0_carry__0_i_4_n_0));
  CARRY4 delaycnt0_carry__1
       (.CI(delaycnt0_carry__0_n_0),
        .CO({delaycnt0_carry__1_n_0,delaycnt0_carry__1_n_1,delaycnt0_carry__1_n_2,delaycnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(delaycnt[12:9]),
        .O({delaycnt0_carry__1_n_4,delaycnt0_carry__1_n_5,delaycnt0_carry__1_n_6,delaycnt0_carry__1_n_7}),
        .S({delaycnt0_carry__1_i_1_n_0,delaycnt0_carry__1_i_2_n_0,delaycnt0_carry__1_i_3_n_0,delaycnt0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__1_i_1
       (.I0(delaycnt[12]),
        .O(delaycnt0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__1_i_2
       (.I0(delaycnt[11]),
        .O(delaycnt0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__1_i_3
       (.I0(delaycnt[10]),
        .O(delaycnt0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__1_i_4
       (.I0(delaycnt[9]),
        .O(delaycnt0_carry__1_i_4_n_0));
  CARRY4 delaycnt0_carry__2
       (.CI(delaycnt0_carry__1_n_0),
        .CO({delaycnt0_carry__2_n_0,delaycnt0_carry__2_n_1,delaycnt0_carry__2_n_2,delaycnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(delaycnt[16:13]),
        .O({delaycnt0_carry__2_n_4,delaycnt0_carry__2_n_5,delaycnt0_carry__2_n_6,delaycnt0_carry__2_n_7}),
        .S({delaycnt0_carry__2_i_1_n_0,delaycnt0_carry__2_i_2_n_0,delaycnt0_carry__2_i_3_n_0,delaycnt0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__2_i_1
       (.I0(delaycnt[16]),
        .O(delaycnt0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__2_i_2
       (.I0(delaycnt[15]),
        .O(delaycnt0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__2_i_3
       (.I0(delaycnt[14]),
        .O(delaycnt0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__2_i_4
       (.I0(delaycnt[13]),
        .O(delaycnt0_carry__2_i_4_n_0));
  CARRY4 delaycnt0_carry__3
       (.CI(delaycnt0_carry__2_n_0),
        .CO({delaycnt0_carry__3_n_0,delaycnt0_carry__3_n_1,delaycnt0_carry__3_n_2,delaycnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(delaycnt[20:17]),
        .O({delaycnt0_carry__3_n_4,delaycnt0_carry__3_n_5,delaycnt0_carry__3_n_6,delaycnt0_carry__3_n_7}),
        .S({delaycnt0_carry__3_i_1_n_0,delaycnt0_carry__3_i_2_n_0,delaycnt0_carry__3_i_3_n_0,delaycnt0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__3_i_1
       (.I0(delaycnt[20]),
        .O(delaycnt0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__3_i_2
       (.I0(delaycnt[19]),
        .O(delaycnt0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__3_i_3
       (.I0(delaycnt[18]),
        .O(delaycnt0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__3_i_4
       (.I0(delaycnt[17]),
        .O(delaycnt0_carry__3_i_4_n_0));
  CARRY4 delaycnt0_carry__4
       (.CI(delaycnt0_carry__3_n_0),
        .CO({delaycnt0_carry__4_n_0,delaycnt0_carry__4_n_1,delaycnt0_carry__4_n_2,delaycnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(delaycnt[24:21]),
        .O({delaycnt0_carry__4_n_4,delaycnt0_carry__4_n_5,delaycnt0_carry__4_n_6,delaycnt0_carry__4_n_7}),
        .S({delaycnt0_carry__4_i_1_n_0,delaycnt0_carry__4_i_2_n_0,delaycnt0_carry__4_i_3_n_0,delaycnt0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__4_i_1
       (.I0(delaycnt[24]),
        .O(delaycnt0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__4_i_2
       (.I0(delaycnt[23]),
        .O(delaycnt0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__4_i_3
       (.I0(delaycnt[22]),
        .O(delaycnt0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__4_i_4
       (.I0(delaycnt[21]),
        .O(delaycnt0_carry__4_i_4_n_0));
  CARRY4 delaycnt0_carry__5
       (.CI(delaycnt0_carry__4_n_0),
        .CO({delaycnt0_carry__5_n_0,delaycnt0_carry__5_n_1,delaycnt0_carry__5_n_2,delaycnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(delaycnt[28:25]),
        .O({delaycnt0_carry__5_n_4,delaycnt0_carry__5_n_5,delaycnt0_carry__5_n_6,delaycnt0_carry__5_n_7}),
        .S({delaycnt0_carry__5_i_1_n_0,delaycnt0_carry__5_i_2_n_0,delaycnt0_carry__5_i_3_n_0,delaycnt0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__5_i_1
       (.I0(delaycnt[28]),
        .O(delaycnt0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__5_i_2
       (.I0(delaycnt[27]),
        .O(delaycnt0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__5_i_3
       (.I0(delaycnt[26]),
        .O(delaycnt0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__5_i_4
       (.I0(delaycnt[25]),
        .O(delaycnt0_carry__5_i_4_n_0));
  CARRY4 delaycnt0_carry__6
       (.CI(delaycnt0_carry__5_n_0),
        .CO({NLW_delaycnt0_carry__6_CO_UNCONNECTED[3:2],delaycnt0_carry__6_n_2,delaycnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,delaycnt[30:29]}),
        .O({NLW_delaycnt0_carry__6_O_UNCONNECTED[3],delaycnt0_carry__6_n_5,delaycnt0_carry__6_n_6,delaycnt0_carry__6_n_7}),
        .S({1'b0,delaycnt0_carry__6_i_1_n_0,delaycnt0_carry__6_i_2_n_0,delaycnt0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__6_i_1
       (.I0(delaycnt[31]),
        .O(delaycnt0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__6_i_2
       (.I0(delaycnt[30]),
        .O(delaycnt0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry__6_i_3
       (.I0(delaycnt[29]),
        .O(delaycnt0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry_i_1
       (.I0(delaycnt[4]),
        .O(delaycnt0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry_i_2
       (.I0(delaycnt[3]),
        .O(delaycnt0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry_i_3
       (.I0(delaycnt[2]),
        .O(delaycnt0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    delaycnt0_carry_i_4
       (.I0(delaycnt[1]),
        .O(delaycnt0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \delaycnt[0]_i_1 
       (.I0(delaycnt[0]),
        .O(\delaycnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delaycnt[31]_i_1 
       (.I0(delayEn),
        .O(delaycnt0));
  FDRE \delaycnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\delaycnt[0]_i_1_n_0 ),
        .Q(delaycnt[0]),
        .R(delaycnt0));
  FDSE \delaycnt_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__1_n_6),
        .Q(delaycnt[10]),
        .S(delaycnt0));
  FDSE \delaycnt_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__1_n_5),
        .Q(delaycnt[11]),
        .S(delaycnt0));
  FDSE \delaycnt_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__1_n_4),
        .Q(delaycnt[12]),
        .S(delaycnt0));
  FDRE \delaycnt_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__2_n_7),
        .Q(delaycnt[13]),
        .R(delaycnt0));
  FDSE \delaycnt_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__2_n_6),
        .Q(delaycnt[14]),
        .S(delaycnt0));
  FDRE \delaycnt_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__2_n_5),
        .Q(delaycnt[15]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__2_n_4),
        .Q(delaycnt[16]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__3_n_7),
        .Q(delaycnt[17]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__3_n_6),
        .Q(delaycnt[18]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__3_n_5),
        .Q(delaycnt[19]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry_n_7),
        .Q(delaycnt[1]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__3_n_4),
        .Q(delaycnt[20]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__4_n_7),
        .Q(delaycnt[21]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__4_n_6),
        .Q(delaycnt[22]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__4_n_5),
        .Q(delaycnt[23]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__4_n_4),
        .Q(delaycnt[24]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__5_n_7),
        .Q(delaycnt[25]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__5_n_6),
        .Q(delaycnt[26]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__5_n_5),
        .Q(delaycnt[27]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__5_n_4),
        .Q(delaycnt[28]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__6_n_7),
        .Q(delaycnt[29]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry_n_6),
        .Q(delaycnt[2]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__6_n_6),
        .Q(delaycnt[30]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__6_n_5),
        .Q(delaycnt[31]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry_n_5),
        .Q(delaycnt[3]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry_n_4),
        .Q(delaycnt[4]),
        .R(delaycnt0));
  FDRE \delaycnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__0_n_7),
        .Q(delaycnt[5]),
        .R(delaycnt0));
  FDSE \delaycnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__0_n_6),
        .Q(delaycnt[6]),
        .S(delaycnt0));
  FDSE \delaycnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__0_n_5),
        .Q(delaycnt[7]),
        .S(delaycnt0));
  FDSE \delaycnt_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__0_n_4),
        .Q(delaycnt[8]),
        .S(delaycnt0));
  FDRE \delaycnt_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delaycnt0_carry__1_n_7),
        .Q(delaycnt[9]),
        .R(delaycnt0));
  LUT1 #(
    .INIT(2'h1)) 
    \initA[0]_i_1 
       (.I0(initA_reg[0]),
        .O(\initA[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \initA[1]_i_1 
       (.I0(initA_reg[0]),
        .I1(initA_reg[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \initA[2]_i_1 
       (.I0(initA_reg[2]),
        .I1(initA_reg[0]),
        .I2(initA_reg[1]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \initA[3]_i_1 
       (.I0(initA_reg[2]),
        .I1(initA_reg[0]),
        .I2(initA_reg[1]),
        .I3(initA_reg[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \initA[4]_i_1 
       (.I0(initA_reg[3]),
        .I1(initA_reg[1]),
        .I2(initA_reg[0]),
        .I3(initA_reg[2]),
        .I4(initA_reg[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FF00)) 
    \initA[5]_i_1 
       (.I0(initA_reg[1]),
        .I1(initA_reg[0]),
        .I2(initA_reg[2]),
        .I3(initA_reg[5]),
        .I4(initA_reg[3]),
        .I5(initA_reg[4]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hCC6CCCCC)) 
    \initA[6]_i_2 
       (.I0(initA_reg[5]),
        .I1(initA_reg[6]),
        .I2(initA_reg[3]),
        .I3(\initA[6]_i_6_n_0 ),
        .I4(initA_reg[4]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \initA[6]_i_3 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(initEn),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state[3]_i_3_n_0 ),
        .O(\initA[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \initA[6]_i_5 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .O(\initA[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \initA[6]_i_6 
       (.I0(initA_reg[1]),
        .I1(initA_reg[0]),
        .I2(initA_reg[2]),
        .O(\initA[6]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[0] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(\initA[0]_i_1_n_0 ),
        .Q(initA_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[1] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(p_1_in[1]),
        .Q(initA_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[2] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(p_1_in[2]),
        .Q(initA_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[3] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(p_1_in[3]),
        .Q(initA_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[4] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(p_1_in[4]),
        .Q(initA_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[5] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(p_1_in[5]),
        .Q(initA_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \initA_reg[6] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_5),
        .D(p_1_in[6]),
        .Q(initA_reg[6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    initEn_i_3
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(initEn),
        .I3(async_reset),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(initEn_i_3_n_0));
  FDRE initEn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(twi_controller_n_6),
        .Q(initEn),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010002)) 
    \initWord[0]_i_1 
       (.I0(initA_reg[1]),
        .I1(initA_reg[4]),
        .I2(initA_reg[5]),
        .I3(initA_reg[3]),
        .I4(initA_reg[0]),
        .I5(initA_reg[2]),
        .O(\initWord[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1023101000100201)) 
    \initWord[10]_i_1 
       (.I0(initA_reg[3]),
        .I1(initA_reg[5]),
        .I2(initA_reg[1]),
        .I3(initA_reg[2]),
        .I4(initA_reg[0]),
        .I5(initA_reg[4]),
        .O(\initWord[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000021000000403)) 
    \initWord[11]_i_1 
       (.I0(initA_reg[4]),
        .I1(initA_reg[1]),
        .I2(initA_reg[2]),
        .I3(initA_reg[0]),
        .I4(initA_reg[5]),
        .I5(initA_reg[3]),
        .O(\initWord[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \initWord[12]_i_1 
       (.I0(initA_reg[1]),
        .I1(initA_reg[4]),
        .I2(initA_reg[3]),
        .I3(initA_reg[5]),
        .I4(initA_reg[0]),
        .O(\initWord[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008008B00040020)) 
    \initWord[13]_i_1 
       (.I0(initA_reg[4]),
        .I1(initA_reg[2]),
        .I2(initA_reg[0]),
        .I3(initA_reg[5]),
        .I4(initA_reg[3]),
        .I5(initA_reg[1]),
        .O(\initWord[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10001C0E01001C0C)) 
    \initWord[14]_i_1 
       (.I0(initA_reg[3]),
        .I1(initA_reg[5]),
        .I2(initA_reg[1]),
        .I3(initA_reg[4]),
        .I4(initA_reg[0]),
        .I5(initA_reg[2]),
        .O(\initWord[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B040)) 
    \initWord[15]_i_1 
       (.I0(initA_reg[2]),
        .I1(initA_reg[0]),
        .I2(initA_reg[4]),
        .I3(initA_reg[1]),
        .I4(initA_reg[5]),
        .I5(initA_reg[3]),
        .O(\initWord[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2C2DE1E10F2CC1E2)) 
    \initWord[16]_i_1 
       (.I0(initA_reg[4]),
        .I1(initA_reg[5]),
        .I2(initA_reg[0]),
        .I3(initA_reg[2]),
        .I4(initA_reg[1]),
        .I5(initA_reg[3]),
        .O(\initWord[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F2E2E5F5F52C2)) 
    \initWord[17]_i_1 
       (.I0(initA_reg[0]),
        .I1(initA_reg[4]),
        .I2(initA_reg[1]),
        .I3(initA_reg[2]),
        .I4(initA_reg[5]),
        .I5(initA_reg[3]),
        .O(\initWord[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC9FF8C55C3558A)) 
    \initWord[18]_i_1 
       (.I0(initA_reg[1]),
        .I1(initA_reg[4]),
        .I2(initA_reg[3]),
        .I3(initA_reg[5]),
        .I4(initA_reg[2]),
        .I5(initA_reg[0]),
        .O(\initWord[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h41404045FEEEEEEE)) 
    \initWord[19]_i_1 
       (.I0(initA_reg[5]),
        .I1(initA_reg[3]),
        .I2(initA_reg[4]),
        .I3(initA_reg[2]),
        .I4(initA_reg[0]),
        .I5(initA_reg[1]),
        .O(\initWord[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEDDDDCCCEDDFCDCC)) 
    \initWord[20]_i_1 
       (.I0(initA_reg[4]),
        .I1(initA_reg[5]),
        .I2(initA_reg[1]),
        .I3(initA_reg[3]),
        .I4(initA_reg[2]),
        .I5(initA_reg[0]),
        .O(\initWord[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA3EAA3CAA38AA2C)) 
    \initWord[21]_i_1 
       (.I0(initA_reg[1]),
        .I1(initA_reg[4]),
        .I2(initA_reg[3]),
        .I3(initA_reg[5]),
        .I4(initA_reg[2]),
        .I5(initA_reg[0]),
        .O(\initWord[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000600088)) 
    \initWord[23]_i_1 
       (.I0(initA_reg[3]),
        .I1(initA_reg[2]),
        .I2(initA_reg[0]),
        .I3(initA_reg[4]),
        .I4(initA_reg[1]),
        .I5(initA_reg[5]),
        .O(\initWord[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000100FF)) 
    \initWord[30]_i_1 
       (.I0(initA_reg[3]),
        .I1(initA_reg[4]),
        .I2(initA_reg[2]),
        .I3(initA_reg[6]),
        .I4(initA_reg[5]),
        .O(\initWord[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \initWord[30]_i_2 
       (.I0(initA_reg[4]),
        .I1(initA_reg[1]),
        .I2(initA_reg[2]),
        .I3(initA_reg[0]),
        .I4(initA_reg[5]),
        .I5(initA_reg[3]),
        .O(\initWord[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \initWord[5]_i_1 
       (.I0(initA_reg[2]),
        .I1(initA_reg[0]),
        .I2(initA_reg[3]),
        .I3(initA_reg[5]),
        .I4(initA_reg[4]),
        .I5(initA_reg[1]),
        .O(\initWord[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h07FE0DFC0CFF0CFE)) 
    \initWord[8]_i_1 
       (.I0(initA_reg[2]),
        .I1(initA_reg[3]),
        .I2(initA_reg[5]),
        .I3(initA_reg[0]),
        .I4(initA_reg[4]),
        .I5(initA_reg[1]),
        .O(\initWord[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h001F00A0001500E9)) 
    \initWord[9]_i_1 
       (.I0(initA_reg[4]),
        .I1(initA_reg[0]),
        .I2(initA_reg[1]),
        .I3(initA_reg[5]),
        .I4(initA_reg[3]),
        .I5(initA_reg[2]),
        .O(\initWord[9]_i_1_n_0 ));
  FDRE \initWord_reg[0] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[0]_i_1_n_0 ),
        .Q(\initWord_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \initWord_reg[10] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[10]_i_1_n_0 ),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \initWord_reg[11] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[11]_i_1_n_0 ),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \initWord_reg[12] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[12]_i_1_n_0 ),
        .Q(data2[4]),
        .R(1'b0));
  FDRE \initWord_reg[13] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[13]_i_1_n_0 ),
        .Q(data2[5]),
        .R(1'b0));
  FDRE \initWord_reg[14] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[14]_i_1_n_0 ),
        .Q(data2[6]),
        .R(1'b0));
  FDRE \initWord_reg[15] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[15]_i_1_n_0 ),
        .Q(data2[7]),
        .R(1'b0));
  FDRE \initWord_reg[16] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[16]_i_1_n_0 ),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \initWord_reg[17] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[17]_i_1_n_0 ),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \initWord_reg[18] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[18]_i_1_n_0 ),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \initWord_reg[19] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[19]_i_1_n_0 ),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \initWord_reg[20] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[20]_i_1_n_0 ),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \initWord_reg[21] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[21]_i_1_n_0 ),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \initWord_reg[23] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[23]_i_1_n_0 ),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \initWord_reg[30] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[30]_i_2_n_0 ),
        .Q(data0),
        .R(1'b0));
  FDRE \initWord_reg[5] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[5]_i_1_n_0 ),
        .Q(\initWord_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \initWord_reg[8] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[8]_i_1_n_0 ),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \initWord_reg[9] 
       (.C(s_axi_aclk),
        .CE(\initWord[30]_i_1_n_0 ),
        .D(\initWord[9]_i_1_n_0 ),
        .Q(data2[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    msg_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .O(msg0));
  FDRE msg_reg
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(msg0),
        .Q(msg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[1]_i_3 
       (.I0(initA_reg[4]),
        .I1(initA_reg[1]),
        .O(\state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[1]_i_4 
       (.I0(initA_reg[2]),
        .I1(initA_reg[0]),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \state[1]_i_7 
       (.I0(data1[3]),
        .I1(data1[4]),
        .I2(data1[1]),
        .I3(data1[2]),
        .I4(data1[7]),
        .I5(data1[5]),
        .O(\state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F100)) 
    \state[2]_i_2 
       (.I0(\initWord_reg_n_0_[0] ),
        .I1(\initWord_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_10 
       (.I0(delaycnt[13]),
        .I1(delaycnt[12]),
        .I2(delaycnt[15]),
        .I3(delaycnt[14]),
        .O(\state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_11 
       (.I0(delaycnt[5]),
        .I1(delaycnt[4]),
        .I2(delaycnt[7]),
        .I3(delaycnt[6]),
        .O(\state[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_12 
       (.I0(delaycnt[29]),
        .I1(delaycnt[28]),
        .I2(delaycnt[31]),
        .I3(delaycnt[30]),
        .O(\state[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_13 
       (.I0(delaycnt[21]),
        .I1(delaycnt[20]),
        .I2(delaycnt[23]),
        .I3(delaycnt[22]),
        .O(\state[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_3 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(\state[3]_i_7_n_0 ),
        .I2(\state[3]_i_8_n_0 ),
        .I3(\state[3]_i_9_n_0 ),
        .O(\state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\state[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_6 
       (.I0(delaycnt[10]),
        .I1(delaycnt[11]),
        .I2(delaycnt[8]),
        .I3(delaycnt[9]),
        .I4(\state[3]_i_10_n_0 ),
        .O(\state[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_7 
       (.I0(delaycnt[2]),
        .I1(delaycnt[3]),
        .I2(delaycnt[0]),
        .I3(delaycnt[1]),
        .I4(\state[3]_i_11_n_0 ),
        .O(\state[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_8 
       (.I0(delaycnt[26]),
        .I1(delaycnt[27]),
        .I2(delaycnt[24]),
        .I3(delaycnt[25]),
        .I4(\state[3]_i_12_n_0 ),
        .O(\state[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_9 
       (.I0(delaycnt[18]),
        .I1(delaycnt[19]),
        .I2(delaycnt[16]),
        .I3(delaycnt[17]),
        .I4(\state[3]_i_13_n_0 ),
        .O(\state[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_4),
        .D(twi_controller_n_3),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_4),
        .D(twi_controller_n_2),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \state_reg[2] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_4),
        .D(twi_controller_n_1),
        .Q(\state_reg_n_0_[2] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(s_axi_aclk),
        .CE(twi_controller_n_4),
        .D(twi_controller_n_0),
        .Q(\state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h800F)) 
    stb_i_1
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .O(stb_i_1_n_0));
  FDRE stb_reg
       (.C(s_axi_aclk),
        .CE(async_reset),
        .D(stb_i_1_n_0),
        .Q(stb),
        .R(1'b0));
  skrach_design_skrach_core_0_1_TWICtl twi_controller
       (.D({twi_controller_n_0,twi_controller_n_1,twi_controller_n_2,twi_controller_n_3}),
        .E(twi_controller_n_4),
        .Q(data_i),
        .async_reset(async_reset),
        .\initA_reg[0] ({data1[7],data1[5:0],\initWord_reg_n_0_[5] ,\initWord_reg_n_0_[0] }),
        .\initA_reg[0]_0 (\initA[6]_i_3_n_0 ),
        .\initA_reg[0]_1 (\initA[6]_i_5_n_0 ),
        .initEn(initEn),
        .initEn_reg(\state[3]_i_3_n_0 ),
        .initEn_reg_0(initEn_i_3_n_0),
        .\initWord_reg[16] (twi_controller_n_5),
        .msg(msg),
        .s_axi_aclk(s_axi_aclk),
        .scl(scl),
        .sda(sda),
        .\state_reg[0] ({\state_reg_n_0_[3] ,\state_reg_n_0_[2] ,\state_reg_n_0_[1] ,\state_reg_n_0_[0] }),
        .\state_reg[1] (\state[1]_i_3_n_0 ),
        .\state_reg[1]_0 (\state[1]_i_4_n_0 ),
        .\state_reg[1]_1 ({initA_reg[6:5],initA_reg[3]}),
        .\state_reg[1]_2 (\state[1]_i_7_n_0 ),
        .\state_reg[1]_3 (\data_i[4]_i_2_n_0 ),
        .\state_reg[2] (twi_controller_n_6),
        .\state_reg[2]_0 (\state[2]_i_2_n_0 ),
        .\state_reg[3] (\state[3]_i_4_n_0 ),
        .stb(stb));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg7_reg[15] ,
    \bl.DSP48E_2 ,
    DOADO,
    opPhase,
    \processCount_reg[17]_0 ,
    nextSample,
    \processCount_reg[17]_1 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg7_reg[15] ;
  input [1:0]\bl.DSP48E_2 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[17]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_1 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [1:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_i_17__7_n_3 ;
  wire \bl.DSP48E_2_i_18__7_n_0 ;
  wire \bl.DSP48E_2_i_19__7_n_0 ;
  wire \bl.DSP48E_2_i_20__7_n_0 ;
  wire \bl.DSP48E_2_i_21__7_n_0 ;
  wire \bl.DSP48E_2_i_22__7_n_0 ;
  wire \bl.DSP48E_2_i_23__7_n_0 ;
  wire \bl.DSP48E_2_i_24__7_n_0 ;
  wire \bl.DSP48E_2_i_25__7_n_0 ;
  wire \bl.DSP48E_2_i_26__7_n_0 ;
  wire \bl.DSP48E_2_i_27__7_n_0 ;
  wire \bl.DSP48E_2_i_28__7_n_0 ;
  wire \bl.DSP48E_2_i_29__7_n_0 ;
  wire \bl.DSP48E_2_i_30__7_n_0 ;
  wire \bl.DSP48E_2_i_31__7_n_0 ;
  wire \bl.DSP48E_2_i_31__7_n_1 ;
  wire \bl.DSP48E_2_i_31__7_n_2 ;
  wire \bl.DSP48E_2_i_31__7_n_3 ;
  wire \bl.DSP48E_2_i_33__7_n_0 ;
  wire \bl.DSP48E_2_i_33__7_n_1 ;
  wire \bl.DSP48E_2_i_33__7_n_2 ;
  wire \bl.DSP48E_2_i_33__7_n_3 ;
  wire \bl.DSP48E_2_i_34__7_n_0 ;
  wire \bl.DSP48E_2_i_34__7_n_1 ;
  wire \bl.DSP48E_2_i_34__7_n_2 ;
  wire \bl.DSP48E_2_i_34__7_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__7_n_0 ;
  wire \processCount[11]_i_3__7_n_0 ;
  wire \processCount[11]_i_4__7_n_0 ;
  wire \processCount[11]_i_5__7_n_0 ;
  wire \processCount[15]_i_2__7_n_0 ;
  wire \processCount[15]_i_3__7_n_0 ;
  wire \processCount[15]_i_4__7_n_0 ;
  wire \processCount[15]_i_5__7_n_0 ;
  wire \processCount[3]_i_2__7_n_0 ;
  wire \processCount[3]_i_3__7_n_0 ;
  wire \processCount[3]_i_4__7_n_0 ;
  wire \processCount[3]_i_5__7_n_0 ;
  wire \processCount[7]_i_2__7_n_0 ;
  wire \processCount[7]_i_3__7_n_0 ;
  wire \processCount[7]_i_4__7_n_0 ;
  wire \processCount[7]_i_5__7_n_0 ;
  wire \processCount_reg[11]_i_1__7_n_0 ;
  wire \processCount_reg[11]_i_1__7_n_1 ;
  wire \processCount_reg[11]_i_1__7_n_2 ;
  wire \processCount_reg[11]_i_1__7_n_3 ;
  wire \processCount_reg[15]_i_1__7_n_1 ;
  wire \processCount_reg[15]_i_1__7_n_2 ;
  wire \processCount_reg[15]_i_1__7_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire \processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire \processCount_reg[3]_i_1__7_n_0 ;
  wire \processCount_reg[3]_i_1__7_n_1 ;
  wire \processCount_reg[3]_i_1__7_n_2 ;
  wire \processCount_reg[3]_i_1__7_n_3 ;
  wire \processCount_reg[7]_i_1__7_n_0 ;
  wire \processCount_reg[7]_i_1__7_n_1 ;
  wire \processCount_reg[7]_i_1__7_n_2 ;
  wire \processCount_reg[7]_i_1__7_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg7_reg[15] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__7_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__7 
       (.I0(\bl.DSP48E_2_i_26__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__7 
       (.I0(\bl.DSP48E_2_i_27__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__7 
       (.I0(\bl.DSP48E_2_i_28__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[4]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__7 
       (.I0(\bl.DSP48E_2_i_29__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[3]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__7 
       (.I0(\bl.DSP48E_2_i_30__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[2]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__7 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 [0]),
        .I3(A[1]),
        .I4(\bl.DSP48E_2 [1]),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__7 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2 [1]),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 [0]),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__7 
       (.CI(\bl.DSP48E_2_i_31__7_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__7_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__7_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__7_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__7 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 [0]),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2 [1]),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__7_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__7 
       (.I0(\bl.DSP48E_2_i_18__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__7 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__7_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__7 
       (.CI(\bl.DSP48E_2_i_33__7_n_0 ),
        .CO({\bl.DSP48E_2_i_31__7_n_0 ,\bl.DSP48E_2_i_31__7_n_1 ,\bl.DSP48E_2_i_31__7_n_2 ,\bl.DSP48E_2_i_31__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__7 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__7 
       (.CI(\bl.DSP48E_2_i_34__7_n_0 ),
        .CO({\bl.DSP48E_2_i_33__7_n_0 ,\bl.DSP48E_2_i_33__7_n_1 ,\bl.DSP48E_2_i_33__7_n_2 ,\bl.DSP48E_2_i_33__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__7 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__7_n_0 ,\bl.DSP48E_2_i_34__7_n_1 ,\bl.DSP48E_2_i_34__7_n_2 ,\bl.DSP48E_2_i_34__7_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__7 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__7 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__7 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__7 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__7 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__7 
       (.I0(\bl.DSP48E_2_i_19__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__7 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__7 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__7 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__7 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__7 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__7 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__7 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__7 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__7 
       (.I0(\bl.DSP48E_2_i_20__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__7 
       (.I0(\bl.DSP48E_2_i_21__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__7 
       (.I0(\bl.DSP48E_2_i_22__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__7 
       (.I0(\bl.DSP48E_2_i_23__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__7 
       (.I0(\bl.DSP48E_2_i_24__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__7 
       (.I0(\bl.DSP48E_2_i_25__7_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__7 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__7 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__7 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__7 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__7 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__7 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__7 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__7 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__7 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__7 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__7 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__7 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__7 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__7 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__7 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__7 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__7_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[11]_i_1__7 
       (.CI(\processCount_reg[7]_i_1__7_n_0 ),
        .CO({\processCount_reg[11]_i_1__7_n_0 ,\processCount_reg[11]_i_1__7_n_1 ,\processCount_reg[11]_i_1__7_n_2 ,\processCount_reg[11]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__7_n_0 ,\processCount[11]_i_3__7_n_0 ,\processCount[11]_i_4__7_n_0 ,\processCount[11]_i_5__7_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[15]_i_1__7 
       (.CI(\processCount_reg[11]_i_1__7_n_0 ),
        .CO({\slv_reg7_reg[15] ,\processCount_reg[15]_i_1__7_n_1 ,\processCount_reg[15]_i_1__7_n_2 ,\processCount_reg[15]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__7_n_0 ,\processCount[15]_i_3__7_n_0 ,\processCount[15]_i_4__7_n_0 ,\processCount[15]_i_5__7_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[3]_i_1__7 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__7_n_0 ,\processCount_reg[3]_i_1__7_n_1 ,\processCount_reg[3]_i_1__7_n_2 ,\processCount_reg[3]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__7_n_0 ,\processCount[3]_i_3__7_n_0 ,\processCount[3]_i_4__7_n_0 ,\processCount[3]_i_5__7_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[7]_i_1__7 
       (.CI(\processCount_reg[3]_i_1__7_n_0 ),
        .CO({\processCount_reg[7]_i_1__7_n_0 ,\processCount_reg[7]_i_1__7_n_1 ,\processCount_reg[7]_i_1__7_n_2 ,\processCount_reg[7]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__7_n_0 ,\processCount[7]_i_3__7_n_0 ,\processCount[7]_i_4__7_n_0 ,\processCount[7]_i_5__7_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_13
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg6_reg[31] ,
    \bl.DSP48E_2 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg6_reg[31] ;
  input [1:0]\bl.DSP48E_2 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [1:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_i_17__6_n_3 ;
  wire \bl.DSP48E_2_i_18__6_n_0 ;
  wire \bl.DSP48E_2_i_19__6_n_0 ;
  wire \bl.DSP48E_2_i_20__6_n_0 ;
  wire \bl.DSP48E_2_i_21__6_n_0 ;
  wire \bl.DSP48E_2_i_22__6_n_0 ;
  wire \bl.DSP48E_2_i_23__6_n_0 ;
  wire \bl.DSP48E_2_i_24__6_n_0 ;
  wire \bl.DSP48E_2_i_25__6_n_0 ;
  wire \bl.DSP48E_2_i_26__6_n_0 ;
  wire \bl.DSP48E_2_i_27__6_n_0 ;
  wire \bl.DSP48E_2_i_28__6_n_0 ;
  wire \bl.DSP48E_2_i_29__6_n_0 ;
  wire \bl.DSP48E_2_i_30__6_n_0 ;
  wire \bl.DSP48E_2_i_31__6_n_0 ;
  wire \bl.DSP48E_2_i_31__6_n_1 ;
  wire \bl.DSP48E_2_i_31__6_n_2 ;
  wire \bl.DSP48E_2_i_31__6_n_3 ;
  wire \bl.DSP48E_2_i_33__6_n_0 ;
  wire \bl.DSP48E_2_i_33__6_n_1 ;
  wire \bl.DSP48E_2_i_33__6_n_2 ;
  wire \bl.DSP48E_2_i_33__6_n_3 ;
  wire \bl.DSP48E_2_i_34__6_n_0 ;
  wire \bl.DSP48E_2_i_34__6_n_1 ;
  wire \bl.DSP48E_2_i_34__6_n_2 ;
  wire \bl.DSP48E_2_i_34__6_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__6_n_0 ;
  wire \processCount[11]_i_3__6_n_0 ;
  wire \processCount[11]_i_4__6_n_0 ;
  wire \processCount[11]_i_5__6_n_0 ;
  wire \processCount[15]_i_2__6_n_0 ;
  wire \processCount[15]_i_3__6_n_0 ;
  wire \processCount[15]_i_4__6_n_0 ;
  wire \processCount[15]_i_5__6_n_0 ;
  wire \processCount[3]_i_2__6_n_0 ;
  wire \processCount[3]_i_3__6_n_0 ;
  wire \processCount[3]_i_4__6_n_0 ;
  wire \processCount[3]_i_5__6_n_0 ;
  wire \processCount[7]_i_2__6_n_0 ;
  wire \processCount[7]_i_3__6_n_0 ;
  wire \processCount[7]_i_4__6_n_0 ;
  wire \processCount[7]_i_5__6_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1__6_n_0 ;
  wire \processCount_reg[11]_i_1__6_n_1 ;
  wire \processCount_reg[11]_i_1__6_n_2 ;
  wire \processCount_reg[11]_i_1__6_n_3 ;
  wire \processCount_reg[15]_i_1__6_n_1 ;
  wire \processCount_reg[15]_i_1__6_n_2 ;
  wire \processCount_reg[15]_i_1__6_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__6_n_0 ;
  wire \processCount_reg[3]_i_1__6_n_1 ;
  wire \processCount_reg[3]_i_1__6_n_2 ;
  wire \processCount_reg[3]_i_1__6_n_3 ;
  wire \processCount_reg[7]_i_1__6_n_0 ;
  wire \processCount_reg[7]_i_1__6_n_1 ;
  wire \processCount_reg[7]_i_1__6_n_2 ;
  wire \processCount_reg[7]_i_1__6_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg6_reg[31] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__6_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__6 
       (.I0(\bl.DSP48E_2_i_26__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__6 
       (.I0(\bl.DSP48E_2_i_27__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__6 
       (.I0(\bl.DSP48E_2_i_28__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[4]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__6 
       (.I0(\bl.DSP48E_2_i_29__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[3]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__6 
       (.I0(\bl.DSP48E_2_i_30__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[2]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__6 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 [0]),
        .I3(A[1]),
        .I4(\bl.DSP48E_2 [1]),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__6 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2 [1]),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 [0]),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__6 
       (.CI(\bl.DSP48E_2_i_31__6_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__6_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__6_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__6_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__6 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 [0]),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2 [1]),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__6_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__6 
       (.I0(\bl.DSP48E_2_i_18__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__6 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__6_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__6 
       (.CI(\bl.DSP48E_2_i_33__6_n_0 ),
        .CO({\bl.DSP48E_2_i_31__6_n_0 ,\bl.DSP48E_2_i_31__6_n_1 ,\bl.DSP48E_2_i_31__6_n_2 ,\bl.DSP48E_2_i_31__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__6 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__6 
       (.CI(\bl.DSP48E_2_i_34__6_n_0 ),
        .CO({\bl.DSP48E_2_i_33__6_n_0 ,\bl.DSP48E_2_i_33__6_n_1 ,\bl.DSP48E_2_i_33__6_n_2 ,\bl.DSP48E_2_i_33__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__6 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__6_n_0 ,\bl.DSP48E_2_i_34__6_n_1 ,\bl.DSP48E_2_i_34__6_n_2 ,\bl.DSP48E_2_i_34__6_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__6 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__6 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__6 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__6 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__6 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__6 
       (.I0(\bl.DSP48E_2_i_19__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__6 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__6 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__6 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__6 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__6 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__6 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__6 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__6 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__6 
       (.I0(\bl.DSP48E_2_i_20__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__6 
       (.I0(\bl.DSP48E_2_i_21__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__6 
       (.I0(\bl.DSP48E_2_i_22__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__6 
       (.I0(\bl.DSP48E_2_i_23__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__6 
       (.I0(\bl.DSP48E_2_i_24__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__6 
       (.I0(\bl.DSP48E_2_i_25__6_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__6 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__6 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__6 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__6 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__6 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__6 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__6 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__6 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__6 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__6 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__6 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__6 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__6 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__6 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__6 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__6 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__6_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1__6 
       (.CI(\processCount_reg[7]_i_1__6_n_0 ),
        .CO({\processCount_reg[11]_i_1__6_n_0 ,\processCount_reg[11]_i_1__6_n_1 ,\processCount_reg[11]_i_1__6_n_2 ,\processCount_reg[11]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__6_n_0 ,\processCount[11]_i_3__6_n_0 ,\processCount[11]_i_4__6_n_0 ,\processCount[11]_i_5__6_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1__6 
       (.CI(\processCount_reg[11]_i_1__6_n_0 ),
        .CO({\slv_reg6_reg[31] ,\processCount_reg[15]_i_1__6_n_1 ,\processCount_reg[15]_i_1__6_n_2 ,\processCount_reg[15]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__6_n_0 ,\processCount[15]_i_3__6_n_0 ,\processCount[15]_i_4__6_n_0 ,\processCount[15]_i_5__6_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1__6 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__6_n_0 ,\processCount_reg[3]_i_1__6_n_1 ,\processCount_reg[3]_i_1__6_n_2 ,\processCount_reg[3]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__6_n_0 ,\processCount[3]_i_3__6_n_0 ,\processCount[3]_i_4__6_n_0 ,\processCount[3]_i_5__6_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1__6 
       (.CI(\processCount_reg[3]_i_1__6_n_0 ),
        .CO({\processCount_reg[7]_i_1__6_n_0 ,\processCount_reg[7]_i_1__6_n_1 ,\processCount_reg[7]_i_1__6_n_2 ,\processCount_reg[7]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__6_n_0 ,\processCount[7]_i_3__6_n_0 ,\processCount[7]_i_4__6_n_0 ,\processCount[7]_i_5__6_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_18
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg6_reg[15] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg6_reg[15] ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__5_n_3 ;
  wire \bl.DSP48E_2_i_18__5_n_0 ;
  wire \bl.DSP48E_2_i_19__5_n_0 ;
  wire \bl.DSP48E_2_i_20__5_n_0 ;
  wire \bl.DSP48E_2_i_21__5_n_0 ;
  wire \bl.DSP48E_2_i_22__5_n_0 ;
  wire \bl.DSP48E_2_i_23__5_n_0 ;
  wire \bl.DSP48E_2_i_24__5_n_0 ;
  wire \bl.DSP48E_2_i_25__5_n_0 ;
  wire \bl.DSP48E_2_i_26__5_n_0 ;
  wire \bl.DSP48E_2_i_27__5_n_0 ;
  wire \bl.DSP48E_2_i_28__5_n_0 ;
  wire \bl.DSP48E_2_i_29__5_n_0 ;
  wire \bl.DSP48E_2_i_30__5_n_0 ;
  wire \bl.DSP48E_2_i_31__5_n_0 ;
  wire \bl.DSP48E_2_i_31__5_n_1 ;
  wire \bl.DSP48E_2_i_31__5_n_2 ;
  wire \bl.DSP48E_2_i_31__5_n_3 ;
  wire \bl.DSP48E_2_i_33__5_n_0 ;
  wire \bl.DSP48E_2_i_33__5_n_1 ;
  wire \bl.DSP48E_2_i_33__5_n_2 ;
  wire \bl.DSP48E_2_i_33__5_n_3 ;
  wire \bl.DSP48E_2_i_34__5_n_0 ;
  wire \bl.DSP48E_2_i_34__5_n_1 ;
  wire \bl.DSP48E_2_i_34__5_n_2 ;
  wire \bl.DSP48E_2_i_34__5_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__5_n_0 ;
  wire \processCount[11]_i_3__5_n_0 ;
  wire \processCount[11]_i_4__5_n_0 ;
  wire \processCount[11]_i_5__5_n_0 ;
  wire \processCount[15]_i_2__5_n_0 ;
  wire \processCount[15]_i_3__5_n_0 ;
  wire \processCount[15]_i_4__5_n_0 ;
  wire \processCount[15]_i_5__5_n_0 ;
  wire \processCount[3]_i_2__5_n_0 ;
  wire \processCount[3]_i_3__5_n_0 ;
  wire \processCount[3]_i_4__5_n_0 ;
  wire \processCount[3]_i_5__5_n_0 ;
  wire \processCount[7]_i_2__5_n_0 ;
  wire \processCount[7]_i_3__5_n_0 ;
  wire \processCount[7]_i_4__5_n_0 ;
  wire \processCount[7]_i_5__5_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1__5_n_0 ;
  wire \processCount_reg[11]_i_1__5_n_1 ;
  wire \processCount_reg[11]_i_1__5_n_2 ;
  wire \processCount_reg[11]_i_1__5_n_3 ;
  wire \processCount_reg[15]_i_1__5_n_1 ;
  wire \processCount_reg[15]_i_1__5_n_2 ;
  wire \processCount_reg[15]_i_1__5_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__5_n_0 ;
  wire \processCount_reg[3]_i_1__5_n_1 ;
  wire \processCount_reg[3]_i_1__5_n_2 ;
  wire \processCount_reg[3]_i_1__5_n_3 ;
  wire \processCount_reg[7]_i_1__5_n_0 ;
  wire \processCount_reg[7]_i_1__5_n_1 ;
  wire \processCount_reg[7]_i_1__5_n_2 ;
  wire \processCount_reg[7]_i_1__5_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg6_reg[15] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__5_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__5 
       (.I0(\bl.DSP48E_2_i_26__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__5 
       (.I0(\bl.DSP48E_2_i_27__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__5 
       (.I0(\bl.DSP48E_2_i_28__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__5 
       (.I0(\bl.DSP48E_2_i_29__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__5 
       (.I0(\bl.DSP48E_2_i_30__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__5 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__5 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__5 
       (.CI(\bl.DSP48E_2_i_31__5_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__5_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__5_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__5_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__5 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__5_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__5 
       (.I0(\bl.DSP48E_2_i_18__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__5 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__5_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__5 
       (.CI(\bl.DSP48E_2_i_33__5_n_0 ),
        .CO({\bl.DSP48E_2_i_31__5_n_0 ,\bl.DSP48E_2_i_31__5_n_1 ,\bl.DSP48E_2_i_31__5_n_2 ,\bl.DSP48E_2_i_31__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__5 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__5 
       (.CI(\bl.DSP48E_2_i_34__5_n_0 ),
        .CO({\bl.DSP48E_2_i_33__5_n_0 ,\bl.DSP48E_2_i_33__5_n_1 ,\bl.DSP48E_2_i_33__5_n_2 ,\bl.DSP48E_2_i_33__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__5 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__5_n_0 ,\bl.DSP48E_2_i_34__5_n_1 ,\bl.DSP48E_2_i_34__5_n_2 ,\bl.DSP48E_2_i_34__5_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__5 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__5 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__5 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__5 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__5 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__5 
       (.I0(\bl.DSP48E_2_i_19__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__5 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__5 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__5 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__5 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__5 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__5 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__5 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__5 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__5 
       (.I0(\bl.DSP48E_2_i_20__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__5 
       (.I0(\bl.DSP48E_2_i_21__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__5 
       (.I0(\bl.DSP48E_2_i_22__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__5 
       (.I0(\bl.DSP48E_2_i_23__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__5 
       (.I0(\bl.DSP48E_2_i_24__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__5 
       (.I0(\bl.DSP48E_2_i_25__5_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__5 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__5 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__5 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__5 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__5 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__5 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__5 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__5 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__5 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__5 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__5 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__5 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__5 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__5 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__5 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__5 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__5_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1__5 
       (.CI(\processCount_reg[7]_i_1__5_n_0 ),
        .CO({\processCount_reg[11]_i_1__5_n_0 ,\processCount_reg[11]_i_1__5_n_1 ,\processCount_reg[11]_i_1__5_n_2 ,\processCount_reg[11]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__5_n_0 ,\processCount[11]_i_3__5_n_0 ,\processCount[11]_i_4__5_n_0 ,\processCount[11]_i_5__5_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1__5 
       (.CI(\processCount_reg[11]_i_1__5_n_0 ),
        .CO({\slv_reg6_reg[15] ,\processCount_reg[15]_i_1__5_n_1 ,\processCount_reg[15]_i_1__5_n_2 ,\processCount_reg[15]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__5_n_0 ,\processCount[15]_i_3__5_n_0 ,\processCount[15]_i_4__5_n_0 ,\processCount[15]_i_5__5_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1__5 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__5_n_0 ,\processCount_reg[3]_i_1__5_n_1 ,\processCount_reg[3]_i_1__5_n_2 ,\processCount_reg[3]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__5_n_0 ,\processCount[3]_i_3__5_n_0 ,\processCount[3]_i_4__5_n_0 ,\processCount[3]_i_5__5_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1__5 
       (.CI(\processCount_reg[3]_i_1__5_n_0 ),
        .CO({\processCount_reg[7]_i_1__5_n_0 ,\processCount_reg[7]_i_1__5_n_1 ,\processCount_reg[7]_i_1__5_n_2 ,\processCount_reg[7]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__5_n_0 ,\processCount[7]_i_3__5_n_0 ,\processCount[7]_i_4__5_n_0 ,\processCount[7]_i_5__5_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_23
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg5_reg[31] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[17]_0 ,
    nextSample,
    \processCount_reg[17]_1 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg5_reg[31] ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[17]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_1 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__4_n_3 ;
  wire \bl.DSP48E_2_i_18__4_n_0 ;
  wire \bl.DSP48E_2_i_19__4_n_0 ;
  wire \bl.DSP48E_2_i_20__4_n_0 ;
  wire \bl.DSP48E_2_i_21__4_n_0 ;
  wire \bl.DSP48E_2_i_22__4_n_0 ;
  wire \bl.DSP48E_2_i_23__4_n_0 ;
  wire \bl.DSP48E_2_i_24__4_n_0 ;
  wire \bl.DSP48E_2_i_25__4_n_0 ;
  wire \bl.DSP48E_2_i_26__4_n_0 ;
  wire \bl.DSP48E_2_i_27__4_n_0 ;
  wire \bl.DSP48E_2_i_28__4_n_0 ;
  wire \bl.DSP48E_2_i_29__4_n_0 ;
  wire \bl.DSP48E_2_i_30__4_n_0 ;
  wire \bl.DSP48E_2_i_31__4_n_0 ;
  wire \bl.DSP48E_2_i_31__4_n_1 ;
  wire \bl.DSP48E_2_i_31__4_n_2 ;
  wire \bl.DSP48E_2_i_31__4_n_3 ;
  wire \bl.DSP48E_2_i_33__4_n_0 ;
  wire \bl.DSP48E_2_i_33__4_n_1 ;
  wire \bl.DSP48E_2_i_33__4_n_2 ;
  wire \bl.DSP48E_2_i_33__4_n_3 ;
  wire \bl.DSP48E_2_i_34__4_n_0 ;
  wire \bl.DSP48E_2_i_34__4_n_1 ;
  wire \bl.DSP48E_2_i_34__4_n_2 ;
  wire \bl.DSP48E_2_i_34__4_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__4_n_0 ;
  wire \processCount[11]_i_3__4_n_0 ;
  wire \processCount[11]_i_4__4_n_0 ;
  wire \processCount[11]_i_5__4_n_0 ;
  wire \processCount[15]_i_2__4_n_0 ;
  wire \processCount[15]_i_3__4_n_0 ;
  wire \processCount[15]_i_4__4_n_0 ;
  wire \processCount[15]_i_5__4_n_0 ;
  wire \processCount[3]_i_2__4_n_0 ;
  wire \processCount[3]_i_3__4_n_0 ;
  wire \processCount[3]_i_4__4_n_0 ;
  wire \processCount[3]_i_5__4_n_0 ;
  wire \processCount[7]_i_2__4_n_0 ;
  wire \processCount[7]_i_3__4_n_0 ;
  wire \processCount[7]_i_4__4_n_0 ;
  wire \processCount[7]_i_5__4_n_0 ;
  wire \processCount_reg[11]_i_1__4_n_0 ;
  wire \processCount_reg[11]_i_1__4_n_1 ;
  wire \processCount_reg[11]_i_1__4_n_2 ;
  wire \processCount_reg[11]_i_1__4_n_3 ;
  wire \processCount_reg[15]_i_1__4_n_1 ;
  wire \processCount_reg[15]_i_1__4_n_2 ;
  wire \processCount_reg[15]_i_1__4_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire \processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire \processCount_reg[3]_i_1__4_n_0 ;
  wire \processCount_reg[3]_i_1__4_n_1 ;
  wire \processCount_reg[3]_i_1__4_n_2 ;
  wire \processCount_reg[3]_i_1__4_n_3 ;
  wire \processCount_reg[7]_i_1__4_n_0 ;
  wire \processCount_reg[7]_i_1__4_n_1 ;
  wire \processCount_reg[7]_i_1__4_n_2 ;
  wire \processCount_reg[7]_i_1__4_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg5_reg[31] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__4 
       (.I0(\bl.DSP48E_2_i_26__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__4 
       (.I0(\bl.DSP48E_2_i_27__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__4 
       (.I0(\bl.DSP48E_2_i_28__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__4 
       (.I0(\bl.DSP48E_2_i_29__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__4 
       (.I0(\bl.DSP48E_2_i_30__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__4 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__4 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__4 
       (.CI(\bl.DSP48E_2_i_31__4_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__4_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__4_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__4_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__4 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__4_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__4 
       (.I0(\bl.DSP48E_2_i_18__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__4 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__4_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__4 
       (.CI(\bl.DSP48E_2_i_33__4_n_0 ),
        .CO({\bl.DSP48E_2_i_31__4_n_0 ,\bl.DSP48E_2_i_31__4_n_1 ,\bl.DSP48E_2_i_31__4_n_2 ,\bl.DSP48E_2_i_31__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__4 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__4 
       (.CI(\bl.DSP48E_2_i_34__4_n_0 ),
        .CO({\bl.DSP48E_2_i_33__4_n_0 ,\bl.DSP48E_2_i_33__4_n_1 ,\bl.DSP48E_2_i_33__4_n_2 ,\bl.DSP48E_2_i_33__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__4 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__4_n_0 ,\bl.DSP48E_2_i_34__4_n_1 ,\bl.DSP48E_2_i_34__4_n_2 ,\bl.DSP48E_2_i_34__4_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__4 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__4 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__4 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__4 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__4 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__4 
       (.I0(\bl.DSP48E_2_i_19__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__4 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__4 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__4 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__4 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__4 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__4 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__4 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__4 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__4 
       (.I0(\bl.DSP48E_2_i_20__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__4 
       (.I0(\bl.DSP48E_2_i_21__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__4 
       (.I0(\bl.DSP48E_2_i_22__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__4 
       (.I0(\bl.DSP48E_2_i_23__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__4 
       (.I0(\bl.DSP48E_2_i_24__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__4 
       (.I0(\bl.DSP48E_2_i_25__4_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__4 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__4 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__4 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__4 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__4 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__4 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__4 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__4 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__4 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__4 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__4 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__4 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__4 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__4 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__4 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__4 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__4_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[11]_i_1__4 
       (.CI(\processCount_reg[7]_i_1__4_n_0 ),
        .CO({\processCount_reg[11]_i_1__4_n_0 ,\processCount_reg[11]_i_1__4_n_1 ,\processCount_reg[11]_i_1__4_n_2 ,\processCount_reg[11]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__4_n_0 ,\processCount[11]_i_3__4_n_0 ,\processCount[11]_i_4__4_n_0 ,\processCount[11]_i_5__4_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[15]_i_1__4 
       (.CI(\processCount_reg[11]_i_1__4_n_0 ),
        .CO({\slv_reg5_reg[31] ,\processCount_reg[15]_i_1__4_n_1 ,\processCount_reg[15]_i_1__4_n_2 ,\processCount_reg[15]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__4_n_0 ,\processCount[15]_i_3__4_n_0 ,\processCount[15]_i_4__4_n_0 ,\processCount[15]_i_5__4_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__4_n_0 ,\processCount_reg[3]_i_1__4_n_1 ,\processCount_reg[3]_i_1__4_n_2 ,\processCount_reg[3]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__4_n_0 ,\processCount[3]_i_3__4_n_0 ,\processCount[3]_i_4__4_n_0 ,\processCount[3]_i_5__4_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[7]_i_1__4 
       (.CI(\processCount_reg[3]_i_1__4_n_0 ),
        .CO({\processCount_reg[7]_i_1__4_n_0 ,\processCount_reg[7]_i_1__4_n_1 ,\processCount_reg[7]_i_1__4_n_2 ,\processCount_reg[7]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__4_n_0 ,\processCount[7]_i_3__4_n_0 ,\processCount[7]_i_4__4_n_0 ,\processCount[7]_i_5__4_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_28
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg5_reg[15] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[17]_0 ,
    nextSample,
    \processCount_reg[17]_1 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg5_reg[15] ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[17]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_1 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__3_n_3 ;
  wire \bl.DSP48E_2_i_18__3_n_0 ;
  wire \bl.DSP48E_2_i_19__3_n_0 ;
  wire \bl.DSP48E_2_i_20__3_n_0 ;
  wire \bl.DSP48E_2_i_21__3_n_0 ;
  wire \bl.DSP48E_2_i_22__3_n_0 ;
  wire \bl.DSP48E_2_i_23__3_n_0 ;
  wire \bl.DSP48E_2_i_24__3_n_0 ;
  wire \bl.DSP48E_2_i_25__3_n_0 ;
  wire \bl.DSP48E_2_i_26__3_n_0 ;
  wire \bl.DSP48E_2_i_27__3_n_0 ;
  wire \bl.DSP48E_2_i_28__3_n_0 ;
  wire \bl.DSP48E_2_i_29__3_n_0 ;
  wire \bl.DSP48E_2_i_30__3_n_0 ;
  wire \bl.DSP48E_2_i_31__3_n_0 ;
  wire \bl.DSP48E_2_i_31__3_n_1 ;
  wire \bl.DSP48E_2_i_31__3_n_2 ;
  wire \bl.DSP48E_2_i_31__3_n_3 ;
  wire \bl.DSP48E_2_i_33__3_n_0 ;
  wire \bl.DSP48E_2_i_33__3_n_1 ;
  wire \bl.DSP48E_2_i_33__3_n_2 ;
  wire \bl.DSP48E_2_i_33__3_n_3 ;
  wire \bl.DSP48E_2_i_34__3_n_0 ;
  wire \bl.DSP48E_2_i_34__3_n_1 ;
  wire \bl.DSP48E_2_i_34__3_n_2 ;
  wire \bl.DSP48E_2_i_34__3_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__3_n_0 ;
  wire \processCount[11]_i_3__3_n_0 ;
  wire \processCount[11]_i_4__3_n_0 ;
  wire \processCount[11]_i_5__3_n_0 ;
  wire \processCount[15]_i_2__3_n_0 ;
  wire \processCount[15]_i_3__3_n_0 ;
  wire \processCount[15]_i_4__3_n_0 ;
  wire \processCount[15]_i_5__3_n_0 ;
  wire \processCount[3]_i_2__3_n_0 ;
  wire \processCount[3]_i_3__3_n_0 ;
  wire \processCount[3]_i_4__3_n_0 ;
  wire \processCount[3]_i_5__3_n_0 ;
  wire \processCount[7]_i_2__3_n_0 ;
  wire \processCount[7]_i_3__3_n_0 ;
  wire \processCount[7]_i_4__3_n_0 ;
  wire \processCount[7]_i_5__3_n_0 ;
  wire \processCount_reg[11]_i_1__3_n_0 ;
  wire \processCount_reg[11]_i_1__3_n_1 ;
  wire \processCount_reg[11]_i_1__3_n_2 ;
  wire \processCount_reg[11]_i_1__3_n_3 ;
  wire \processCount_reg[15]_i_1__3_n_1 ;
  wire \processCount_reg[15]_i_1__3_n_2 ;
  wire \processCount_reg[15]_i_1__3_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire \processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire \processCount_reg[3]_i_1__3_n_0 ;
  wire \processCount_reg[3]_i_1__3_n_1 ;
  wire \processCount_reg[3]_i_1__3_n_2 ;
  wire \processCount_reg[3]_i_1__3_n_3 ;
  wire \processCount_reg[7]_i_1__3_n_0 ;
  wire \processCount_reg[7]_i_1__3_n_1 ;
  wire \processCount_reg[7]_i_1__3_n_2 ;
  wire \processCount_reg[7]_i_1__3_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg5_reg[15] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__3 
       (.I0(\bl.DSP48E_2_i_26__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__3 
       (.I0(\bl.DSP48E_2_i_27__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__3 
       (.I0(\bl.DSP48E_2_i_28__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__3 
       (.I0(\bl.DSP48E_2_i_29__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__3 
       (.I0(\bl.DSP48E_2_i_30__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__3 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__3 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__3 
       (.CI(\bl.DSP48E_2_i_31__3_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__3_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__3_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__3_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__3 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__3_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__3 
       (.I0(\bl.DSP48E_2_i_18__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__3 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__3_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__3 
       (.CI(\bl.DSP48E_2_i_33__3_n_0 ),
        .CO({\bl.DSP48E_2_i_31__3_n_0 ,\bl.DSP48E_2_i_31__3_n_1 ,\bl.DSP48E_2_i_31__3_n_2 ,\bl.DSP48E_2_i_31__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__3 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__3 
       (.CI(\bl.DSP48E_2_i_34__3_n_0 ),
        .CO({\bl.DSP48E_2_i_33__3_n_0 ,\bl.DSP48E_2_i_33__3_n_1 ,\bl.DSP48E_2_i_33__3_n_2 ,\bl.DSP48E_2_i_33__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__3 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__3_n_0 ,\bl.DSP48E_2_i_34__3_n_1 ,\bl.DSP48E_2_i_34__3_n_2 ,\bl.DSP48E_2_i_34__3_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__3 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__3 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__3 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__3 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__3 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__3 
       (.I0(\bl.DSP48E_2_i_19__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__3 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__3 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__3 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__3 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__3 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__3 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__3 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__3 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__3 
       (.I0(\bl.DSP48E_2_i_20__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__3 
       (.I0(\bl.DSP48E_2_i_21__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__3 
       (.I0(\bl.DSP48E_2_i_22__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__3 
       (.I0(\bl.DSP48E_2_i_23__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__3 
       (.I0(\bl.DSP48E_2_i_24__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__3 
       (.I0(\bl.DSP48E_2_i_25__3_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__3 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__3 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__3 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__3 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__3 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__3 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__3 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__3 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__3 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__3 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__3 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__3 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__3 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__3 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__3 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__3 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__3_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[11]_i_1__3 
       (.CI(\processCount_reg[7]_i_1__3_n_0 ),
        .CO({\processCount_reg[11]_i_1__3_n_0 ,\processCount_reg[11]_i_1__3_n_1 ,\processCount_reg[11]_i_1__3_n_2 ,\processCount_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__3_n_0 ,\processCount[11]_i_3__3_n_0 ,\processCount[11]_i_4__3_n_0 ,\processCount[11]_i_5__3_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[15]_i_1__3 
       (.CI(\processCount_reg[11]_i_1__3_n_0 ),
        .CO({\slv_reg5_reg[15] ,\processCount_reg[15]_i_1__3_n_1 ,\processCount_reg[15]_i_1__3_n_2 ,\processCount_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__3_n_0 ,\processCount[15]_i_3__3_n_0 ,\processCount[15]_i_4__3_n_0 ,\processCount[15]_i_5__3_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__3_n_0 ,\processCount_reg[3]_i_1__3_n_1 ,\processCount_reg[3]_i_1__3_n_2 ,\processCount_reg[3]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__3_n_0 ,\processCount[3]_i_3__3_n_0 ,\processCount[3]_i_4__3_n_0 ,\processCount[3]_i_5__3_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[7]_i_1__3 
       (.CI(\processCount_reg[3]_i_1__3_n_0 ),
        .CO({\processCount_reg[7]_i_1__3_n_0 ,\processCount_reg[7]_i_1__3_n_1 ,\processCount_reg[7]_i_1__3_n_2 ,\processCount_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__3_n_0 ,\processCount[7]_i_3__3_n_0 ,\processCount[7]_i_4__3_n_0 ,\processCount[7]_i_5__3_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_33
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg4_reg[31] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg4_reg[31] ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__2_n_3 ;
  wire \bl.DSP48E_2_i_18__2_n_0 ;
  wire \bl.DSP48E_2_i_19__2_n_0 ;
  wire \bl.DSP48E_2_i_20__2_n_0 ;
  wire \bl.DSP48E_2_i_21__2_n_0 ;
  wire \bl.DSP48E_2_i_22__2_n_0 ;
  wire \bl.DSP48E_2_i_23__2_n_0 ;
  wire \bl.DSP48E_2_i_24__2_n_0 ;
  wire \bl.DSP48E_2_i_25__2_n_0 ;
  wire \bl.DSP48E_2_i_26__2_n_0 ;
  wire \bl.DSP48E_2_i_27__2_n_0 ;
  wire \bl.DSP48E_2_i_28__2_n_0 ;
  wire \bl.DSP48E_2_i_29__2_n_0 ;
  wire \bl.DSP48E_2_i_30__2_n_0 ;
  wire \bl.DSP48E_2_i_31__2_n_0 ;
  wire \bl.DSP48E_2_i_31__2_n_1 ;
  wire \bl.DSP48E_2_i_31__2_n_2 ;
  wire \bl.DSP48E_2_i_31__2_n_3 ;
  wire \bl.DSP48E_2_i_33__2_n_0 ;
  wire \bl.DSP48E_2_i_33__2_n_1 ;
  wire \bl.DSP48E_2_i_33__2_n_2 ;
  wire \bl.DSP48E_2_i_33__2_n_3 ;
  wire \bl.DSP48E_2_i_34__2_n_0 ;
  wire \bl.DSP48E_2_i_34__2_n_1 ;
  wire \bl.DSP48E_2_i_34__2_n_2 ;
  wire \bl.DSP48E_2_i_34__2_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__2_n_0 ;
  wire \processCount[11]_i_3__2_n_0 ;
  wire \processCount[11]_i_4__2_n_0 ;
  wire \processCount[11]_i_5__2_n_0 ;
  wire \processCount[15]_i_2__2_n_0 ;
  wire \processCount[15]_i_3__2_n_0 ;
  wire \processCount[15]_i_4__2_n_0 ;
  wire \processCount[15]_i_5__2_n_0 ;
  wire \processCount[3]_i_2__2_n_0 ;
  wire \processCount[3]_i_3__2_n_0 ;
  wire \processCount[3]_i_4__2_n_0 ;
  wire \processCount[3]_i_5__2_n_0 ;
  wire \processCount[7]_i_2__2_n_0 ;
  wire \processCount[7]_i_3__2_n_0 ;
  wire \processCount[7]_i_4__2_n_0 ;
  wire \processCount[7]_i_5__2_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1__2_n_0 ;
  wire \processCount_reg[11]_i_1__2_n_1 ;
  wire \processCount_reg[11]_i_1__2_n_2 ;
  wire \processCount_reg[11]_i_1__2_n_3 ;
  wire \processCount_reg[15]_i_1__2_n_1 ;
  wire \processCount_reg[15]_i_1__2_n_2 ;
  wire \processCount_reg[15]_i_1__2_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__2_n_0 ;
  wire \processCount_reg[3]_i_1__2_n_1 ;
  wire \processCount_reg[3]_i_1__2_n_2 ;
  wire \processCount_reg[3]_i_1__2_n_3 ;
  wire \processCount_reg[7]_i_1__2_n_0 ;
  wire \processCount_reg[7]_i_1__2_n_1 ;
  wire \processCount_reg[7]_i_1__2_n_2 ;
  wire \processCount_reg[7]_i_1__2_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg4_reg[31] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__2 
       (.I0(\bl.DSP48E_2_i_26__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__2 
       (.I0(\bl.DSP48E_2_i_27__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__2 
       (.I0(\bl.DSP48E_2_i_28__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__2 
       (.I0(\bl.DSP48E_2_i_29__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__2 
       (.I0(\bl.DSP48E_2_i_30__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__2 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__2 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__2 
       (.CI(\bl.DSP48E_2_i_31__2_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__2_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__2_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__2 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__2_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__2 
       (.I0(\bl.DSP48E_2_i_18__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__2 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__2_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__2 
       (.CI(\bl.DSP48E_2_i_33__2_n_0 ),
        .CO({\bl.DSP48E_2_i_31__2_n_0 ,\bl.DSP48E_2_i_31__2_n_1 ,\bl.DSP48E_2_i_31__2_n_2 ,\bl.DSP48E_2_i_31__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__2 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__2 
       (.CI(\bl.DSP48E_2_i_34__2_n_0 ),
        .CO({\bl.DSP48E_2_i_33__2_n_0 ,\bl.DSP48E_2_i_33__2_n_1 ,\bl.DSP48E_2_i_33__2_n_2 ,\bl.DSP48E_2_i_33__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__2 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__2_n_0 ,\bl.DSP48E_2_i_34__2_n_1 ,\bl.DSP48E_2_i_34__2_n_2 ,\bl.DSP48E_2_i_34__2_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__2 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__2 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__2 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__2 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__2 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__2 
       (.I0(\bl.DSP48E_2_i_19__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__2 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__2 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__2 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__2 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__2 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__2 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__2 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__2 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__2 
       (.I0(\bl.DSP48E_2_i_20__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__2 
       (.I0(\bl.DSP48E_2_i_21__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__2 
       (.I0(\bl.DSP48E_2_i_22__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__2 
       (.I0(\bl.DSP48E_2_i_23__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__2 
       (.I0(\bl.DSP48E_2_i_24__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__2 
       (.I0(\bl.DSP48E_2_i_25__2_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__2 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__2 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__2 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__2 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__2 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__2 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__2 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__2 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__2 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__2 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__2 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__2 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__2 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__2 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__2 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__2 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__2_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1__2 
       (.CI(\processCount_reg[7]_i_1__2_n_0 ),
        .CO({\processCount_reg[11]_i_1__2_n_0 ,\processCount_reg[11]_i_1__2_n_1 ,\processCount_reg[11]_i_1__2_n_2 ,\processCount_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__2_n_0 ,\processCount[11]_i_3__2_n_0 ,\processCount[11]_i_4__2_n_0 ,\processCount[11]_i_5__2_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1__2 
       (.CI(\processCount_reg[11]_i_1__2_n_0 ),
        .CO({\slv_reg4_reg[31] ,\processCount_reg[15]_i_1__2_n_1 ,\processCount_reg[15]_i_1__2_n_2 ,\processCount_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__2_n_0 ,\processCount[15]_i_3__2_n_0 ,\processCount[15]_i_4__2_n_0 ,\processCount[15]_i_5__2_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__2_n_0 ,\processCount_reg[3]_i_1__2_n_1 ,\processCount_reg[3]_i_1__2_n_2 ,\processCount_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__2_n_0 ,\processCount[3]_i_3__2_n_0 ,\processCount[3]_i_4__2_n_0 ,\processCount[3]_i_5__2_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1__2 
       (.CI(\processCount_reg[3]_i_1__2_n_0 ),
        .CO({\processCount_reg[7]_i_1__2_n_0 ,\processCount_reg[7]_i_1__2_n_1 ,\processCount_reg[7]_i_1__2_n_2 ,\processCount_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__2_n_0 ,\processCount[7]_i_3__2_n_0 ,\processCount[7]_i_4__2_n_0 ,\processCount[7]_i_5__2_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_38
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg4_reg[15] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg4_reg[15] ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__1_n_3 ;
  wire \bl.DSP48E_2_i_18__1_n_0 ;
  wire \bl.DSP48E_2_i_19__1_n_0 ;
  wire \bl.DSP48E_2_i_20__1_n_0 ;
  wire \bl.DSP48E_2_i_21__1_n_0 ;
  wire \bl.DSP48E_2_i_22__1_n_0 ;
  wire \bl.DSP48E_2_i_23__1_n_0 ;
  wire \bl.DSP48E_2_i_24__1_n_0 ;
  wire \bl.DSP48E_2_i_25__1_n_0 ;
  wire \bl.DSP48E_2_i_26__1_n_0 ;
  wire \bl.DSP48E_2_i_27__1_n_0 ;
  wire \bl.DSP48E_2_i_28__1_n_0 ;
  wire \bl.DSP48E_2_i_29__1_n_0 ;
  wire \bl.DSP48E_2_i_30__1_n_0 ;
  wire \bl.DSP48E_2_i_31__1_n_0 ;
  wire \bl.DSP48E_2_i_31__1_n_1 ;
  wire \bl.DSP48E_2_i_31__1_n_2 ;
  wire \bl.DSP48E_2_i_31__1_n_3 ;
  wire \bl.DSP48E_2_i_33__1_n_0 ;
  wire \bl.DSP48E_2_i_33__1_n_1 ;
  wire \bl.DSP48E_2_i_33__1_n_2 ;
  wire \bl.DSP48E_2_i_33__1_n_3 ;
  wire \bl.DSP48E_2_i_34__1_n_0 ;
  wire \bl.DSP48E_2_i_34__1_n_1 ;
  wire \bl.DSP48E_2_i_34__1_n_2 ;
  wire \bl.DSP48E_2_i_34__1_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__1_n_0 ;
  wire \processCount[11]_i_3__1_n_0 ;
  wire \processCount[11]_i_4__1_n_0 ;
  wire \processCount[11]_i_5__1_n_0 ;
  wire \processCount[15]_i_2__1_n_0 ;
  wire \processCount[15]_i_3__1_n_0 ;
  wire \processCount[15]_i_4__1_n_0 ;
  wire \processCount[15]_i_5__1_n_0 ;
  wire \processCount[3]_i_2__1_n_0 ;
  wire \processCount[3]_i_3__1_n_0 ;
  wire \processCount[3]_i_4__1_n_0 ;
  wire \processCount[3]_i_5__1_n_0 ;
  wire \processCount[7]_i_2__1_n_0 ;
  wire \processCount[7]_i_3__1_n_0 ;
  wire \processCount[7]_i_4__1_n_0 ;
  wire \processCount[7]_i_5__1_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1__1_n_0 ;
  wire \processCount_reg[11]_i_1__1_n_1 ;
  wire \processCount_reg[11]_i_1__1_n_2 ;
  wire \processCount_reg[11]_i_1__1_n_3 ;
  wire \processCount_reg[15]_i_1__1_n_1 ;
  wire \processCount_reg[15]_i_1__1_n_2 ;
  wire \processCount_reg[15]_i_1__1_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__1_n_0 ;
  wire \processCount_reg[3]_i_1__1_n_1 ;
  wire \processCount_reg[3]_i_1__1_n_2 ;
  wire \processCount_reg[3]_i_1__1_n_3 ;
  wire \processCount_reg[7]_i_1__1_n_0 ;
  wire \processCount_reg[7]_i_1__1_n_1 ;
  wire \processCount_reg[7]_i_1__1_n_2 ;
  wire \processCount_reg[7]_i_1__1_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg4_reg[15] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__1 
       (.I0(\bl.DSP48E_2_i_26__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__1 
       (.I0(\bl.DSP48E_2_i_27__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__1 
       (.I0(\bl.DSP48E_2_i_28__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__1 
       (.I0(\bl.DSP48E_2_i_29__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__1 
       (.I0(\bl.DSP48E_2_i_30__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__1 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__1 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__1 
       (.CI(\bl.DSP48E_2_i_31__1_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__1_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__1_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__1 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__1_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__1 
       (.I0(\bl.DSP48E_2_i_18__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__1 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__1_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__1 
       (.CI(\bl.DSP48E_2_i_33__1_n_0 ),
        .CO({\bl.DSP48E_2_i_31__1_n_0 ,\bl.DSP48E_2_i_31__1_n_1 ,\bl.DSP48E_2_i_31__1_n_2 ,\bl.DSP48E_2_i_31__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__1 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__1 
       (.CI(\bl.DSP48E_2_i_34__1_n_0 ),
        .CO({\bl.DSP48E_2_i_33__1_n_0 ,\bl.DSP48E_2_i_33__1_n_1 ,\bl.DSP48E_2_i_33__1_n_2 ,\bl.DSP48E_2_i_33__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__1 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__1_n_0 ,\bl.DSP48E_2_i_34__1_n_1 ,\bl.DSP48E_2_i_34__1_n_2 ,\bl.DSP48E_2_i_34__1_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__1 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__1 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__1 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__1 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__1 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__1 
       (.I0(\bl.DSP48E_2_i_19__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__1 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__1 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__1 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__1 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__1 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__1 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__1 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__1 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__1 
       (.I0(\bl.DSP48E_2_i_20__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__1 
       (.I0(\bl.DSP48E_2_i_21__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__1 
       (.I0(\bl.DSP48E_2_i_22__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__1 
       (.I0(\bl.DSP48E_2_i_23__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__1 
       (.I0(\bl.DSP48E_2_i_24__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__1 
       (.I0(\bl.DSP48E_2_i_25__1_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__1 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__1 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__1 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__1 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__1 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__1 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__1 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__1 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__1 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__1 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__1 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__1 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__1 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__1 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__1 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__1 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__1_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1__1 
       (.CI(\processCount_reg[7]_i_1__1_n_0 ),
        .CO({\processCount_reg[11]_i_1__1_n_0 ,\processCount_reg[11]_i_1__1_n_1 ,\processCount_reg[11]_i_1__1_n_2 ,\processCount_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__1_n_0 ,\processCount[11]_i_3__1_n_0 ,\processCount[11]_i_4__1_n_0 ,\processCount[11]_i_5__1_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1__1 
       (.CI(\processCount_reg[11]_i_1__1_n_0 ),
        .CO({\slv_reg4_reg[15] ,\processCount_reg[15]_i_1__1_n_1 ,\processCount_reg[15]_i_1__1_n_2 ,\processCount_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__1_n_0 ,\processCount[15]_i_3__1_n_0 ,\processCount[15]_i_4__1_n_0 ,\processCount[15]_i_5__1_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__1_n_0 ,\processCount_reg[3]_i_1__1_n_1 ,\processCount_reg[3]_i_1__1_n_2 ,\processCount_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__1_n_0 ,\processCount[3]_i_3__1_n_0 ,\processCount[3]_i_4__1_n_0 ,\processCount[3]_i_5__1_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1__1 
       (.CI(\processCount_reg[3]_i_1__1_n_0 ),
        .CO({\processCount_reg[7]_i_1__1_n_0 ,\processCount_reg[7]_i_1__1_n_1 ,\processCount_reg[7]_i_1__1_n_2 ,\processCount_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__1_n_0 ,\processCount[7]_i_3__1_n_0 ,\processCount[7]_i_4__1_n_0 ,\processCount[7]_i_5__1_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_43
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg3_reg[31] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[17]_0 ,
    nextSample,
    \processCount_reg[17]_1 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg3_reg[31] ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[17]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_1 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__0_n_3 ;
  wire \bl.DSP48E_2_i_18__0_n_0 ;
  wire \bl.DSP48E_2_i_19__0_n_0 ;
  wire \bl.DSP48E_2_i_20__0_n_0 ;
  wire \bl.DSP48E_2_i_21__0_n_0 ;
  wire \bl.DSP48E_2_i_22__0_n_0 ;
  wire \bl.DSP48E_2_i_23__0_n_0 ;
  wire \bl.DSP48E_2_i_24__0_n_0 ;
  wire \bl.DSP48E_2_i_25__0_n_0 ;
  wire \bl.DSP48E_2_i_26__0_n_0 ;
  wire \bl.DSP48E_2_i_27__0_n_0 ;
  wire \bl.DSP48E_2_i_28__0_n_0 ;
  wire \bl.DSP48E_2_i_29__0_n_0 ;
  wire \bl.DSP48E_2_i_30__0_n_0 ;
  wire \bl.DSP48E_2_i_31__0_n_0 ;
  wire \bl.DSP48E_2_i_31__0_n_1 ;
  wire \bl.DSP48E_2_i_31__0_n_2 ;
  wire \bl.DSP48E_2_i_31__0_n_3 ;
  wire \bl.DSP48E_2_i_33__0_n_0 ;
  wire \bl.DSP48E_2_i_33__0_n_1 ;
  wire \bl.DSP48E_2_i_33__0_n_2 ;
  wire \bl.DSP48E_2_i_33__0_n_3 ;
  wire \bl.DSP48E_2_i_34__0_n_0 ;
  wire \bl.DSP48E_2_i_34__0_n_1 ;
  wire \bl.DSP48E_2_i_34__0_n_2 ;
  wire \bl.DSP48E_2_i_34__0_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__0_n_0 ;
  wire \processCount[11]_i_3__0_n_0 ;
  wire \processCount[11]_i_4__0_n_0 ;
  wire \processCount[11]_i_5__0_n_0 ;
  wire \processCount[15]_i_2__0_n_0 ;
  wire \processCount[15]_i_3__0_n_0 ;
  wire \processCount[15]_i_4__0_n_0 ;
  wire \processCount[15]_i_5__0_n_0 ;
  wire \processCount[3]_i_2__0_n_0 ;
  wire \processCount[3]_i_3__0_n_0 ;
  wire \processCount[3]_i_4__0_n_0 ;
  wire \processCount[3]_i_5__0_n_0 ;
  wire \processCount[7]_i_2__0_n_0 ;
  wire \processCount[7]_i_3__0_n_0 ;
  wire \processCount[7]_i_4__0_n_0 ;
  wire \processCount[7]_i_5__0_n_0 ;
  wire \processCount_reg[11]_i_1__0_n_0 ;
  wire \processCount_reg[11]_i_1__0_n_1 ;
  wire \processCount_reg[11]_i_1__0_n_2 ;
  wire \processCount_reg[11]_i_1__0_n_3 ;
  wire \processCount_reg[15]_i_1__0_n_1 ;
  wire \processCount_reg[15]_i_1__0_n_2 ;
  wire \processCount_reg[15]_i_1__0_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire \processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire \processCount_reg[3]_i_1__0_n_0 ;
  wire \processCount_reg[3]_i_1__0_n_1 ;
  wire \processCount_reg[3]_i_1__0_n_2 ;
  wire \processCount_reg[3]_i_1__0_n_3 ;
  wire \processCount_reg[7]_i_1__0_n_0 ;
  wire \processCount_reg[7]_i_1__0_n_1 ;
  wire \processCount_reg[7]_i_1__0_n_2 ;
  wire \processCount_reg[7]_i_1__0_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg3_reg[31] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__0 
       (.I0(\bl.DSP48E_2_i_26__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__0 
       (.I0(\bl.DSP48E_2_i_27__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__0 
       (.I0(\bl.DSP48E_2_i_28__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__0 
       (.I0(\bl.DSP48E_2_i_29__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__0 
       (.I0(\bl.DSP48E_2_i_30__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__0 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__0 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__0 
       (.CI(\bl.DSP48E_2_i_31__0_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__0_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__0_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__0 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__0 
       (.I0(\bl.DSP48E_2_i_18__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__0 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__0_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__0 
       (.CI(\bl.DSP48E_2_i_33__0_n_0 ),
        .CO({\bl.DSP48E_2_i_31__0_n_0 ,\bl.DSP48E_2_i_31__0_n_1 ,\bl.DSP48E_2_i_31__0_n_2 ,\bl.DSP48E_2_i_31__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__0 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__0 
       (.CI(\bl.DSP48E_2_i_34__0_n_0 ),
        .CO({\bl.DSP48E_2_i_33__0_n_0 ,\bl.DSP48E_2_i_33__0_n_1 ,\bl.DSP48E_2_i_33__0_n_2 ,\bl.DSP48E_2_i_33__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__0 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__0_n_0 ,\bl.DSP48E_2_i_34__0_n_1 ,\bl.DSP48E_2_i_34__0_n_2 ,\bl.DSP48E_2_i_34__0_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__0 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__0 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__0 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__0 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__0 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__0 
       (.I0(\bl.DSP48E_2_i_19__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__0 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__0 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__0 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__0 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__0 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__0 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__0 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__0 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__0 
       (.I0(\bl.DSP48E_2_i_20__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__0 
       (.I0(\bl.DSP48E_2_i_21__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__0 
       (.I0(\bl.DSP48E_2_i_22__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__0 
       (.I0(\bl.DSP48E_2_i_23__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__0 
       (.I0(\bl.DSP48E_2_i_24__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__0 
       (.I0(\bl.DSP48E_2_i_25__0_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__0 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__0 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__0 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__0 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__0 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__0 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__0 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__0 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__0 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__0 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__0 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__0 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__0 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__0 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__0 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__0 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__0_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[11]_i_1__0 
       (.CI(\processCount_reg[7]_i_1__0_n_0 ),
        .CO({\processCount_reg[11]_i_1__0_n_0 ,\processCount_reg[11]_i_1__0_n_1 ,\processCount_reg[11]_i_1__0_n_2 ,\processCount_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__0_n_0 ,\processCount[11]_i_3__0_n_0 ,\processCount[11]_i_4__0_n_0 ,\processCount[11]_i_5__0_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[15]_i_1__0 
       (.CI(\processCount_reg[11]_i_1__0_n_0 ),
        .CO({\slv_reg3_reg[31] ,\processCount_reg[15]_i_1__0_n_1 ,\processCount_reg[15]_i_1__0_n_2 ,\processCount_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__0_n_0 ,\processCount[15]_i_3__0_n_0 ,\processCount[15]_i_4__0_n_0 ,\processCount[15]_i_5__0_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_1 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__0_n_0 ,\processCount_reg[3]_i_1__0_n_1 ,\processCount_reg[3]_i_1__0_n_2 ,\processCount_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__0_n_0 ,\processCount[3]_i_3__0_n_0 ,\processCount[3]_i_4__0_n_0 ,\processCount[3]_i_5__0_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[17]_0 ));
  CARRY4 \processCount_reg[7]_i_1__0 
       (.CI(\processCount_reg[3]_i_1__0_n_0 ),
        .CO({\processCount_reg[7]_i_1__0_n_0 ,\processCount_reg[7]_i_1__0_n_1 ,\processCount_reg[7]_i_1__0_n_2 ,\processCount_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__0_n_0 ,\processCount[7]_i_3__0_n_0 ,\processCount[7]_i_4__0_n_0 ,\processCount[7]_i_5__0_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[17]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_48
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg8_reg[31] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg8_reg[31] ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__10_n_3 ;
  wire \bl.DSP48E_2_i_18__10_n_0 ;
  wire \bl.DSP48E_2_i_19__10_n_0 ;
  wire \bl.DSP48E_2_i_20__10_n_0 ;
  wire \bl.DSP48E_2_i_21__10_n_0 ;
  wire \bl.DSP48E_2_i_22__10_n_0 ;
  wire \bl.DSP48E_2_i_23__10_n_0 ;
  wire \bl.DSP48E_2_i_24__10_n_0 ;
  wire \bl.DSP48E_2_i_25__10_n_0 ;
  wire \bl.DSP48E_2_i_26__10_n_0 ;
  wire \bl.DSP48E_2_i_27__10_n_0 ;
  wire \bl.DSP48E_2_i_28__10_n_0 ;
  wire \bl.DSP48E_2_i_29__10_n_0 ;
  wire \bl.DSP48E_2_i_30__10_n_0 ;
  wire \bl.DSP48E_2_i_31__10_n_0 ;
  wire \bl.DSP48E_2_i_31__10_n_1 ;
  wire \bl.DSP48E_2_i_31__10_n_2 ;
  wire \bl.DSP48E_2_i_31__10_n_3 ;
  wire \bl.DSP48E_2_i_33__10_n_0 ;
  wire \bl.DSP48E_2_i_33__10_n_1 ;
  wire \bl.DSP48E_2_i_33__10_n_2 ;
  wire \bl.DSP48E_2_i_33__10_n_3 ;
  wire \bl.DSP48E_2_i_34__10_n_0 ;
  wire \bl.DSP48E_2_i_34__10_n_1 ;
  wire \bl.DSP48E_2_i_34__10_n_2 ;
  wire \bl.DSP48E_2_i_34__10_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__10_n_0 ;
  wire \processCount[11]_i_3__10_n_0 ;
  wire \processCount[11]_i_4__10_n_0 ;
  wire \processCount[11]_i_5__10_n_0 ;
  wire \processCount[15]_i_2__10_n_0 ;
  wire \processCount[15]_i_3__10_n_0 ;
  wire \processCount[15]_i_4__10_n_0 ;
  wire \processCount[15]_i_5__10_n_0 ;
  wire \processCount[3]_i_2__10_n_0 ;
  wire \processCount[3]_i_3__10_n_0 ;
  wire \processCount[3]_i_4__10_n_0 ;
  wire \processCount[3]_i_5__10_n_0 ;
  wire \processCount[7]_i_2__10_n_0 ;
  wire \processCount[7]_i_3__10_n_0 ;
  wire \processCount[7]_i_4__10_n_0 ;
  wire \processCount[7]_i_5__10_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1__10_n_0 ;
  wire \processCount_reg[11]_i_1__10_n_1 ;
  wire \processCount_reg[11]_i_1__10_n_2 ;
  wire \processCount_reg[11]_i_1__10_n_3 ;
  wire \processCount_reg[15]_i_1__10_n_1 ;
  wire \processCount_reg[15]_i_1__10_n_2 ;
  wire \processCount_reg[15]_i_1__10_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__10_n_0 ;
  wire \processCount_reg[3]_i_1__10_n_1 ;
  wire \processCount_reg[3]_i_1__10_n_2 ;
  wire \processCount_reg[3]_i_1__10_n_3 ;
  wire \processCount_reg[7]_i_1__10_n_0 ;
  wire \processCount_reg[7]_i_1__10_n_1 ;
  wire \processCount_reg[7]_i_1__10_n_2 ;
  wire \processCount_reg[7]_i_1__10_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg8_reg[31] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__10_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__10_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__10 
       (.I0(\bl.DSP48E_2_i_26__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__10 
       (.I0(\bl.DSP48E_2_i_27__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__10 
       (.I0(\bl.DSP48E_2_i_28__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__10 
       (.I0(\bl.DSP48E_2_i_29__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__10 
       (.I0(\bl.DSP48E_2_i_30__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__10 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__10 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__10 
       (.CI(\bl.DSP48E_2_i_31__10_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__10_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__10_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__10_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__10 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__10_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__10 
       (.I0(\bl.DSP48E_2_i_18__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__10 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__10_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__10 
       (.CI(\bl.DSP48E_2_i_33__10_n_0 ),
        .CO({\bl.DSP48E_2_i_31__10_n_0 ,\bl.DSP48E_2_i_31__10_n_1 ,\bl.DSP48E_2_i_31__10_n_2 ,\bl.DSP48E_2_i_31__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__10 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__10 
       (.CI(\bl.DSP48E_2_i_34__10_n_0 ),
        .CO({\bl.DSP48E_2_i_33__10_n_0 ,\bl.DSP48E_2_i_33__10_n_1 ,\bl.DSP48E_2_i_33__10_n_2 ,\bl.DSP48E_2_i_33__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__10 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__10_n_0 ,\bl.DSP48E_2_i_34__10_n_1 ,\bl.DSP48E_2_i_34__10_n_2 ,\bl.DSP48E_2_i_34__10_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__10 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__10 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__10 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__10 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__10 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__10 
       (.I0(\bl.DSP48E_2_i_19__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__10 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__10 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__10 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__10 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__10 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__10 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__10 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__10 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__10 
       (.I0(\bl.DSP48E_2_i_20__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__10 
       (.I0(\bl.DSP48E_2_i_21__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__10 
       (.I0(\bl.DSP48E_2_i_22__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__10 
       (.I0(\bl.DSP48E_2_i_23__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__10 
       (.I0(\bl.DSP48E_2_i_24__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__10 
       (.I0(\bl.DSP48E_2_i_25__10_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__10 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__10 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__10 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__10 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__10 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__10 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__10 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__10 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__10 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__10 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__10 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__10 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__10 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__10 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__10 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__10 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__10_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1__10 
       (.CI(\processCount_reg[7]_i_1__10_n_0 ),
        .CO({\processCount_reg[11]_i_1__10_n_0 ,\processCount_reg[11]_i_1__10_n_1 ,\processCount_reg[11]_i_1__10_n_2 ,\processCount_reg[11]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__10_n_0 ,\processCount[11]_i_3__10_n_0 ,\processCount[11]_i_4__10_n_0 ,\processCount[11]_i_5__10_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1__10 
       (.CI(\processCount_reg[11]_i_1__10_n_0 ),
        .CO({\slv_reg8_reg[31] ,\processCount_reg[15]_i_1__10_n_1 ,\processCount_reg[15]_i_1__10_n_2 ,\processCount_reg[15]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__10_n_0 ,\processCount[15]_i_3__10_n_0 ,\processCount[15]_i_4__10_n_0 ,\processCount[15]_i_5__10_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1__10 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__10_n_0 ,\processCount_reg[3]_i_1__10_n_1 ,\processCount_reg[3]_i_1__10_n_2 ,\processCount_reg[3]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__10_n_0 ,\processCount[3]_i_3__10_n_0 ,\processCount[3]_i_4__10_n_0 ,\processCount[3]_i_5__10_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1__10 
       (.CI(\processCount_reg[3]_i_1__10_n_0 ),
        .CO({\processCount_reg[7]_i_1__10_n_0 ,\processCount_reg[7]_i_1__10_n_1 ,\processCount_reg[7]_i_1__10_n_2 ,\processCount_reg[7]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__10_n_0 ,\processCount[7]_i_3__10_n_0 ,\processCount[7]_i_4__10_n_0 ,\processCount[7]_i_5__10_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_53
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg8_reg[15] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg8_reg[15] ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17__9_n_3 ;
  wire \bl.DSP48E_2_i_18__9_n_0 ;
  wire \bl.DSP48E_2_i_19__9_n_0 ;
  wire \bl.DSP48E_2_i_20__9_n_0 ;
  wire \bl.DSP48E_2_i_21__9_n_0 ;
  wire \bl.DSP48E_2_i_22__9_n_0 ;
  wire \bl.DSP48E_2_i_23__9_n_0 ;
  wire \bl.DSP48E_2_i_24__9_n_0 ;
  wire \bl.DSP48E_2_i_25__9_n_0 ;
  wire \bl.DSP48E_2_i_26__9_n_0 ;
  wire \bl.DSP48E_2_i_27__9_n_0 ;
  wire \bl.DSP48E_2_i_28__9_n_0 ;
  wire \bl.DSP48E_2_i_29__9_n_0 ;
  wire \bl.DSP48E_2_i_30__9_n_0 ;
  wire \bl.DSP48E_2_i_31__9_n_0 ;
  wire \bl.DSP48E_2_i_31__9_n_1 ;
  wire \bl.DSP48E_2_i_31__9_n_2 ;
  wire \bl.DSP48E_2_i_31__9_n_3 ;
  wire \bl.DSP48E_2_i_33__9_n_0 ;
  wire \bl.DSP48E_2_i_33__9_n_1 ;
  wire \bl.DSP48E_2_i_33__9_n_2 ;
  wire \bl.DSP48E_2_i_33__9_n_3 ;
  wire \bl.DSP48E_2_i_34__9_n_0 ;
  wire \bl.DSP48E_2_i_34__9_n_1 ;
  wire \bl.DSP48E_2_i_34__9_n_2 ;
  wire \bl.DSP48E_2_i_34__9_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__9_n_0 ;
  wire \processCount[11]_i_3__9_n_0 ;
  wire \processCount[11]_i_4__9_n_0 ;
  wire \processCount[11]_i_5__9_n_0 ;
  wire \processCount[15]_i_2__9_n_0 ;
  wire \processCount[15]_i_3__9_n_0 ;
  wire \processCount[15]_i_4__9_n_0 ;
  wire \processCount[15]_i_5__9_n_0 ;
  wire \processCount[3]_i_2__9_n_0 ;
  wire \processCount[3]_i_3__9_n_0 ;
  wire \processCount[3]_i_4__9_n_0 ;
  wire \processCount[3]_i_5__9_n_0 ;
  wire \processCount[7]_i_2__9_n_0 ;
  wire \processCount[7]_i_3__9_n_0 ;
  wire \processCount[7]_i_4__9_n_0 ;
  wire \processCount[7]_i_5__9_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1__9_n_0 ;
  wire \processCount_reg[11]_i_1__9_n_1 ;
  wire \processCount_reg[11]_i_1__9_n_2 ;
  wire \processCount_reg[11]_i_1__9_n_3 ;
  wire \processCount_reg[15]_i_1__9_n_1 ;
  wire \processCount_reg[15]_i_1__9_n_2 ;
  wire \processCount_reg[15]_i_1__9_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__9_n_0 ;
  wire \processCount_reg[3]_i_1__9_n_1 ;
  wire \processCount_reg[3]_i_1__9_n_2 ;
  wire \processCount_reg[3]_i_1__9_n_3 ;
  wire \processCount_reg[7]_i_1__9_n_0 ;
  wire \processCount_reg[7]_i_1__9_n_1 ;
  wire \processCount_reg[7]_i_1__9_n_2 ;
  wire \processCount_reg[7]_i_1__9_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg8_reg[15] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__9_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__9_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__9 
       (.I0(\bl.DSP48E_2_i_26__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__9 
       (.I0(\bl.DSP48E_2_i_27__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__9 
       (.I0(\bl.DSP48E_2_i_28__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__9 
       (.I0(\bl.DSP48E_2_i_29__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__9 
       (.I0(\bl.DSP48E_2_i_30__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__9 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__9 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__9 
       (.CI(\bl.DSP48E_2_i_31__9_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__9_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__9_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__9_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__9 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__9_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__9 
       (.I0(\bl.DSP48E_2_i_18__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__9 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__9_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__9 
       (.CI(\bl.DSP48E_2_i_33__9_n_0 ),
        .CO({\bl.DSP48E_2_i_31__9_n_0 ,\bl.DSP48E_2_i_31__9_n_1 ,\bl.DSP48E_2_i_31__9_n_2 ,\bl.DSP48E_2_i_31__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__9 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__9 
       (.CI(\bl.DSP48E_2_i_34__9_n_0 ),
        .CO({\bl.DSP48E_2_i_33__9_n_0 ,\bl.DSP48E_2_i_33__9_n_1 ,\bl.DSP48E_2_i_33__9_n_2 ,\bl.DSP48E_2_i_33__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__9 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__9_n_0 ,\bl.DSP48E_2_i_34__9_n_1 ,\bl.DSP48E_2_i_34__9_n_2 ,\bl.DSP48E_2_i_34__9_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__9 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__9 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__9 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__9 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__9 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__9 
       (.I0(\bl.DSP48E_2_i_19__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__9 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__9 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__9 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__9 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__9 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__9 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__9 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__9 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__9 
       (.I0(\bl.DSP48E_2_i_20__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__9 
       (.I0(\bl.DSP48E_2_i_21__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__9 
       (.I0(\bl.DSP48E_2_i_22__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__9 
       (.I0(\bl.DSP48E_2_i_23__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__9 
       (.I0(\bl.DSP48E_2_i_24__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__9 
       (.I0(\bl.DSP48E_2_i_25__9_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__9 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__9 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__9 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__9 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__9 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__9 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__9 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__9 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__9 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__9 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__9 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__9 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__9 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__9 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__9 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__9 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__9_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1__9 
       (.CI(\processCount_reg[7]_i_1__9_n_0 ),
        .CO({\processCount_reg[11]_i_1__9_n_0 ,\processCount_reg[11]_i_1__9_n_1 ,\processCount_reg[11]_i_1__9_n_2 ,\processCount_reg[11]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__9_n_0 ,\processCount[11]_i_3__9_n_0 ,\processCount[11]_i_4__9_n_0 ,\processCount[11]_i_5__9_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1__9 
       (.CI(\processCount_reg[11]_i_1__9_n_0 ),
        .CO({\slv_reg8_reg[15] ,\processCount_reg[15]_i_1__9_n_1 ,\processCount_reg[15]_i_1__9_n_2 ,\processCount_reg[15]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__9_n_0 ,\processCount[15]_i_3__9_n_0 ,\processCount[15]_i_4__9_n_0 ,\processCount[15]_i_5__9_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1__9 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__9_n_0 ,\processCount_reg[3]_i_1__9_n_1 ,\processCount_reg[3]_i_1__9_n_2 ,\processCount_reg[3]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__9_n_0 ,\processCount[3]_i_3__9_n_0 ,\processCount[3]_i_4__9_n_0 ,\processCount[3]_i_5__9_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1__9 
       (.CI(\processCount_reg[3]_i_1__9_n_0 ),
        .CO({\processCount_reg[7]_i_1__9_n_0 ,\processCount_reg[7]_i_1__9_n_1 ,\processCount_reg[7]_i_1__9_n_2 ,\processCount_reg[7]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__9_n_0 ,\processCount[7]_i_3__9_n_0 ,\processCount[7]_i_4__9_n_0 ,\processCount[7]_i_5__9_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_58
   (\processCount_reg[16]_0 ,
    Q,
    \slv_reg7_reg[31] ,
    \bl.DSP48E_2 ,
    DOADO,
    opPhase,
    SR,
    nextSample,
    \processCount_reg[17]_0 ,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]\slv_reg7_reg[31] ;
  input [1:0]\bl.DSP48E_2 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input [0:0]SR;
  input nextSample;
  input [1:0]\processCount_reg[17]_0 ;
  input s_axi_aclk;

  wire [4:0]A;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [1:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_i_17__8_n_3 ;
  wire \bl.DSP48E_2_i_18__8_n_0 ;
  wire \bl.DSP48E_2_i_19__8_n_0 ;
  wire \bl.DSP48E_2_i_20__8_n_0 ;
  wire \bl.DSP48E_2_i_21__8_n_0 ;
  wire \bl.DSP48E_2_i_22__8_n_0 ;
  wire \bl.DSP48E_2_i_23__8_n_0 ;
  wire \bl.DSP48E_2_i_24__8_n_0 ;
  wire \bl.DSP48E_2_i_25__8_n_0 ;
  wire \bl.DSP48E_2_i_26__8_n_0 ;
  wire \bl.DSP48E_2_i_27__8_n_0 ;
  wire \bl.DSP48E_2_i_28__8_n_0 ;
  wire \bl.DSP48E_2_i_29__8_n_0 ;
  wire \bl.DSP48E_2_i_30__8_n_0 ;
  wire \bl.DSP48E_2_i_31__8_n_0 ;
  wire \bl.DSP48E_2_i_31__8_n_1 ;
  wire \bl.DSP48E_2_i_31__8_n_2 ;
  wire \bl.DSP48E_2_i_31__8_n_3 ;
  wire \bl.DSP48E_2_i_33__8_n_0 ;
  wire \bl.DSP48E_2_i_33__8_n_1 ;
  wire \bl.DSP48E_2_i_33__8_n_2 ;
  wire \bl.DSP48E_2_i_33__8_n_3 ;
  wire \bl.DSP48E_2_i_34__8_n_0 ;
  wire \bl.DSP48E_2_i_34__8_n_1 ;
  wire \bl.DSP48E_2_i_34__8_n_2 ;
  wire \bl.DSP48E_2_i_34__8_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2__8_n_0 ;
  wire \processCount[11]_i_3__8_n_0 ;
  wire \processCount[11]_i_4__8_n_0 ;
  wire \processCount[11]_i_5__8_n_0 ;
  wire \processCount[15]_i_2__8_n_0 ;
  wire \processCount[15]_i_3__8_n_0 ;
  wire \processCount[15]_i_4__8_n_0 ;
  wire \processCount[15]_i_5__8_n_0 ;
  wire \processCount[3]_i_2__8_n_0 ;
  wire \processCount[3]_i_3__8_n_0 ;
  wire \processCount[3]_i_4__8_n_0 ;
  wire \processCount[3]_i_5__8_n_0 ;
  wire \processCount[7]_i_2__8_n_0 ;
  wire \processCount[7]_i_3__8_n_0 ;
  wire \processCount[7]_i_4__8_n_0 ;
  wire \processCount[7]_i_5__8_n_0 ;
  wire \processCount_reg[11]_i_1__8_n_0 ;
  wire \processCount_reg[11]_i_1__8_n_1 ;
  wire \processCount_reg[11]_i_1__8_n_2 ;
  wire \processCount_reg[11]_i_1__8_n_3 ;
  wire \processCount_reg[15]_i_1__8_n_1 ;
  wire \processCount_reg[15]_i_1__8_n_2 ;
  wire \processCount_reg[15]_i_1__8_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire \processCount_reg[3]_i_1__8_n_0 ;
  wire \processCount_reg[3]_i_1__8_n_1 ;
  wire \processCount_reg[3]_i_1__8_n_2 ;
  wire \processCount_reg[3]_i_1__8_n_3 ;
  wire \processCount_reg[7]_i_1__8_n_0 ;
  wire \processCount_reg[7]_i_1__8_n_1 ;
  wire \processCount_reg[7]_i_1__8_n_2 ;
  wire \processCount_reg[7]_i_1__8_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [0:0]\slv_reg7_reg[31] ;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17__8_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17__8_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10__8 
       (.I0(\bl.DSP48E_2_i_26__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11__8 
       (.I0(\bl.DSP48E_2_i_27__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12__8 
       (.I0(\bl.DSP48E_2_i_28__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[4]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13__8 
       (.I0(\bl.DSP48E_2_i_29__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[3]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14__8 
       (.I0(\bl.DSP48E_2_i_30__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(A[2]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15__8 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 [0]),
        .I3(A[1]),
        .I4(\bl.DSP48E_2 [1]),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16__8 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2 [1]),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 [0]),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17__8 
       (.CI(\bl.DSP48E_2_i_31__8_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17__8_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17__8_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19__8_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1__8 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 [0]),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2 [1]),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28__8_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29__8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2__8 
       (.I0(\bl.DSP48E_2_i_18__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30__8 
       (.I0(\bl.DSP48E_2 [1]),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30__8_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31__8 
       (.CI(\bl.DSP48E_2_i_33__8_n_0 ),
        .CO({\bl.DSP48E_2_i_31__8_n_0 ,\bl.DSP48E_2_i_31__8_n_1 ,\bl.DSP48E_2_i_31__8_n_2 ,\bl.DSP48E_2_i_31__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32__8 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33__8 
       (.CI(\bl.DSP48E_2_i_34__8_n_0 ),
        .CO({\bl.DSP48E_2_i_33__8_n_0 ,\bl.DSP48E_2_i_33__8_n_1 ,\bl.DSP48E_2_i_33__8_n_2 ,\bl.DSP48E_2_i_33__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34__8 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34__8_n_0 ,\bl.DSP48E_2_i_34__8_n_1 ,\bl.DSP48E_2_i_34__8_n_2 ,\bl.DSP48E_2_i_34__8_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35__8 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36__8 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37__8 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38__8 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39__8 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3__8 
       (.I0(\bl.DSP48E_2_i_19__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40__8 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41__8 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42__8 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43__8 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44__8 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45__8 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46__8 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47__8 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4__8 
       (.I0(\bl.DSP48E_2_i_20__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5__8 
       (.I0(\bl.DSP48E_2_i_21__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6__8 
       (.I0(\bl.DSP48E_2_i_22__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7__8 
       (.I0(\bl.DSP48E_2_i_23__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8__8 
       (.I0(\bl.DSP48E_2_i_24__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9__8 
       (.I0(\bl.DSP48E_2_i_25__8_n_0 ),
        .I1(\bl.DSP48E_2 [0]),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2 [1]),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2__8 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3__8 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4__8 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5__8 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2__8 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3__8 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4__8 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5__8 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2__8 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3__8 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4__8 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5__8 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2__8 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3__8 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4__8 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5__8 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5__8_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(SR));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(SR));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(SR));
  CARRY4 \processCount_reg[11]_i_1__8 
       (.CI(\processCount_reg[7]_i_1__8_n_0 ),
        .CO({\processCount_reg[11]_i_1__8_n_0 ,\processCount_reg[11]_i_1__8_n_1 ,\processCount_reg[11]_i_1__8_n_2 ,\processCount_reg[11]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2__8_n_0 ,\processCount[11]_i_3__8_n_0 ,\processCount[11]_i_4__8_n_0 ,\processCount[11]_i_5__8_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(SR));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(SR));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(SR));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(SR));
  CARRY4 \processCount_reg[15]_i_1__8 
       (.CI(\processCount_reg[11]_i_1__8_n_0 ),
        .CO({\slv_reg7_reg[31] ,\processCount_reg[15]_i_1__8_n_1 ,\processCount_reg[15]_i_1__8_n_2 ,\processCount_reg[15]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2__8_n_0 ,\processCount[15]_i_3__8_n_0 ,\processCount[15]_i_4__8_n_0 ,\processCount[15]_i_5__8_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [0]),
        .Q(Q[9]),
        .R(SR));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(\processCount_reg[17]_0 [1]),
        .Q(Q[10]),
        .R(SR));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(SR));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(SR));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(SR));
  CARRY4 \processCount_reg[3]_i_1__8 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1__8_n_0 ,\processCount_reg[3]_i_1__8_n_1 ,\processCount_reg[3]_i_1__8_n_2 ,\processCount_reg[3]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2__8_n_0 ,\processCount[3]_i_3__8_n_0 ,\processCount[3]_i_4__8_n_0 ,\processCount[3]_i_5__8_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(SR));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(SR));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(SR));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(SR));
  CARRY4 \processCount_reg[7]_i_1__8 
       (.CI(\processCount_reg[3]_i_1__8_n_0 ),
        .CO({\processCount_reg[7]_i_1__8_n_0 ,\processCount_reg[7]_i_1__8_n_1 ,\processCount_reg[7]_i_1__8_n_2 ,\processCount_reg[7]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2__8_n_0 ,\processCount[7]_i_3__8_n_0 ,\processCount[7]_i_4__8_n_0 ,\processCount[7]_i_5__8_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(SR));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module skrach_design_skrach_core_0_1_counter_63
   (\processCount_reg[16]_0 ,
    Q,
    CO,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    DOADO,
    opPhase,
    \processCount_reg[0]_0 ,
    nextSample,
    D,
    s_axi_aclk);
  output [15:0]\processCount_reg[16]_0 ;
  output [10:0]Q;
  output [0:0]CO;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]DOADO;
  input [15:0]opPhase;
  input \processCount_reg[0]_0 ;
  input nextSample;
  input [1:0]D;
  input s_axi_aclk;

  wire [4:0]A;
  wire [0:0]CO;
  wire [1:0]D;
  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_i_17_n_3 ;
  wire \bl.DSP48E_2_i_18_n_0 ;
  wire \bl.DSP48E_2_i_19_n_0 ;
  wire \bl.DSP48E_2_i_20_n_0 ;
  wire \bl.DSP48E_2_i_21_n_0 ;
  wire \bl.DSP48E_2_i_22_n_0 ;
  wire \bl.DSP48E_2_i_23_n_0 ;
  wire \bl.DSP48E_2_i_24_n_0 ;
  wire \bl.DSP48E_2_i_25_n_0 ;
  wire \bl.DSP48E_2_i_26_n_0 ;
  wire \bl.DSP48E_2_i_27_n_0 ;
  wire \bl.DSP48E_2_i_28_n_0 ;
  wire \bl.DSP48E_2_i_29_n_0 ;
  wire \bl.DSP48E_2_i_30_n_0 ;
  wire \bl.DSP48E_2_i_31_n_0 ;
  wire \bl.DSP48E_2_i_31_n_1 ;
  wire \bl.DSP48E_2_i_31_n_2 ;
  wire \bl.DSP48E_2_i_31_n_3 ;
  wire \bl.DSP48E_2_i_33_n_0 ;
  wire \bl.DSP48E_2_i_33_n_1 ;
  wire \bl.DSP48E_2_i_33_n_2 ;
  wire \bl.DSP48E_2_i_33_n_3 ;
  wire \bl.DSP48E_2_i_34_n_0 ;
  wire \bl.DSP48E_2_i_34_n_1 ;
  wire \bl.DSP48E_2_i_34_n_2 ;
  wire \bl.DSP48E_2_i_34_n_3 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [14:1]p_0_in;
  wire [15:0]processCount1_in;
  wire \processCount[11]_i_2_n_0 ;
  wire \processCount[11]_i_3_n_0 ;
  wire \processCount[11]_i_4_n_0 ;
  wire \processCount[11]_i_5_n_0 ;
  wire \processCount[15]_i_2_n_0 ;
  wire \processCount[15]_i_3_n_0 ;
  wire \processCount[15]_i_4_n_0 ;
  wire \processCount[15]_i_5_n_0 ;
  wire \processCount[3]_i_2_n_0 ;
  wire \processCount[3]_i_3_n_0 ;
  wire \processCount[3]_i_4_n_0 ;
  wire \processCount[3]_i_5_n_0 ;
  wire \processCount[7]_i_2_n_0 ;
  wire \processCount[7]_i_3_n_0 ;
  wire \processCount[7]_i_4_n_0 ;
  wire \processCount[7]_i_5_n_0 ;
  wire \processCount_reg[0]_0 ;
  wire \processCount_reg[11]_i_1_n_0 ;
  wire \processCount_reg[11]_i_1_n_1 ;
  wire \processCount_reg[11]_i_1_n_2 ;
  wire \processCount_reg[11]_i_1_n_3 ;
  wire \processCount_reg[15]_i_1_n_1 ;
  wire \processCount_reg[15]_i_1_n_2 ;
  wire \processCount_reg[15]_i_1_n_3 ;
  wire [15:0]\processCount_reg[16]_0 ;
  wire \processCount_reg[3]_i_1_n_0 ;
  wire \processCount_reg[3]_i_1_n_1 ;
  wire \processCount_reg[3]_i_1_n_2 ;
  wire \processCount_reg[3]_i_1_n_3 ;
  wire \processCount_reg[7]_i_1_n_0 ;
  wire \processCount_reg[7]_i_1_n_1 ;
  wire \processCount_reg[7]_i_1_n_2 ;
  wire \processCount_reg[7]_i_1_n_3 ;
  wire \processCount_reg_n_0_[0] ;
  wire \processCount_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire [15:2]triangle0;
  wire [3:1]\NLW_bl.DSP48E_2_i_17_CO_UNCONNECTED ;
  wire [3:2]\NLW_bl.DSP48E_2_i_17_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFAF3F00FFA030)) 
    \bl.DSP48E_2_i_1 
       (.I0(triangle0[15]),
        .I1(Q[9]),
        .I2(\bl.DSP48E_2 ),
        .I3(Q[10]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[15]),
        .O(\processCount_reg[16]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_10 
       (.I0(\bl.DSP48E_2_i_26_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[1]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[6]),
        .O(\processCount_reg[16]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_11 
       (.I0(\bl.DSP48E_2_i_27_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[0]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[5]),
        .O(\processCount_reg[16]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_12 
       (.I0(\bl.DSP48E_2_i_28_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[4]),
        .O(\processCount_reg[16]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_13 
       (.I0(\bl.DSP48E_2_i_29_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[3]),
        .O(\processCount_reg[16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_14 
       (.I0(\bl.DSP48E_2_i_30_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(A[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[2]),
        .O(\processCount_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bl.DSP48E_2_i_15 
       (.I0(Q[10]),
        .I1(A[0]),
        .I2(\bl.DSP48E_2 ),
        .I3(A[1]),
        .I4(\bl.DSP48E_2_0 ),
        .I5(DOADO[1]),
        .O(\processCount_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'hCCB8)) 
    \bl.DSP48E_2_i_16 
       (.I0(A[0]),
        .I1(\bl.DSP48E_2_0 ),
        .I2(DOADO[0]),
        .I3(\bl.DSP48E_2 ),
        .O(\processCount_reg[16]_0 [0]));
  CARRY4 \bl.DSP48E_2_i_17 
       (.CI(\bl.DSP48E_2_i_31_n_0 ),
        .CO({\NLW_bl.DSP48E_2_i_17_CO_UNCONNECTED [3:1],\bl.DSP48E_2_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bl.DSP48E_2_i_17_O_UNCONNECTED [3:2],triangle0[15:14]}),
        .S({1'b0,1'b0,Q[9],p_0_in[14]}));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_18 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[14]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\bl.DSP48E_2_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_19 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[13]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\bl.DSP48E_2_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_2 
       (.I0(\bl.DSP48E_2_i_18_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[9]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[14]),
        .O(\processCount_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_20 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[12]),
        .I2(Q[10]),
        .I3(Q[6]),
        .O(\bl.DSP48E_2_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_21 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[11]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\bl.DSP48E_2_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_22 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[10]),
        .I2(Q[10]),
        .I3(Q[4]),
        .O(\bl.DSP48E_2_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_23 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[9]),
        .I2(Q[10]),
        .I3(Q[3]),
        .O(\bl.DSP48E_2_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_24 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[8]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\bl.DSP48E_2_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_25 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\bl.DSP48E_2_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_26 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\bl.DSP48E_2_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_27 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[5]),
        .I2(Q[10]),
        .I3(A[4]),
        .O(\bl.DSP48E_2_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_28 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .O(\bl.DSP48E_2_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_29 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[3]),
        .I2(Q[10]),
        .I3(A[2]),
        .O(\bl.DSP48E_2_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_3 
       (.I0(\bl.DSP48E_2_i_19_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[8]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[13]),
        .O(\processCount_reg[16]_0 [13]));
  LUT4 #(
    .INIT(16'hE5E0)) 
    \bl.DSP48E_2_i_30 
       (.I0(\bl.DSP48E_2_0 ),
        .I1(triangle0[2]),
        .I2(Q[10]),
        .I3(A[1]),
        .O(\bl.DSP48E_2_i_30_n_0 ));
  CARRY4 \bl.DSP48E_2_i_31 
       (.CI(\bl.DSP48E_2_i_33_n_0 ),
        .CO({\bl.DSP48E_2_i_31_n_0 ,\bl.DSP48E_2_i_31_n_1 ,\bl.DSP48E_2_i_31_n_2 ,\bl.DSP48E_2_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[13:10]),
        .S(p_0_in[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_32 
       (.I0(Q[8]),
        .O(p_0_in[14]));
  CARRY4 \bl.DSP48E_2_i_33 
       (.CI(\bl.DSP48E_2_i_34_n_0 ),
        .CO({\bl.DSP48E_2_i_33_n_0 ,\bl.DSP48E_2_i_33_n_1 ,\bl.DSP48E_2_i_33_n_2 ,\bl.DSP48E_2_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[9:6]),
        .S(p_0_in[9:6]));
  CARRY4 \bl.DSP48E_2_i_34 
       (.CI(1'b0),
        .CO({\bl.DSP48E_2_i_34_n_0 ,\bl.DSP48E_2_i_34_n_1 ,\bl.DSP48E_2_i_34_n_2 ,\bl.DSP48E_2_i_34_n_3 }),
        .CYINIT(p_0_in[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(triangle0[5:2]),
        .S(p_0_in[5:2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_35 
       (.I0(Q[7]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_36 
       (.I0(Q[6]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_37 
       (.I0(Q[5]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_38 
       (.I0(Q[4]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_39 
       (.I0(Q[3]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_4 
       (.I0(\bl.DSP48E_2_i_20_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[7]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[12]),
        .O(\processCount_reg[16]_0 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_40 
       (.I0(Q[2]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_41 
       (.I0(Q[1]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_42 
       (.I0(Q[0]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_43 
       (.I0(A[0]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_44 
       (.I0(A[4]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_45 
       (.I0(A[3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_46 
       (.I0(A[2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bl.DSP48E_2_i_47 
       (.I0(A[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_5 
       (.I0(\bl.DSP48E_2_i_21_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[6]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[11]),
        .O(\processCount_reg[16]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_6 
       (.I0(\bl.DSP48E_2_i_22_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[5]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[10]),
        .O(\processCount_reg[16]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_7 
       (.I0(\bl.DSP48E_2_i_23_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[4]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[9]),
        .O(\processCount_reg[16]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_8 
       (.I0(\bl.DSP48E_2_i_24_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[3]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[8]),
        .O(\processCount_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bl.DSP48E_2_i_9 
       (.I0(\bl.DSP48E_2_i_25_n_0 ),
        .I1(\bl.DSP48E_2 ),
        .I2(Q[2]),
        .I3(\bl.DSP48E_2_0 ),
        .I4(DOADO[7]),
        .O(\processCount_reg[16]_0 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_2 
       (.I0(Q[4]),
        .I1(nextSample),
        .I2(opPhase[11]),
        .O(\processCount[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_3 
       (.I0(Q[3]),
        .I1(nextSample),
        .I2(opPhase[10]),
        .O(\processCount[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_4 
       (.I0(Q[2]),
        .I1(nextSample),
        .I2(opPhase[9]),
        .O(\processCount[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[11]_i_5 
       (.I0(Q[1]),
        .I1(nextSample),
        .I2(opPhase[8]),
        .O(\processCount[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_2 
       (.I0(Q[8]),
        .I1(nextSample),
        .I2(opPhase[15]),
        .O(\processCount[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_3 
       (.I0(Q[7]),
        .I1(nextSample),
        .I2(opPhase[14]),
        .O(\processCount[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_4 
       (.I0(Q[6]),
        .I1(nextSample),
        .I2(opPhase[13]),
        .O(\processCount[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[15]_i_5 
       (.I0(Q[5]),
        .I1(nextSample),
        .I2(opPhase[12]),
        .O(\processCount[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_2 
       (.I0(A[1]),
        .I1(nextSample),
        .I2(opPhase[3]),
        .O(\processCount[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_3 
       (.I0(A[0]),
        .I1(nextSample),
        .I2(opPhase[2]),
        .O(\processCount[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_4 
       (.I0(\processCount_reg_n_0_[1] ),
        .I1(nextSample),
        .I2(opPhase[1]),
        .O(\processCount[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[3]_i_5 
       (.I0(\processCount_reg_n_0_[0] ),
        .I1(nextSample),
        .I2(opPhase[0]),
        .O(\processCount[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_2 
       (.I0(Q[0]),
        .I1(nextSample),
        .I2(opPhase[7]),
        .O(\processCount[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_3 
       (.I0(A[4]),
        .I1(nextSample),
        .I2(opPhase[6]),
        .O(\processCount[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_4 
       (.I0(A[3]),
        .I1(nextSample),
        .I2(opPhase[5]),
        .O(\processCount[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \processCount[7]_i_5 
       (.I0(A[2]),
        .I1(nextSample),
        .I2(opPhase[4]),
        .O(\processCount[7]_i_5_n_0 ));
  FDRE \processCount_reg[0] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[0]),
        .Q(\processCount_reg_n_0_[0] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[10] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[10]),
        .Q(Q[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[11] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[11]),
        .Q(Q[4]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[11]_i_1 
       (.CI(\processCount_reg[7]_i_1_n_0 ),
        .CO({\processCount_reg[11]_i_1_n_0 ,\processCount_reg[11]_i_1_n_1 ,\processCount_reg[11]_i_1_n_2 ,\processCount_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[11:8]),
        .O(processCount1_in[11:8]),
        .S({\processCount[11]_i_2_n_0 ,\processCount[11]_i_3_n_0 ,\processCount[11]_i_4_n_0 ,\processCount[11]_i_5_n_0 }));
  FDRE \processCount_reg[12] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[12]),
        .Q(Q[5]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[13] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[13]),
        .Q(Q[6]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[14] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[14]),
        .Q(Q[7]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[15] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[15]),
        .Q(Q[8]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[15]_i_1 
       (.CI(\processCount_reg[11]_i_1_n_0 ),
        .CO({CO,\processCount_reg[15]_i_1_n_1 ,\processCount_reg[15]_i_1_n_2 ,\processCount_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[15:12]),
        .O(processCount1_in[15:12]),
        .S({\processCount[15]_i_2_n_0 ,\processCount[15]_i_3_n_0 ,\processCount[15]_i_4_n_0 ,\processCount[15]_i_5_n_0 }));
  FDRE \processCount_reg[16] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(D[0]),
        .Q(Q[9]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[17] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(D[1]),
        .Q(Q[10]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[1] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[1]),
        .Q(\processCount_reg_n_0_[1] ),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[2] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[2]),
        .Q(A[0]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[3] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[3]),
        .Q(A[1]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\processCount_reg[3]_i_1_n_0 ,\processCount_reg[3]_i_1_n_1 ,\processCount_reg[3]_i_1_n_2 ,\processCount_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[3:0]),
        .O(processCount1_in[3:0]),
        .S({\processCount[3]_i_2_n_0 ,\processCount[3]_i_3_n_0 ,\processCount[3]_i_4_n_0 ,\processCount[3]_i_5_n_0 }));
  FDRE \processCount_reg[4] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[4]),
        .Q(A[2]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[5] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[5]),
        .Q(A[3]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[6] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[6]),
        .Q(A[4]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[7] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[7]),
        .Q(Q[0]),
        .R(\processCount_reg[0]_0 ));
  CARRY4 \processCount_reg[7]_i_1 
       (.CI(\processCount_reg[3]_i_1_n_0 ),
        .CO({\processCount_reg[7]_i_1_n_0 ,\processCount_reg[7]_i_1_n_1 ,\processCount_reg[7]_i_1_n_2 ,\processCount_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(opPhase[7:4]),
        .O(processCount1_in[7:4]),
        .S({\processCount[7]_i_2_n_0 ,\processCount[7]_i_3_n_0 ,\processCount[7]_i_4_n_0 ,\processCount[7]_i_5_n_0 }));
  FDRE \processCount_reg[8] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[8]),
        .Q(Q[1]),
        .R(\processCount_reg[0]_0 ));
  FDRE \processCount_reg[9] 
       (.C(s_axi_aclk),
        .CE(nextSample),
        .D(processCount1_in[9]),
        .Q(Q[2]),
        .R(\processCount_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "i2s_ctl" *) 
module skrach_design_skrach_core_0_1_i2s_ctl
   (CO,
    BCLK_int_reg_0,
    LRCLK_reg_0,
    Data_In_int0__0,
    RDEN,
    WREN,
    DI,
    ac_dac_sdata,
    clk_12,
    Q_O,
    DO,
    SR,
    ac_adc_sdata,
    \Cnt_Bclk_reg[4]_0 );
  output [0:0]CO;
  output BCLK_int_reg_0;
  output LRCLK_reg_0;
  output Data_In_int0__0;
  output RDEN;
  output WREN;
  output [31:0]DI;
  output ac_dac_sdata;
  input clk_12;
  input Q_O;
  input [31:0]DO;
  input [0:0]SR;
  input ac_adc_sdata;
  input [0:0]\Cnt_Bclk_reg[4]_0 ;

  wire BCLK_Fall_int;
  wire BCLK_int_i_1_n_0;
  wire BCLK_int_reg_0;
  wire [0:0]CO;
  wire \Cnt_Bclk0_inferred__0/i__carry_n_3 ;
  wire [4:0]Cnt_Bclk_reg;
  wire [0:0]\Cnt_Bclk_reg[4]_0 ;
  wire [4:0]Cnt_Lrclk;
  wire \Cnt_Lrclk[0]_i_1_n_0 ;
  wire \Cnt_Lrclk[1]_i_1_n_0 ;
  wire \Cnt_Lrclk[2]_i_1_n_0 ;
  wire \Cnt_Lrclk[3]_i_1_n_0 ;
  wire \Cnt_Lrclk[4]_i_2_n_0 ;
  wire [31:0]DI;
  wire [31:0]DO;
  wire D_L_O_int;
  wire \D_R_O_int[15]_i_1_n_0 ;
  wire [31:0]Data_In_int;
  wire Data_In_int0__0;
  wire Data_Out_int1__0;
  wire \Data_Out_int[15]_i_1_n_0 ;
  wire \Data_Out_int[16]_i_1_n_0 ;
  wire \Data_Out_int[17]_i_1_n_0 ;
  wire \Data_Out_int[18]_i_1_n_0 ;
  wire \Data_Out_int[19]_i_1_n_0 ;
  wire \Data_Out_int[20]_i_1_n_0 ;
  wire \Data_Out_int[21]_i_1_n_0 ;
  wire \Data_Out_int[22]_i_1_n_0 ;
  wire \Data_Out_int[23]_i_1_n_0 ;
  wire \Data_Out_int[24]_i_1_n_0 ;
  wire \Data_Out_int[25]_i_1_n_0 ;
  wire \Data_Out_int[26]_i_1_n_0 ;
  wire \Data_Out_int[27]_i_1_n_0 ;
  wire \Data_Out_int[28]_i_1_n_0 ;
  wire \Data_Out_int[29]_i_1_n_0 ;
  wire \Data_Out_int[30]_i_1_n_0 ;
  wire \Data_Out_int[31]_i_1_n_0 ;
  wire \Data_Out_int[31]_i_2_n_0 ;
  wire \Data_Out_int_reg_n_0_[15] ;
  wire \Data_Out_int_reg_n_0_[16] ;
  wire \Data_Out_int_reg_n_0_[17] ;
  wire \Data_Out_int_reg_n_0_[18] ;
  wire \Data_Out_int_reg_n_0_[19] ;
  wire \Data_Out_int_reg_n_0_[20] ;
  wire \Data_Out_int_reg_n_0_[21] ;
  wire \Data_Out_int_reg_n_0_[22] ;
  wire \Data_Out_int_reg_n_0_[23] ;
  wire \Data_Out_int_reg_n_0_[24] ;
  wire \Data_Out_int_reg_n_0_[25] ;
  wire \Data_Out_int_reg_n_0_[26] ;
  wire \Data_Out_int_reg_n_0_[27] ;
  wire \Data_Out_int_reg_n_0_[28] ;
  wire \Data_Out_int_reg_n_0_[29] ;
  wire \Data_Out_int_reg_n_0_[30] ;
  wire LRCLK_i_1_n_0;
  wire LRCLK_i_2_n_0;
  wire LRCLK_reg_0;
  wire OE_L_int;
  wire OE_L_int_i_1_n_0;
  wire OE_R_int;
  wire OE_R_int1__0;
  wire OE_R_int_i_1_n_0;
  wire Q_O;
  wire RDEN;
  wire [0:0]SR;
  wire WE_L_O;
  wire WE_L_int_i_1_n_0;
  wire WE_R_O;
  wire WE_R_int1__0;
  wire WE_R_int_i_1_n_0;
  wire WREN;
  wire ac_adc_sdata;
  wire ac_dac_sdata;
  wire clk_12;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_2__11_n_0;
  wire [4:0]p_0_in;
  wire p_17_in;
  wire [3:2]\NLW_Cnt_Bclk0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_Cnt_Bclk0_inferred__0/i__carry_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h06)) 
    BCLK_int_i_1
       (.I0(BCLK_int_reg_0),
        .I1(CO),
        .I2(Q_O),
        .O(BCLK_int_i_1_n_0));
  FDRE BCLK_int_reg
       (.C(clk_12),
        .CE(1'b1),
        .D(BCLK_int_i_1_n_0),
        .Q(BCLK_int_reg_0),
        .R(1'b0));
  CARRY4 \Cnt_Bclk0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_Cnt_Bclk0_inferred__0/i__carry_CO_UNCONNECTED [3:2],CO,\Cnt_Bclk0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Cnt_Bclk0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry_i_1__11_n_0,i__carry_i_2__11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \Cnt_Bclk[0]_i_1 
       (.I0(Cnt_Bclk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Cnt_Bclk[1]_i_1 
       (.I0(Cnt_Bclk_reg[0]),
        .I1(Cnt_Bclk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \Cnt_Bclk[2]_i_1 
       (.I0(Cnt_Bclk_reg[0]),
        .I1(Cnt_Bclk_reg[1]),
        .I2(Cnt_Bclk_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Cnt_Bclk[3]_i_1 
       (.I0(Cnt_Bclk_reg[1]),
        .I1(Cnt_Bclk_reg[0]),
        .I2(Cnt_Bclk_reg[2]),
        .I3(Cnt_Bclk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Cnt_Bclk[4]_i_2 
       (.I0(Cnt_Bclk_reg[2]),
        .I1(Cnt_Bclk_reg[0]),
        .I2(Cnt_Bclk_reg[1]),
        .I3(Cnt_Bclk_reg[3]),
        .I4(Cnt_Bclk_reg[4]),
        .O(p_0_in[4]));
  FDRE \Cnt_Bclk_reg[0] 
       (.C(clk_12),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Cnt_Bclk_reg[0]),
        .R(\Cnt_Bclk_reg[4]_0 ));
  FDRE \Cnt_Bclk_reg[1] 
       (.C(clk_12),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Cnt_Bclk_reg[1]),
        .R(\Cnt_Bclk_reg[4]_0 ));
  FDRE \Cnt_Bclk_reg[2] 
       (.C(clk_12),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Cnt_Bclk_reg[2]),
        .R(\Cnt_Bclk_reg[4]_0 ));
  FDRE \Cnt_Bclk_reg[3] 
       (.C(clk_12),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Cnt_Bclk_reg[3]),
        .R(\Cnt_Bclk_reg[4]_0 ));
  FDRE \Cnt_Bclk_reg[4] 
       (.C(clk_12),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Cnt_Bclk_reg[4]),
        .R(\Cnt_Bclk_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Cnt_Lrclk[0]_i_1 
       (.I0(Cnt_Lrclk[0]),
        .O(\Cnt_Lrclk[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Cnt_Lrclk[1]_i_1 
       (.I0(Cnt_Lrclk[0]),
        .I1(Cnt_Lrclk[1]),
        .O(\Cnt_Lrclk[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \Cnt_Lrclk[2]_i_1 
       (.I0(Cnt_Lrclk[2]),
        .I1(Cnt_Lrclk[0]),
        .I2(Cnt_Lrclk[1]),
        .O(\Cnt_Lrclk[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Cnt_Lrclk[3]_i_1 
       (.I0(Cnt_Lrclk[2]),
        .I1(Cnt_Lrclk[0]),
        .I2(Cnt_Lrclk[1]),
        .I3(Cnt_Lrclk[3]),
        .O(\Cnt_Lrclk[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Cnt_Lrclk[4]_i_1 
       (.I0(CO),
        .I1(BCLK_int_reg_0),
        .O(BCLK_Fall_int));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6CCCCCCC)) 
    \Cnt_Lrclk[4]_i_2 
       (.I0(Cnt_Lrclk[2]),
        .I1(Cnt_Lrclk[4]),
        .I2(Cnt_Lrclk[0]),
        .I3(Cnt_Lrclk[1]),
        .I4(Cnt_Lrclk[3]),
        .O(\Cnt_Lrclk[4]_i_2_n_0 ));
  FDRE \Cnt_Lrclk_reg[0] 
       (.C(clk_12),
        .CE(BCLK_Fall_int),
        .D(\Cnt_Lrclk[0]_i_1_n_0 ),
        .Q(Cnt_Lrclk[0]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[1] 
       (.C(clk_12),
        .CE(BCLK_Fall_int),
        .D(\Cnt_Lrclk[1]_i_1_n_0 ),
        .Q(Cnt_Lrclk[1]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[2] 
       (.C(clk_12),
        .CE(BCLK_Fall_int),
        .D(\Cnt_Lrclk[2]_i_1_n_0 ),
        .Q(Cnt_Lrclk[2]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[3] 
       (.C(clk_12),
        .CE(BCLK_Fall_int),
        .D(\Cnt_Lrclk[3]_i_1_n_0 ),
        .Q(Cnt_Lrclk[3]),
        .R(Q_O));
  FDRE \Cnt_Lrclk_reg[4] 
       (.C(clk_12),
        .CE(BCLK_Fall_int),
        .D(\Cnt_Lrclk[4]_i_2_n_0 ),
        .Q(Cnt_Lrclk[4]),
        .R(Q_O));
  LUT2 #(
    .INIT(4'h8)) 
    \D_L_O_int[15]_i_1 
       (.I0(Data_In_int0__0),
        .I1(LRCLK_reg_0),
        .O(D_L_O_int));
  FDRE \D_L_O_int_reg[0] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[16]),
        .Q(DI[16]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[10] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[26]),
        .Q(DI[26]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[11] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[27]),
        .Q(DI[27]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[12] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[28]),
        .Q(DI[28]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[13] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[29]),
        .Q(DI[29]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[14] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[30]),
        .Q(DI[30]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[15] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[31]),
        .Q(DI[31]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[1] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[17]),
        .Q(DI[17]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[2] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[18]),
        .Q(DI[18]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[3] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[19]),
        .Q(DI[19]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[4] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[20]),
        .Q(DI[20]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[5] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[21]),
        .Q(DI[21]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[6] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[22]),
        .Q(DI[22]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[7] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[23]),
        .Q(DI[23]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[8] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[24]),
        .Q(DI[24]),
        .R(Q_O));
  FDRE \D_L_O_int_reg[9] 
       (.C(clk_12),
        .CE(D_L_O_int),
        .D(Data_In_int[25]),
        .Q(DI[25]),
        .R(Q_O));
  LUT2 #(
    .INIT(4'h2)) 
    \D_R_O_int[15]_i_1 
       (.I0(Data_In_int0__0),
        .I1(LRCLK_reg_0),
        .O(\D_R_O_int[15]_i_1_n_0 ));
  FDRE \D_R_O_int_reg[0] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[16]),
        .Q(DI[0]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[10] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[26]),
        .Q(DI[10]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[11] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[27]),
        .Q(DI[11]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[12] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[28]),
        .Q(DI[12]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[13] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[29]),
        .Q(DI[13]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[14] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[30]),
        .Q(DI[14]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[15] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[31]),
        .Q(DI[15]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[1] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[17]),
        .Q(DI[1]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[2] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[18]),
        .Q(DI[2]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[3] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[19]),
        .Q(DI[3]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[4] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[20]),
        .Q(DI[4]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[5] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[21]),
        .Q(DI[5]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[6] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[22]),
        .Q(DI[6]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[7] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[23]),
        .Q(DI[7]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[8] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[24]),
        .Q(DI[8]),
        .R(Q_O));
  FDRE \D_R_O_int_reg[9] 
       (.C(clk_12),
        .CE(\D_R_O_int[15]_i_1_n_0 ),
        .D(Data_In_int[25]),
        .Q(DI[9]),
        .R(Q_O));
  LUT2 #(
    .INIT(4'h2)) 
    \Data_In_int[31]_i_2 
       (.I0(CO),
        .I1(BCLK_int_reg_0),
        .O(p_17_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Data_In_int[31]_i_3 
       (.I0(BCLK_Fall_int),
        .I1(Cnt_Lrclk[0]),
        .I2(Cnt_Lrclk[3]),
        .I3(Cnt_Lrclk[4]),
        .I4(Cnt_Lrclk[2]),
        .I5(Cnt_Lrclk[1]),
        .O(Data_In_int0__0));
  FDRE \Data_In_int_reg[0] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(ac_adc_sdata),
        .Q(Data_In_int[0]),
        .R(SR));
  FDRE \Data_In_int_reg[10] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[9]),
        .Q(Data_In_int[10]),
        .R(SR));
  FDRE \Data_In_int_reg[11] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[10]),
        .Q(Data_In_int[11]),
        .R(SR));
  FDRE \Data_In_int_reg[12] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[11]),
        .Q(Data_In_int[12]),
        .R(SR));
  FDRE \Data_In_int_reg[13] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[12]),
        .Q(Data_In_int[13]),
        .R(SR));
  FDRE \Data_In_int_reg[14] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[13]),
        .Q(Data_In_int[14]),
        .R(SR));
  FDRE \Data_In_int_reg[15] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[14]),
        .Q(Data_In_int[15]),
        .R(SR));
  FDRE \Data_In_int_reg[16] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[15]),
        .Q(Data_In_int[16]),
        .R(SR));
  FDRE \Data_In_int_reg[17] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[16]),
        .Q(Data_In_int[17]),
        .R(SR));
  FDRE \Data_In_int_reg[18] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[17]),
        .Q(Data_In_int[18]),
        .R(SR));
  FDRE \Data_In_int_reg[19] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[18]),
        .Q(Data_In_int[19]),
        .R(SR));
  FDRE \Data_In_int_reg[1] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[0]),
        .Q(Data_In_int[1]),
        .R(SR));
  FDRE \Data_In_int_reg[20] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[19]),
        .Q(Data_In_int[20]),
        .R(SR));
  FDRE \Data_In_int_reg[21] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[20]),
        .Q(Data_In_int[21]),
        .R(SR));
  FDRE \Data_In_int_reg[22] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[21]),
        .Q(Data_In_int[22]),
        .R(SR));
  FDRE \Data_In_int_reg[23] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[22]),
        .Q(Data_In_int[23]),
        .R(SR));
  FDRE \Data_In_int_reg[24] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[23]),
        .Q(Data_In_int[24]),
        .R(SR));
  FDRE \Data_In_int_reg[25] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[24]),
        .Q(Data_In_int[25]),
        .R(SR));
  FDRE \Data_In_int_reg[26] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[25]),
        .Q(Data_In_int[26]),
        .R(SR));
  FDRE \Data_In_int_reg[27] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[26]),
        .Q(Data_In_int[27]),
        .R(SR));
  FDRE \Data_In_int_reg[28] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[27]),
        .Q(Data_In_int[28]),
        .R(SR));
  FDRE \Data_In_int_reg[29] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[28]),
        .Q(Data_In_int[29]),
        .R(SR));
  FDRE \Data_In_int_reg[2] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[1]),
        .Q(Data_In_int[2]),
        .R(SR));
  FDRE \Data_In_int_reg[30] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[29]),
        .Q(Data_In_int[30]),
        .R(SR));
  FDRE \Data_In_int_reg[31] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[30]),
        .Q(Data_In_int[31]),
        .R(SR));
  FDRE \Data_In_int_reg[3] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[2]),
        .Q(Data_In_int[3]),
        .R(SR));
  FDRE \Data_In_int_reg[4] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[3]),
        .Q(Data_In_int[4]),
        .R(SR));
  FDRE \Data_In_int_reg[5] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[4]),
        .Q(Data_In_int[5]),
        .R(SR));
  FDRE \Data_In_int_reg[6] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[5]),
        .Q(Data_In_int[6]),
        .R(SR));
  FDRE \Data_In_int_reg[7] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[6]),
        .Q(Data_In_int[7]),
        .R(SR));
  FDRE \Data_In_int_reg[8] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[7]),
        .Q(Data_In_int[8]),
        .R(SR));
  FDRE \Data_In_int_reg[9] 
       (.C(clk_12),
        .CE(p_17_in),
        .D(Data_In_int[8]),
        .Q(Data_In_int[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hE4E0A0E0)) 
    \Data_Out_int[15]_i_1 
       (.I0(Q_O),
        .I1(Data_Out_int1__0),
        .I2(DO[0]),
        .I3(LRCLK_reg_0),
        .I4(DO[16]),
        .O(\Data_Out_int[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[16]_i_1 
       (.I0(Q_O),
        .I1(DO[17]),
        .I2(LRCLK_reg_0),
        .I3(DO[1]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[15] ),
        .O(\Data_Out_int[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[17]_i_1 
       (.I0(Q_O),
        .I1(DO[18]),
        .I2(LRCLK_reg_0),
        .I3(DO[2]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[16] ),
        .O(\Data_Out_int[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[18]_i_1 
       (.I0(Q_O),
        .I1(DO[19]),
        .I2(LRCLK_reg_0),
        .I3(DO[3]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[17] ),
        .O(\Data_Out_int[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[19]_i_1 
       (.I0(Q_O),
        .I1(DO[20]),
        .I2(LRCLK_reg_0),
        .I3(DO[4]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[18] ),
        .O(\Data_Out_int[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[20]_i_1 
       (.I0(Q_O),
        .I1(DO[21]),
        .I2(LRCLK_reg_0),
        .I3(DO[5]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[19] ),
        .O(\Data_Out_int[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[21]_i_1 
       (.I0(Q_O),
        .I1(DO[22]),
        .I2(LRCLK_reg_0),
        .I3(DO[6]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[20] ),
        .O(\Data_Out_int[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[22]_i_1 
       (.I0(Q_O),
        .I1(DO[23]),
        .I2(LRCLK_reg_0),
        .I3(DO[7]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[21] ),
        .O(\Data_Out_int[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[23]_i_1 
       (.I0(Q_O),
        .I1(DO[24]),
        .I2(LRCLK_reg_0),
        .I3(DO[8]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[22] ),
        .O(\Data_Out_int[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[24]_i_1 
       (.I0(Q_O),
        .I1(DO[25]),
        .I2(LRCLK_reg_0),
        .I3(DO[9]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[23] ),
        .O(\Data_Out_int[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[25]_i_1 
       (.I0(Q_O),
        .I1(DO[26]),
        .I2(LRCLK_reg_0),
        .I3(DO[10]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[24] ),
        .O(\Data_Out_int[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[26]_i_1 
       (.I0(Q_O),
        .I1(DO[27]),
        .I2(LRCLK_reg_0),
        .I3(DO[11]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[25] ),
        .O(\Data_Out_int[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[27]_i_1 
       (.I0(Q_O),
        .I1(DO[28]),
        .I2(LRCLK_reg_0),
        .I3(DO[12]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[26] ),
        .O(\Data_Out_int[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[28]_i_1 
       (.I0(Q_O),
        .I1(DO[29]),
        .I2(LRCLK_reg_0),
        .I3(DO[13]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[27] ),
        .O(\Data_Out_int[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[29]_i_1 
       (.I0(Q_O),
        .I1(DO[30]),
        .I2(LRCLK_reg_0),
        .I3(DO[14]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[28] ),
        .O(\Data_Out_int[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \Data_Out_int[30]_i_1 
       (.I0(Q_O),
        .I1(DO[31]),
        .I2(LRCLK_reg_0),
        .I3(DO[15]),
        .I4(Data_Out_int1__0),
        .I5(\Data_Out_int_reg_n_0_[29] ),
        .O(\Data_Out_int[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \Data_Out_int[31]_i_1 
       (.I0(Q_O),
        .I1(CO),
        .I2(BCLK_int_reg_0),
        .I3(Data_Out_int1__0),
        .O(\Data_Out_int[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \Data_Out_int[31]_i_2 
       (.I0(Data_Out_int1__0),
        .I1(\Data_Out_int_reg_n_0_[30] ),
        .I2(Q_O),
        .O(\Data_Out_int[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \Data_Out_int[31]_i_3 
       (.I0(Cnt_Lrclk[0]),
        .I1(Cnt_Lrclk[3]),
        .I2(Cnt_Lrclk[4]),
        .I3(Cnt_Lrclk[2]),
        .I4(Cnt_Lrclk[1]),
        .I5(p_17_in),
        .O(Data_Out_int1__0));
  FDRE \Data_Out_int_reg[15] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[15]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[16] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[16]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[17] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[17]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[18] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[18]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[19] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[19]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[20] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[20]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[21] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[21]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[22] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[22]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[23] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[23]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[24] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[24]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[25] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[25]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[26] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[26]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[27] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[27]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[28] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[28]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[29] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[29]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[30] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[30]_i_1_n_0 ),
        .Q(\Data_Out_int_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \Data_Out_int_reg[31] 
       (.C(clk_12),
        .CE(\Data_Out_int[31]_i_1_n_0 ),
        .D(\Data_Out_int[31]_i_2_n_0 ),
        .Q(ac_dac_sdata),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    LRCLK_i_1
       (.I0(LRCLK_reg_0),
        .I1(Cnt_Lrclk[4]),
        .I2(Cnt_Lrclk[3]),
        .I3(LRCLK_i_2_n_0),
        .I4(BCLK_Fall_int),
        .I5(Q_O),
        .O(LRCLK_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    LRCLK_i_2
       (.I0(Cnt_Lrclk[2]),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[0]),
        .O(LRCLK_i_2_n_0));
  FDRE LRCLK_reg
       (.C(clk_12),
        .CE(1'b1),
        .D(LRCLK_i_1_n_0),
        .Q(LRCLK_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    OE_L_int_i_1
       (.I0(OE_L_int),
        .I1(LRCLK_reg_0),
        .I2(OE_R_int1__0),
        .O(OE_L_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    OE_L_int_i_2
       (.I0(BCLK_Fall_int),
        .I1(Cnt_Lrclk[4]),
        .I2(Cnt_Lrclk[3]),
        .I3(Cnt_Lrclk[2]),
        .I4(Cnt_Lrclk[1]),
        .I5(Cnt_Lrclk[0]),
        .O(OE_R_int1__0));
  FDRE OE_L_int_reg
       (.C(clk_12),
        .CE(1'b1),
        .D(OE_L_int_i_1_n_0),
        .Q(OE_L_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    OE_R_int_i_1
       (.I0(OE_R_int),
        .I1(LRCLK_reg_0),
        .I2(OE_R_int1__0),
        .O(OE_R_int_i_1_n_0));
  FDRE OE_R_int_reg
       (.C(clk_12),
        .CE(1'b1),
        .D(OE_R_int_i_1_n_0),
        .Q(OE_R_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    WE_L_int_i_1
       (.I0(WE_L_O),
        .I1(LRCLK_reg_0),
        .I2(WE_R_int1__0),
        .O(WE_L_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    WE_L_int_i_2
       (.I0(p_17_in),
        .I1(Cnt_Lrclk[1]),
        .I2(Cnt_Lrclk[2]),
        .I3(Cnt_Lrclk[4]),
        .I4(Cnt_Lrclk[3]),
        .I5(Cnt_Lrclk[0]),
        .O(WE_R_int1__0));
  FDRE WE_L_int_reg
       (.C(clk_12),
        .CE(1'b1),
        .D(WE_L_int_i_1_n_0),
        .Q(WE_L_O),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    WE_R_int_i_1
       (.I0(WE_R_O),
        .I1(LRCLK_reg_0),
        .I2(WE_R_int1__0),
        .O(WE_R_int_i_1_n_0));
  FDRE WE_R_int_reg
       (.C(clk_12),
        .CE(1'b1),
        .D(WE_R_int_i_1_n_0),
        .Q(WE_R_O),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \bl.fifo_36_inst_bl.fifo_36_bl_i_1 
       (.I0(OE_L_int),
        .I1(OE_R_int),
        .O(RDEN));
  LUT2 #(
    .INIT(4'hE)) 
    \bl.fifo_36_inst_bl.fifo_36_bl_i_1__0 
       (.I0(WE_L_O),
        .I1(WE_R_O),
        .O(WREN));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_1__11
       (.I0(Cnt_Bclk_reg[3]),
        .I1(Cnt_Bclk_reg[4]),
        .O(i__carry_i_1__11_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_2__11
       (.I0(Cnt_Bclk_reg[0]),
        .I1(Cnt_Bclk_reg[2]),
        .I2(Cnt_Bclk_reg[1]),
        .O(i__carry_i_2__11_n_0));
endmodule

(* ORIG_REF_NAME = "mixer" *) 
module skrach_design_skrach_core_0_1_mixer
   (sigOut,
    O,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    \bl.DSP48E_2_3 ,
    \bl.DSP48E_2_4 ,
    \bl.DSP48E_2_5 ,
    \bl.DSP48E_2_6 ,
    \bl.DSP48E_2_7 ,
    \bl.DSP48E_2_8 ,
    \bl.DSP48E_2_9 ,
    s_axi_aclk,
    \bl.DSP48E_2_10 ,
    \bl.DSP48E_2_11 ,
    DI,
    S,
    \mixedSigInt[19]_i_8_0 ,
    \mixedSigInt[15]_i_8_0 ,
    \mixedSigInt[15]_i_8_1 ,
    \mixedSigInt[19]_i_7_0 ,
    \mixedSigInt[15]_i_8_2 ,
    \mixedSigInt[15]_i_8_3 ,
    \mixedSigInt[19]_i_7_1 ,
    \mixedSigInt[15]_i_8_4 ,
    \mixedSigInt[15]_i_8_5 ,
    \mixedSigInt[19]_i_7_2 ,
    \mixedSigInt_reg[7]_0 ,
    \mixedSigInt_reg[7]_1 ,
    \mixedSigInt_reg[11]_0 ,
    \mixedSigInt_reg[15]_0 ,
    P,
    \mixedSigInt_reg[19]_i_9_0 ,
    \mixedSigInt_reg[19]_i_9_1 ,
    \mixedSigInt_reg[19]_i_11_0 ,
    \mixedSigInt_reg[19]_i_11_1 ,
    \mixedSigInt_reg[19]_i_11_2 ,
    \mixedSigInt_reg[19]_i_12_0 ,
    \mixedSigInt_reg[19]_i_12_1 ,
    \mixedSigInt_reg[19]_i_12_2 ,
    \mixedSigInt_reg[19]_i_13_0 ,
    \mixedSigInt_reg[19]_i_13_1 ,
    \mixedSigInt_reg[19]_i_13_2 ,
    \mixedSigInt_reg[7]_i_2_0 ,
    \mixedSigInt_reg[7]_i_2_1 ,
    \mixedSigInt_reg[7]_2 ,
    \mixedSigInt_reg[7]_3 ,
    \mixedSigInt_reg[7]_4 ,
    \mixedSigInt_reg[7]_5 ,
    \mixedSigInt_reg[11]_1 ,
    \mixedSigInt_reg[11]_2 ,
    \mixedSigInt_reg[11]_3 ,
    \mixedSigInt_reg[11]_4 );
  output [15:0]sigOut;
  output [1:0]O;
  output [3:0]\bl.DSP48E_2 ;
  output [3:0]\bl.DSP48E_2_0 ;
  output [2:0]\bl.DSP48E_2_1 ;
  output [3:0]\bl.DSP48E_2_2 ;
  output [3:0]\bl.DSP48E_2_3 ;
  output [2:0]\bl.DSP48E_2_4 ;
  output [3:0]\bl.DSP48E_2_5 ;
  output [3:0]\bl.DSP48E_2_6 ;
  output [2:0]\bl.DSP48E_2_7 ;
  output [3:0]\bl.DSP48E_2_8 ;
  output [3:0]\bl.DSP48E_2_9 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_10 ;
  input [7:0]\bl.DSP48E_2_11 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\mixedSigInt[19]_i_8_0 ;
  input [0:0]\mixedSigInt[15]_i_8_0 ;
  input [0:0]\mixedSigInt[15]_i_8_1 ;
  input [0:0]\mixedSigInt[19]_i_7_0 ;
  input [0:0]\mixedSigInt[15]_i_8_2 ;
  input [0:0]\mixedSigInt[15]_i_8_3 ;
  input [0:0]\mixedSigInt[19]_i_7_1 ;
  input [0:0]\mixedSigInt[15]_i_8_4 ;
  input [0:0]\mixedSigInt[15]_i_8_5 ;
  input [0:0]\mixedSigInt[19]_i_7_2 ;
  input [0:0]\mixedSigInt_reg[7]_0 ;
  input [3:0]\mixedSigInt_reg[7]_1 ;
  input [3:0]\mixedSigInt_reg[11]_0 ;
  input [0:0]\mixedSigInt_reg[15]_0 ;
  input [15:0]P;
  input [15:0]\mixedSigInt_reg[19]_i_9_0 ;
  input [15:0]\mixedSigInt_reg[19]_i_9_1 ;
  input [15:0]\mixedSigInt_reg[19]_i_11_0 ;
  input [15:0]\mixedSigInt_reg[19]_i_11_1 ;
  input [15:0]\mixedSigInt_reg[19]_i_11_2 ;
  input [15:0]\mixedSigInt_reg[19]_i_12_0 ;
  input [15:0]\mixedSigInt_reg[19]_i_12_1 ;
  input [15:0]\mixedSigInt_reg[19]_i_12_2 ;
  input [15:0]\mixedSigInt_reg[19]_i_13_0 ;
  input [15:0]\mixedSigInt_reg[19]_i_13_1 ;
  input [15:0]\mixedSigInt_reg[19]_i_13_2 ;
  input \mixedSigInt_reg[7]_i_2_0 ;
  input \mixedSigInt_reg[7]_i_2_1 ;
  input \mixedSigInt_reg[7]_2 ;
  input \mixedSigInt_reg[7]_3 ;
  input \mixedSigInt_reg[7]_4 ;
  input \mixedSigInt_reg[7]_5 ;
  input \mixedSigInt_reg[11]_1 ;
  input \mixedSigInt_reg[11]_2 ;
  input \mixedSigInt_reg[11]_3 ;
  input \mixedSigInt_reg[11]_4 ;

  wire [15:0]A;
  wire [0:0]DI;
  wire [1:0]O;
  wire [15:0]P;
  wire [0:0]S;
  wire [3:0]\bl.DSP48E_2 ;
  wire [3:0]\bl.DSP48E_2_0 ;
  wire [2:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_10 ;
  wire [7:0]\bl.DSP48E_2_11 ;
  wire [3:0]\bl.DSP48E_2_2 ;
  wire [3:0]\bl.DSP48E_2_3 ;
  wire [2:0]\bl.DSP48E_2_4 ;
  wire [3:0]\bl.DSP48E_2_5 ;
  wire [3:0]\bl.DSP48E_2_6 ;
  wire [2:0]\bl.DSP48E_2_7 ;
  wire [3:0]\bl.DSP48E_2_8 ;
  wire [3:0]\bl.DSP48E_2_9 ;
  wire \mixedSigInt[11]_i_18_n_0 ;
  wire \mixedSigInt[11]_i_19_n_0 ;
  wire \mixedSigInt[11]_i_20_n_0 ;
  wire \mixedSigInt[11]_i_21_n_0 ;
  wire \mixedSigInt[11]_i_22_n_0 ;
  wire \mixedSigInt[11]_i_23_n_0 ;
  wire \mixedSigInt[11]_i_24_n_0 ;
  wire \mixedSigInt[11]_i_25_n_0 ;
  wire \mixedSigInt[11]_i_26_n_0 ;
  wire \mixedSigInt[11]_i_27_n_0 ;
  wire \mixedSigInt[11]_i_28_n_0 ;
  wire \mixedSigInt[11]_i_29_n_0 ;
  wire \mixedSigInt[11]_i_30_n_0 ;
  wire \mixedSigInt[11]_i_31_n_0 ;
  wire \mixedSigInt[11]_i_32_n_0 ;
  wire \mixedSigInt[11]_i_33_n_0 ;
  wire \mixedSigInt[11]_i_34_n_0 ;
  wire \mixedSigInt[11]_i_35_n_0 ;
  wire \mixedSigInt[11]_i_36_n_0 ;
  wire \mixedSigInt[11]_i_37_n_0 ;
  wire \mixedSigInt[11]_i_38_n_0 ;
  wire \mixedSigInt[11]_i_39_n_0 ;
  wire \mixedSigInt[11]_i_40_n_0 ;
  wire \mixedSigInt[11]_i_41_n_0 ;
  wire \mixedSigInt[11]_i_42_n_0 ;
  wire \mixedSigInt[11]_i_43_n_0 ;
  wire \mixedSigInt[11]_i_44_n_0 ;
  wire \mixedSigInt[11]_i_45_n_0 ;
  wire \mixedSigInt[11]_i_46_n_0 ;
  wire \mixedSigInt[11]_i_47_n_0 ;
  wire \mixedSigInt[11]_i_48_n_0 ;
  wire \mixedSigInt[11]_i_49_n_0 ;
  wire \mixedSigInt[11]_i_6_n_0 ;
  wire \mixedSigInt[11]_i_7_n_0 ;
  wire \mixedSigInt[11]_i_8_n_0 ;
  wire \mixedSigInt[11]_i_9_n_0 ;
  wire \mixedSigInt[15]_i_10_n_0 ;
  wire \mixedSigInt[15]_i_11_n_0 ;
  wire \mixedSigInt[15]_i_12_n_0 ;
  wire \mixedSigInt[15]_i_18_n_0 ;
  wire \mixedSigInt[15]_i_19_n_0 ;
  wire \mixedSigInt[15]_i_20_n_0 ;
  wire \mixedSigInt[15]_i_21_n_0 ;
  wire \mixedSigInt[15]_i_22_n_0 ;
  wire \mixedSigInt[15]_i_23_n_0 ;
  wire \mixedSigInt[15]_i_24_n_0 ;
  wire \mixedSigInt[15]_i_25_n_0 ;
  wire \mixedSigInt[15]_i_26_n_0 ;
  wire \mixedSigInt[15]_i_27_n_0 ;
  wire \mixedSigInt[15]_i_28_n_0 ;
  wire \mixedSigInt[15]_i_29_n_0 ;
  wire \mixedSigInt[15]_i_2_n_0 ;
  wire \mixedSigInt[15]_i_30_n_0 ;
  wire \mixedSigInt[15]_i_31_n_0 ;
  wire \mixedSigInt[15]_i_32_n_0 ;
  wire \mixedSigInt[15]_i_33_n_0 ;
  wire \mixedSigInt[15]_i_34_n_0 ;
  wire \mixedSigInt[15]_i_35_n_0 ;
  wire \mixedSigInt[15]_i_36_n_0 ;
  wire \mixedSigInt[15]_i_37_n_0 ;
  wire \mixedSigInt[15]_i_38_n_0 ;
  wire \mixedSigInt[15]_i_39_n_0 ;
  wire \mixedSigInt[15]_i_3_n_0 ;
  wire \mixedSigInt[15]_i_40_n_0 ;
  wire \mixedSigInt[15]_i_41_n_0 ;
  wire \mixedSigInt[15]_i_42_n_0 ;
  wire \mixedSigInt[15]_i_43_n_0 ;
  wire \mixedSigInt[15]_i_44_n_0 ;
  wire \mixedSigInt[15]_i_45_n_0 ;
  wire \mixedSigInt[15]_i_46_n_0 ;
  wire \mixedSigInt[15]_i_47_n_0 ;
  wire \mixedSigInt[15]_i_48_n_0 ;
  wire \mixedSigInt[15]_i_49_n_0 ;
  wire \mixedSigInt[15]_i_4_n_0 ;
  wire \mixedSigInt[15]_i_6_n_0 ;
  wire \mixedSigInt[15]_i_7_n_0 ;
  wire [0:0]\mixedSigInt[15]_i_8_0 ;
  wire [0:0]\mixedSigInt[15]_i_8_1 ;
  wire [0:0]\mixedSigInt[15]_i_8_2 ;
  wire [0:0]\mixedSigInt[15]_i_8_3 ;
  wire [0:0]\mixedSigInt[15]_i_8_4 ;
  wire [0:0]\mixedSigInt[15]_i_8_5 ;
  wire \mixedSigInt[15]_i_8_n_0 ;
  wire \mixedSigInt[15]_i_9_n_0 ;
  wire \mixedSigInt[19]_i_10_n_0 ;
  wire \mixedSigInt[19]_i_14_n_0 ;
  wire \mixedSigInt[19]_i_19_n_0 ;
  wire \mixedSigInt[19]_i_21_n_0 ;
  wire \mixedSigInt[19]_i_23_n_0 ;
  wire \mixedSigInt[19]_i_25_n_0 ;
  wire \mixedSigInt[19]_i_27_n_0 ;
  wire \mixedSigInt[19]_i_29_n_0 ;
  wire \mixedSigInt[19]_i_2_n_0 ;
  wire \mixedSigInt[19]_i_30_n_0 ;
  wire \mixedSigInt[19]_i_31_n_0 ;
  wire \mixedSigInt[19]_i_33_n_0 ;
  wire \mixedSigInt[19]_i_34_n_0 ;
  wire \mixedSigInt[19]_i_35_n_0 ;
  wire \mixedSigInt[19]_i_37_n_0 ;
  wire \mixedSigInt[19]_i_38_n_0 ;
  wire \mixedSigInt[19]_i_39_n_0 ;
  wire \mixedSigInt[19]_i_3_n_0 ;
  wire \mixedSigInt[19]_i_41_n_0 ;
  wire \mixedSigInt[19]_i_42_n_0 ;
  wire \mixedSigInt[19]_i_43_n_0 ;
  wire \mixedSigInt[19]_i_45_n_0 ;
  wire \mixedSigInt[19]_i_46_n_0 ;
  wire \mixedSigInt[19]_i_47_n_0 ;
  wire \mixedSigInt[19]_i_49_n_0 ;
  wire \mixedSigInt[19]_i_4_n_0 ;
  wire \mixedSigInt[19]_i_50_n_0 ;
  wire \mixedSigInt[19]_i_51_n_0 ;
  wire \mixedSigInt[19]_i_53_n_0 ;
  wire \mixedSigInt[19]_i_54_n_0 ;
  wire \mixedSigInt[19]_i_55_n_0 ;
  wire \mixedSigInt[19]_i_57_n_0 ;
  wire \mixedSigInt[19]_i_58_n_0 ;
  wire \mixedSigInt[19]_i_59_n_0 ;
  wire \mixedSigInt[19]_i_5_n_0 ;
  wire \mixedSigInt[19]_i_6_n_0 ;
  wire [0:0]\mixedSigInt[19]_i_7_0 ;
  wire [0:0]\mixedSigInt[19]_i_7_1 ;
  wire [0:0]\mixedSigInt[19]_i_7_2 ;
  wire \mixedSigInt[19]_i_7_n_0 ;
  wire [0:0]\mixedSigInt[19]_i_8_0 ;
  wire \mixedSigInt[19]_i_8_n_0 ;
  wire \mixedSigInt[7]_i_10_n_0 ;
  wire \mixedSigInt[7]_i_12_n_0 ;
  wire \mixedSigInt[7]_i_13_n_0 ;
  wire \mixedSigInt[7]_i_15_n_0 ;
  wire \mixedSigInt[7]_i_16_n_0 ;
  wire \mixedSigInt[7]_i_17_n_0 ;
  wire \mixedSigInt[7]_i_18_n_0 ;
  wire \mixedSigInt[7]_i_27_n_0 ;
  wire \mixedSigInt[7]_i_28_n_0 ;
  wire \mixedSigInt[7]_i_29_n_0 ;
  wire \mixedSigInt[7]_i_30_n_0 ;
  wire \mixedSigInt[7]_i_31_n_0 ;
  wire \mixedSigInt[7]_i_32_n_0 ;
  wire \mixedSigInt[7]_i_33_n_0 ;
  wire \mixedSigInt[7]_i_34_n_0 ;
  wire \mixedSigInt[7]_i_35_n_0 ;
  wire \mixedSigInt[7]_i_36_n_0 ;
  wire \mixedSigInt[7]_i_37_n_0 ;
  wire \mixedSigInt[7]_i_38_n_0 ;
  wire \mixedSigInt[7]_i_39_n_0 ;
  wire \mixedSigInt[7]_i_40_n_0 ;
  wire \mixedSigInt[7]_i_41_n_0 ;
  wire \mixedSigInt[7]_i_42_n_0 ;
  wire \mixedSigInt[7]_i_43_n_0 ;
  wire \mixedSigInt[7]_i_44_n_0 ;
  wire \mixedSigInt[7]_i_45_n_0 ;
  wire \mixedSigInt[7]_i_46_n_0 ;
  wire \mixedSigInt[7]_i_47_n_0 ;
  wire \mixedSigInt[7]_i_48_n_0 ;
  wire \mixedSigInt[7]_i_49_n_0 ;
  wire \mixedSigInt[7]_i_50_n_0 ;
  wire \mixedSigInt[7]_i_51_n_0 ;
  wire \mixedSigInt[7]_i_52_n_0 ;
  wire \mixedSigInt[7]_i_53_n_0 ;
  wire \mixedSigInt[7]_i_54_n_0 ;
  wire \mixedSigInt[7]_i_7_n_0 ;
  wire \mixedSigInt[7]_i_8_n_0 ;
  wire \mixedSigInt[7]_i_9_n_0 ;
  wire [3:0]\mixedSigInt_reg[11]_0 ;
  wire \mixedSigInt_reg[11]_1 ;
  wire \mixedSigInt_reg[11]_2 ;
  wire \mixedSigInt_reg[11]_3 ;
  wire \mixedSigInt_reg[11]_4 ;
  wire \mixedSigInt_reg[11]_i_13_n_0 ;
  wire \mixedSigInt_reg[11]_i_13_n_1 ;
  wire \mixedSigInt_reg[11]_i_13_n_2 ;
  wire \mixedSigInt_reg[11]_i_13_n_3 ;
  wire \mixedSigInt_reg[11]_i_14_n_0 ;
  wire \mixedSigInt_reg[11]_i_14_n_1 ;
  wire \mixedSigInt_reg[11]_i_14_n_2 ;
  wire \mixedSigInt_reg[11]_i_14_n_3 ;
  wire \mixedSigInt_reg[11]_i_15_n_0 ;
  wire \mixedSigInt_reg[11]_i_15_n_1 ;
  wire \mixedSigInt_reg[11]_i_15_n_2 ;
  wire \mixedSigInt_reg[11]_i_15_n_3 ;
  wire \mixedSigInt_reg[11]_i_16_n_0 ;
  wire \mixedSigInt_reg[11]_i_16_n_1 ;
  wire \mixedSigInt_reg[11]_i_16_n_2 ;
  wire \mixedSigInt_reg[11]_i_16_n_3 ;
  wire \mixedSigInt_reg[11]_i_1_n_0 ;
  wire \mixedSigInt_reg[11]_i_1_n_1 ;
  wire \mixedSigInt_reg[11]_i_1_n_2 ;
  wire \mixedSigInt_reg[11]_i_1_n_3 ;
  wire [0:0]\mixedSigInt_reg[15]_0 ;
  wire \mixedSigInt_reg[15]_i_13_n_0 ;
  wire \mixedSigInt_reg[15]_i_13_n_1 ;
  wire \mixedSigInt_reg[15]_i_13_n_2 ;
  wire \mixedSigInt_reg[15]_i_13_n_3 ;
  wire \mixedSigInt_reg[15]_i_14_n_0 ;
  wire \mixedSigInt_reg[15]_i_14_n_1 ;
  wire \mixedSigInt_reg[15]_i_14_n_2 ;
  wire \mixedSigInt_reg[15]_i_14_n_3 ;
  wire \mixedSigInt_reg[15]_i_15_n_0 ;
  wire \mixedSigInt_reg[15]_i_15_n_1 ;
  wire \mixedSigInt_reg[15]_i_15_n_2 ;
  wire \mixedSigInt_reg[15]_i_15_n_3 ;
  wire \mixedSigInt_reg[15]_i_16_n_0 ;
  wire \mixedSigInt_reg[15]_i_16_n_1 ;
  wire \mixedSigInt_reg[15]_i_16_n_2 ;
  wire \mixedSigInt_reg[15]_i_16_n_3 ;
  wire \mixedSigInt_reg[15]_i_1_n_0 ;
  wire \mixedSigInt_reg[15]_i_1_n_1 ;
  wire \mixedSigInt_reg[15]_i_1_n_2 ;
  wire \mixedSigInt_reg[15]_i_1_n_3 ;
  wire [15:0]\mixedSigInt_reg[19]_i_11_0 ;
  wire [15:0]\mixedSigInt_reg[19]_i_11_1 ;
  wire [15:0]\mixedSigInt_reg[19]_i_11_2 ;
  wire \mixedSigInt_reg[19]_i_11_n_2 ;
  wire \mixedSigInt_reg[19]_i_11_n_7 ;
  wire [15:0]\mixedSigInt_reg[19]_i_12_0 ;
  wire [15:0]\mixedSigInt_reg[19]_i_12_1 ;
  wire [15:0]\mixedSigInt_reg[19]_i_12_2 ;
  wire \mixedSigInt_reg[19]_i_12_n_2 ;
  wire \mixedSigInt_reg[19]_i_12_n_7 ;
  wire [15:0]\mixedSigInt_reg[19]_i_13_0 ;
  wire [15:0]\mixedSigInt_reg[19]_i_13_1 ;
  wire [15:0]\mixedSigInt_reg[19]_i_13_2 ;
  wire \mixedSigInt_reg[19]_i_13_n_2 ;
  wire \mixedSigInt_reg[19]_i_13_n_7 ;
  wire \mixedSigInt_reg[19]_i_15_n_0 ;
  wire \mixedSigInt_reg[19]_i_15_n_1 ;
  wire \mixedSigInt_reg[19]_i_15_n_2 ;
  wire \mixedSigInt_reg[19]_i_15_n_3 ;
  wire \mixedSigInt_reg[19]_i_15_n_4 ;
  wire \mixedSigInt_reg[19]_i_15_n_5 ;
  wire \mixedSigInt_reg[19]_i_15_n_6 ;
  wire \mixedSigInt_reg[19]_i_15_n_7 ;
  wire \mixedSigInt_reg[19]_i_16_n_0 ;
  wire \mixedSigInt_reg[19]_i_16_n_1 ;
  wire \mixedSigInt_reg[19]_i_16_n_2 ;
  wire \mixedSigInt_reg[19]_i_16_n_3 ;
  wire \mixedSigInt_reg[19]_i_16_n_4 ;
  wire \mixedSigInt_reg[19]_i_16_n_5 ;
  wire \mixedSigInt_reg[19]_i_16_n_6 ;
  wire \mixedSigInt_reg[19]_i_16_n_7 ;
  wire \mixedSigInt_reg[19]_i_17_n_0 ;
  wire \mixedSigInt_reg[19]_i_17_n_1 ;
  wire \mixedSigInt_reg[19]_i_17_n_2 ;
  wire \mixedSigInt_reg[19]_i_17_n_3 ;
  wire \mixedSigInt_reg[19]_i_17_n_4 ;
  wire \mixedSigInt_reg[19]_i_17_n_5 ;
  wire \mixedSigInt_reg[19]_i_17_n_6 ;
  wire \mixedSigInt_reg[19]_i_17_n_7 ;
  wire \mixedSigInt_reg[19]_i_18_n_0 ;
  wire \mixedSigInt_reg[19]_i_18_n_1 ;
  wire \mixedSigInt_reg[19]_i_18_n_2 ;
  wire \mixedSigInt_reg[19]_i_18_n_3 ;
  wire \mixedSigInt_reg[19]_i_18_n_4 ;
  wire \mixedSigInt_reg[19]_i_18_n_5 ;
  wire \mixedSigInt_reg[19]_i_18_n_6 ;
  wire \mixedSigInt_reg[19]_i_18_n_7 ;
  wire \mixedSigInt_reg[19]_i_1_n_1 ;
  wire \mixedSigInt_reg[19]_i_1_n_2 ;
  wire \mixedSigInt_reg[19]_i_1_n_3 ;
  wire [15:0]\mixedSigInt_reg[19]_i_9_0 ;
  wire [15:0]\mixedSigInt_reg[19]_i_9_1 ;
  wire \mixedSigInt_reg[19]_i_9_n_2 ;
  wire \mixedSigInt_reg[19]_i_9_n_7 ;
  wire [0:0]\mixedSigInt_reg[7]_0 ;
  wire [3:0]\mixedSigInt_reg[7]_1 ;
  wire \mixedSigInt_reg[7]_2 ;
  wire \mixedSigInt_reg[7]_3 ;
  wire \mixedSigInt_reg[7]_4 ;
  wire \mixedSigInt_reg[7]_5 ;
  wire \mixedSigInt_reg[7]_i_14_n_0 ;
  wire \mixedSigInt_reg[7]_i_14_n_1 ;
  wire \mixedSigInt_reg[7]_i_14_n_2 ;
  wire \mixedSigInt_reg[7]_i_14_n_3 ;
  wire \mixedSigInt_reg[7]_i_14_n_6 ;
  wire \mixedSigInt_reg[7]_i_14_n_7 ;
  wire \mixedSigInt_reg[7]_i_1_n_0 ;
  wire \mixedSigInt_reg[7]_i_1_n_1 ;
  wire \mixedSigInt_reg[7]_i_1_n_2 ;
  wire \mixedSigInt_reg[7]_i_1_n_3 ;
  wire \mixedSigInt_reg[7]_i_22_n_0 ;
  wire \mixedSigInt_reg[7]_i_22_n_1 ;
  wire \mixedSigInt_reg[7]_i_22_n_2 ;
  wire \mixedSigInt_reg[7]_i_22_n_3 ;
  wire \mixedSigInt_reg[7]_i_22_n_7 ;
  wire \mixedSigInt_reg[7]_i_23_n_0 ;
  wire \mixedSigInt_reg[7]_i_23_n_1 ;
  wire \mixedSigInt_reg[7]_i_23_n_2 ;
  wire \mixedSigInt_reg[7]_i_23_n_3 ;
  wire \mixedSigInt_reg[7]_i_23_n_7 ;
  wire \mixedSigInt_reg[7]_i_24_n_0 ;
  wire \mixedSigInt_reg[7]_i_24_n_1 ;
  wire \mixedSigInt_reg[7]_i_24_n_2 ;
  wire \mixedSigInt_reg[7]_i_24_n_3 ;
  wire \mixedSigInt_reg[7]_i_24_n_7 ;
  wire \mixedSigInt_reg[7]_i_2_0 ;
  wire \mixedSigInt_reg[7]_i_2_1 ;
  wire \mixedSigInt_reg[7]_i_2_n_0 ;
  wire \mixedSigInt_reg[7]_i_2_n_1 ;
  wire \mixedSigInt_reg[7]_i_2_n_2 ;
  wire \mixedSigInt_reg[7]_i_2_n_3 ;
  wire [19:4]p_0_in;
  wire s_axi_aclk;
  wire [15:0]sigOut;
  wire [3:3]\NLW_mixedSigInt_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_mixedSigInt_reg[19]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_mixedSigInt_reg[19]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_mixedSigInt_reg[19]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_mixedSigInt_reg[19]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_mixedSigInt_reg[19]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_mixedSigInt_reg[19]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_mixedSigInt_reg[19]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_mixedSigInt_reg[19]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_mixedSigInt_reg[7]_i_2_O_UNCONNECTED ;

  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_18 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [6]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [6]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [6]),
        .O(\mixedSigInt[11]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_19 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [5]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [5]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [5]),
        .O(\mixedSigInt[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_20 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [4]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [4]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [4]),
        .O(\mixedSigInt[11]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_21 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [3]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [3]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [3]),
        .O(\mixedSigInt[11]_i_21_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_22 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [7]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [7]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [7]),
        .I3(\mixedSigInt[11]_i_18_n_0 ),
        .O(\mixedSigInt[11]_i_22_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_23 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [6]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [6]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [6]),
        .I3(\mixedSigInt[11]_i_19_n_0 ),
        .O(\mixedSigInt[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_24 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [5]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [5]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [5]),
        .I3(\mixedSigInt[11]_i_20_n_0 ),
        .O(\mixedSigInt[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_25 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [4]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [4]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [4]),
        .I3(\mixedSigInt[11]_i_21_n_0 ),
        .O(\mixedSigInt[11]_i_25_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_26 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [6]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [6]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [6]),
        .O(\mixedSigInt[11]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_27 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [5]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [5]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [5]),
        .O(\mixedSigInt[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_28 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [4]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [4]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [4]),
        .O(\mixedSigInt[11]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_29 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [3]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [3]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [3]),
        .O(\mixedSigInt[11]_i_29_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_30 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [7]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [7]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [7]),
        .I3(\mixedSigInt[11]_i_26_n_0 ),
        .O(\mixedSigInt[11]_i_30_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_31 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [6]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [6]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [6]),
        .I3(\mixedSigInt[11]_i_27_n_0 ),
        .O(\mixedSigInt[11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_32 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [5]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [5]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [5]),
        .I3(\mixedSigInt[11]_i_28_n_0 ),
        .O(\mixedSigInt[11]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_33 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [4]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [4]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [4]),
        .I3(\mixedSigInt[11]_i_29_n_0 ),
        .O(\mixedSigInt[11]_i_33_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_34 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [6]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [6]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [6]),
        .O(\mixedSigInt[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_35 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [5]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [5]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [5]),
        .O(\mixedSigInt[11]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_36 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [4]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [4]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [4]),
        .O(\mixedSigInt[11]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_37 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [3]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [3]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [3]),
        .O(\mixedSigInt[11]_i_37_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_38 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [7]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [7]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [7]),
        .I3(\mixedSigInt[11]_i_34_n_0 ),
        .O(\mixedSigInt[11]_i_38_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_39 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [6]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [6]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [6]),
        .I3(\mixedSigInt[11]_i_35_n_0 ),
        .O(\mixedSigInt[11]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_40 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [5]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [5]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [5]),
        .I3(\mixedSigInt[11]_i_36_n_0 ),
        .O(\mixedSigInt[11]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_41 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [4]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [4]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [4]),
        .I3(\mixedSigInt[11]_i_37_n_0 ),
        .O(\mixedSigInt[11]_i_41_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_42 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [6]),
        .I1(P[6]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [6]),
        .O(\mixedSigInt[11]_i_42_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_43 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [5]),
        .I1(P[5]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [5]),
        .O(\mixedSigInt[11]_i_43_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_44 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [4]),
        .I1(P[4]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [4]),
        .O(\mixedSigInt[11]_i_44_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[11]_i_45 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [3]),
        .I1(P[3]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [3]),
        .O(\mixedSigInt[11]_i_45_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_46 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [7]),
        .I1(P[7]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [7]),
        .I3(\mixedSigInt[11]_i_42_n_0 ),
        .O(\mixedSigInt[11]_i_46_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_47 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [6]),
        .I1(P[6]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [6]),
        .I3(\mixedSigInt[11]_i_43_n_0 ),
        .O(\mixedSigInt[11]_i_47_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_48 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [5]),
        .I1(P[5]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [5]),
        .I3(\mixedSigInt[11]_i_44_n_0 ),
        .O(\mixedSigInt[11]_i_48_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[11]_i_49 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [4]),
        .I1(P[4]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [4]),
        .I3(\mixedSigInt[11]_i_45_n_0 ),
        .O(\mixedSigInt[11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[11]_i_6 
       (.I0(\mixedSigInt_reg[11]_0 [3]),
        .I1(\mixedSigInt_reg[11]_4 ),
        .I2(\bl.DSP48E_2_0 [3]),
        .I3(\bl.DSP48E_2_9 [2]),
        .I4(\bl.DSP48E_2_6 [2]),
        .I5(\bl.DSP48E_2_3 [2]),
        .O(\mixedSigInt[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[11]_i_7 
       (.I0(\mixedSigInt_reg[11]_0 [2]),
        .I1(\mixedSigInt_reg[11]_3 ),
        .I2(\bl.DSP48E_2_0 [2]),
        .I3(\bl.DSP48E_2_9 [1]),
        .I4(\bl.DSP48E_2_6 [1]),
        .I5(\bl.DSP48E_2_3 [1]),
        .O(\mixedSigInt[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[11]_i_8 
       (.I0(\mixedSigInt_reg[11]_0 [1]),
        .I1(\mixedSigInt_reg[11]_2 ),
        .I2(\bl.DSP48E_2_0 [1]),
        .I3(\bl.DSP48E_2_9 [0]),
        .I4(\bl.DSP48E_2_6 [0]),
        .I5(\bl.DSP48E_2_3 [0]),
        .O(\mixedSigInt[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[11]_i_9 
       (.I0(\mixedSigInt_reg[11]_0 [0]),
        .I1(\mixedSigInt_reg[11]_1 ),
        .I2(\bl.DSP48E_2_0 [0]),
        .I3(\bl.DSP48E_2_8 [3]),
        .I4(\bl.DSP48E_2_5 [3]),
        .I5(\bl.DSP48E_2_2 [3]),
        .O(\mixedSigInt[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[15]_i_10 
       (.I0(\mixedSigInt_reg[19]_i_15_n_5 ),
        .I1(\mixedSigInt_reg[19]_i_17_n_5 ),
        .I2(\mixedSigInt_reg[19]_i_16_n_5 ),
        .O(\mixedSigInt[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[15]_i_11 
       (.I0(\mixedSigInt_reg[19]_i_15_n_6 ),
        .I1(\mixedSigInt_reg[19]_i_17_n_6 ),
        .I2(\mixedSigInt_reg[19]_i_16_n_6 ),
        .O(\mixedSigInt[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[15]_i_12 
       (.I0(\mixedSigInt_reg[19]_i_15_n_7 ),
        .I1(\mixedSigInt_reg[19]_i_17_n_7 ),
        .I2(\mixedSigInt_reg[19]_i_16_n_7 ),
        .O(\mixedSigInt[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_18 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [10]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [10]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [10]),
        .O(\mixedSigInt[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_19 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [9]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [9]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [9]),
        .O(\mixedSigInt[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[15]_i_2 
       (.I0(\mixedSigInt_reg[19]_i_18_n_5 ),
        .I1(\mixedSigInt[15]_i_10_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_15_n_6 ),
        .I3(\mixedSigInt_reg[19]_i_16_n_6 ),
        .I4(\mixedSigInt_reg[19]_i_17_n_6 ),
        .O(\mixedSigInt[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_20 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [8]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [8]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [8]),
        .O(\mixedSigInt[15]_i_20_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_21 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [7]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [7]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [7]),
        .O(\mixedSigInt[15]_i_21_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_22 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [11]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [11]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [11]),
        .I3(\mixedSigInt[15]_i_18_n_0 ),
        .O(\mixedSigInt[15]_i_22_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_23 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [10]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [10]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [10]),
        .I3(\mixedSigInt[15]_i_19_n_0 ),
        .O(\mixedSigInt[15]_i_23_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_24 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [9]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [9]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [9]),
        .I3(\mixedSigInt[15]_i_20_n_0 ),
        .O(\mixedSigInt[15]_i_24_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_25 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [8]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [8]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [8]),
        .I3(\mixedSigInt[15]_i_21_n_0 ),
        .O(\mixedSigInt[15]_i_25_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_26 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [10]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [10]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [10]),
        .O(\mixedSigInt[15]_i_26_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_27 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [9]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [9]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [9]),
        .O(\mixedSigInt[15]_i_27_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_28 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [8]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [8]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [8]),
        .O(\mixedSigInt[15]_i_28_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_29 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [7]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [7]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [7]),
        .O(\mixedSigInt[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[15]_i_3 
       (.I0(\mixedSigInt_reg[19]_i_18_n_6 ),
        .I1(\mixedSigInt[15]_i_11_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_15_n_7 ),
        .I3(\mixedSigInt_reg[19]_i_16_n_7 ),
        .I4(\mixedSigInt_reg[19]_i_17_n_7 ),
        .O(\mixedSigInt[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_30 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [11]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [11]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [11]),
        .I3(\mixedSigInt[15]_i_26_n_0 ),
        .O(\mixedSigInt[15]_i_30_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_31 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [10]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [10]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [10]),
        .I3(\mixedSigInt[15]_i_27_n_0 ),
        .O(\mixedSigInt[15]_i_31_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_32 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [9]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [9]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [9]),
        .I3(\mixedSigInt[15]_i_28_n_0 ),
        .O(\mixedSigInt[15]_i_32_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_33 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [8]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [8]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [8]),
        .I3(\mixedSigInt[15]_i_29_n_0 ),
        .O(\mixedSigInt[15]_i_33_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_34 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [10]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [10]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [10]),
        .O(\mixedSigInt[15]_i_34_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_35 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [9]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [9]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [9]),
        .O(\mixedSigInt[15]_i_35_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_36 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [8]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [8]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [8]),
        .O(\mixedSigInt[15]_i_36_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_37 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [7]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [7]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [7]),
        .O(\mixedSigInt[15]_i_37_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_38 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [11]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [11]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [11]),
        .I3(\mixedSigInt[15]_i_34_n_0 ),
        .O(\mixedSigInt[15]_i_38_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_39 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [10]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [10]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [10]),
        .I3(\mixedSigInt[15]_i_35_n_0 ),
        .O(\mixedSigInt[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[15]_i_4 
       (.I0(\mixedSigInt_reg[19]_i_18_n_7 ),
        .I1(\mixedSigInt[15]_i_12_n_0 ),
        .I2(\bl.DSP48E_2_3 [3]),
        .I3(\bl.DSP48E_2_6 [3]),
        .I4(\bl.DSP48E_2_9 [3]),
        .O(\mixedSigInt[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_40 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [9]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [9]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [9]),
        .I3(\mixedSigInt[15]_i_36_n_0 ),
        .O(\mixedSigInt[15]_i_40_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_41 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [8]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [8]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [8]),
        .I3(\mixedSigInt[15]_i_37_n_0 ),
        .O(\mixedSigInt[15]_i_41_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_42 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [10]),
        .I1(P[10]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [10]),
        .O(\mixedSigInt[15]_i_42_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_43 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [9]),
        .I1(P[9]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [9]),
        .O(\mixedSigInt[15]_i_43_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_44 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [8]),
        .I1(P[8]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [8]),
        .O(\mixedSigInt[15]_i_44_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[15]_i_45 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [7]),
        .I1(P[7]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [7]),
        .O(\mixedSigInt[15]_i_45_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_46 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [11]),
        .I1(P[11]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [11]),
        .I3(\mixedSigInt[15]_i_42_n_0 ),
        .O(\mixedSigInt[15]_i_46_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_47 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [10]),
        .I1(P[10]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [10]),
        .I3(\mixedSigInt[15]_i_43_n_0 ),
        .O(\mixedSigInt[15]_i_47_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_48 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [9]),
        .I1(P[9]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [9]),
        .I3(\mixedSigInt[15]_i_44_n_0 ),
        .O(\mixedSigInt[15]_i_48_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[15]_i_49 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [8]),
        .I1(P[8]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [8]),
        .I3(\mixedSigInt[15]_i_45_n_0 ),
        .O(\mixedSigInt[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[15]_i_6 
       (.I0(\mixedSigInt[15]_i_2_n_0 ),
        .I1(\mixedSigInt[19]_i_19_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_18_n_4 ),
        .I3(\mixedSigInt_reg[19]_i_17_n_5 ),
        .I4(\mixedSigInt_reg[19]_i_16_n_5 ),
        .I5(\mixedSigInt_reg[19]_i_15_n_5 ),
        .O(\mixedSigInt[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[15]_i_7 
       (.I0(\mixedSigInt[15]_i_3_n_0 ),
        .I1(\mixedSigInt[15]_i_10_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_18_n_5 ),
        .I3(\mixedSigInt_reg[19]_i_17_n_6 ),
        .I4(\mixedSigInt_reg[19]_i_16_n_6 ),
        .I5(\mixedSigInt_reg[19]_i_15_n_6 ),
        .O(\mixedSigInt[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[15]_i_8 
       (.I0(\mixedSigInt[15]_i_4_n_0 ),
        .I1(\mixedSigInt[15]_i_11_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_18_n_6 ),
        .I3(\mixedSigInt_reg[19]_i_17_n_7 ),
        .I4(\mixedSigInt_reg[19]_i_16_n_7 ),
        .I5(\mixedSigInt_reg[19]_i_15_n_7 ),
        .O(\mixedSigInt[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[15]_i_9 
       (.I0(\mixedSigInt_reg[15]_0 ),
        .I1(\mixedSigInt[15]_i_12_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_18_n_7 ),
        .I3(\bl.DSP48E_2_9 [3]),
        .I4(\bl.DSP48E_2_6 [3]),
        .I5(\bl.DSP48E_2_3 [3]),
        .O(\mixedSigInt[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mixedSigInt[19]_i_10 
       (.I0(\mixedSigInt_reg[19]_i_11_n_2 ),
        .I1(\mixedSigInt_reg[19]_i_13_n_2 ),
        .I2(\mixedSigInt_reg[19]_i_12_n_2 ),
        .O(\mixedSigInt[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[19]_i_14 
       (.I0(\mixedSigInt_reg[19]_i_11_n_7 ),
        .I1(\mixedSigInt_reg[19]_i_13_n_7 ),
        .I2(\mixedSigInt_reg[19]_i_12_n_7 ),
        .O(\mixedSigInt[19]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[19]_i_19 
       (.I0(\mixedSigInt_reg[19]_i_15_n_4 ),
        .I1(\mixedSigInt_reg[19]_i_17_n_4 ),
        .I2(\mixedSigInt_reg[19]_i_16_n_4 ),
        .O(\mixedSigInt[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \mixedSigInt[19]_i_2 
       (.I0(\mixedSigInt_reg[19]_i_9_n_2 ),
        .I1(\mixedSigInt[19]_i_10_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_11_n_7 ),
        .I3(\mixedSigInt_reg[19]_i_12_n_7 ),
        .I4(\mixedSigInt_reg[19]_i_13_n_7 ),
        .O(\mixedSigInt[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \mixedSigInt[19]_i_21 
       (.I0(\mixedSigInt_reg[19]_i_9_1 [15]),
        .I1(\mixedSigInt_reg[19]_i_9_0 [15]),
        .I2(P[15]),
        .O(\mixedSigInt[19]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \mixedSigInt[19]_i_23 
       (.I0(\mixedSigInt_reg[19]_i_11_2 [15]),
        .I1(\mixedSigInt_reg[19]_i_11_1 [15]),
        .I2(\mixedSigInt_reg[19]_i_11_0 [15]),
        .O(\mixedSigInt[19]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \mixedSigInt[19]_i_25 
       (.I0(\mixedSigInt_reg[19]_i_12_2 [15]),
        .I1(\mixedSigInt_reg[19]_i_12_1 [15]),
        .I2(\mixedSigInt_reg[19]_i_12_0 [15]),
        .O(\mixedSigInt[19]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h7E)) 
    \mixedSigInt[19]_i_27 
       (.I0(\mixedSigInt_reg[19]_i_13_2 [15]),
        .I1(\mixedSigInt_reg[19]_i_13_1 [15]),
        .I2(\mixedSigInt_reg[19]_i_13_0 [15]),
        .O(\mixedSigInt[19]_i_27_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_29 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [13]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [13]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [13]),
        .O(\mixedSigInt[19]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[19]_i_3 
       (.I0(\mixedSigInt_reg[19]_i_9_n_7 ),
        .I1(\mixedSigInt[19]_i_14_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_15_n_4 ),
        .I3(\mixedSigInt_reg[19]_i_16_n_4 ),
        .I4(\mixedSigInt_reg[19]_i_17_n_4 ),
        .O(\mixedSigInt[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_30 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [12]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [12]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [12]),
        .O(\mixedSigInt[19]_i_30_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_31 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [11]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [11]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [11]),
        .O(\mixedSigInt[19]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_33 
       (.I0(\mixedSigInt[19]_i_29_n_0 ),
        .I1(\mixedSigInt_reg[19]_i_11_0 [14]),
        .I2(\mixedSigInt_reg[19]_i_11_1 [14]),
        .I3(\mixedSigInt_reg[19]_i_11_2 [14]),
        .O(\mixedSigInt[19]_i_33_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_34 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [13]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [13]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [13]),
        .I3(\mixedSigInt[19]_i_30_n_0 ),
        .O(\mixedSigInt[19]_i_34_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_35 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [12]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [12]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [12]),
        .I3(\mixedSigInt[19]_i_31_n_0 ),
        .O(\mixedSigInt[19]_i_35_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_37 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [13]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [13]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [13]),
        .O(\mixedSigInt[19]_i_37_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_38 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [12]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [12]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [12]),
        .O(\mixedSigInt[19]_i_38_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_39 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [11]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [11]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [11]),
        .O(\mixedSigInt[19]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[19]_i_4 
       (.I0(\mixedSigInt_reg[19]_i_18_n_4 ),
        .I1(\mixedSigInt[19]_i_19_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_15_n_5 ),
        .I3(\mixedSigInt_reg[19]_i_16_n_5 ),
        .I4(\mixedSigInt_reg[19]_i_17_n_5 ),
        .O(\mixedSigInt[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_41 
       (.I0(\mixedSigInt[19]_i_37_n_0 ),
        .I1(\mixedSigInt_reg[19]_i_12_0 [14]),
        .I2(\mixedSigInt_reg[19]_i_12_1 [14]),
        .I3(\mixedSigInt_reg[19]_i_12_2 [14]),
        .O(\mixedSigInt[19]_i_41_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_42 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [13]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [13]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [13]),
        .I3(\mixedSigInt[19]_i_38_n_0 ),
        .O(\mixedSigInt[19]_i_42_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_43 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [12]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [12]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [12]),
        .I3(\mixedSigInt[19]_i_39_n_0 ),
        .O(\mixedSigInt[19]_i_43_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_45 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [13]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [13]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [13]),
        .O(\mixedSigInt[19]_i_45_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_46 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [12]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [12]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [12]),
        .O(\mixedSigInt[19]_i_46_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_47 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [11]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [11]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [11]),
        .O(\mixedSigInt[19]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_49 
       (.I0(\mixedSigInt[19]_i_45_n_0 ),
        .I1(\mixedSigInt_reg[19]_i_13_0 [14]),
        .I2(\mixedSigInt_reg[19]_i_13_1 [14]),
        .I3(\mixedSigInt_reg[19]_i_13_2 [14]),
        .O(\mixedSigInt[19]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h7FFE)) 
    \mixedSigInt[19]_i_5 
       (.I0(\mixedSigInt_reg[19]_i_12_n_2 ),
        .I1(\mixedSigInt_reg[19]_i_13_n_2 ),
        .I2(\mixedSigInt_reg[19]_i_11_n_2 ),
        .I3(\mixedSigInt_reg[19]_i_9_n_2 ),
        .O(\mixedSigInt[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_50 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [13]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [13]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [13]),
        .I3(\mixedSigInt[19]_i_46_n_0 ),
        .O(\mixedSigInt[19]_i_50_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_51 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [12]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [12]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [12]),
        .I3(\mixedSigInt[19]_i_47_n_0 ),
        .O(\mixedSigInt[19]_i_51_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_53 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [13]),
        .I1(P[13]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [13]),
        .O(\mixedSigInt[19]_i_53_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_54 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [12]),
        .I1(P[12]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [12]),
        .O(\mixedSigInt[19]_i_54_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[19]_i_55 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [11]),
        .I1(P[11]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [11]),
        .O(\mixedSigInt[19]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_57 
       (.I0(\mixedSigInt[19]_i_53_n_0 ),
        .I1(P[14]),
        .I2(\mixedSigInt_reg[19]_i_9_0 [14]),
        .I3(\mixedSigInt_reg[19]_i_9_1 [14]),
        .O(\mixedSigInt[19]_i_57_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_58 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [13]),
        .I1(P[13]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [13]),
        .I3(\mixedSigInt[19]_i_54_n_0 ),
        .O(\mixedSigInt[19]_i_58_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[19]_i_59 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [12]),
        .I1(P[12]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [12]),
        .I3(\mixedSigInt[19]_i_55_n_0 ),
        .O(\mixedSigInt[19]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h95566AA9)) 
    \mixedSigInt[19]_i_6 
       (.I0(\mixedSigInt[19]_i_2_n_0 ),
        .I1(\mixedSigInt_reg[19]_i_12_n_2 ),
        .I2(\mixedSigInt_reg[19]_i_13_n_2 ),
        .I3(\mixedSigInt_reg[19]_i_11_n_2 ),
        .I4(\mixedSigInt_reg[19]_i_9_n_2 ),
        .O(\mixedSigInt[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \mixedSigInt[19]_i_7 
       (.I0(\mixedSigInt[19]_i_3_n_0 ),
        .I1(\mixedSigInt[19]_i_10_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_9_n_2 ),
        .I3(\mixedSigInt_reg[19]_i_13_n_7 ),
        .I4(\mixedSigInt_reg[19]_i_12_n_7 ),
        .I5(\mixedSigInt_reg[19]_i_11_n_7 ),
        .O(\mixedSigInt[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[19]_i_8 
       (.I0(\mixedSigInt[19]_i_4_n_0 ),
        .I1(\mixedSigInt[19]_i_14_n_0 ),
        .I2(\mixedSigInt_reg[19]_i_9_n_7 ),
        .I3(\mixedSigInt_reg[19]_i_17_n_4 ),
        .I4(\mixedSigInt_reg[19]_i_16_n_4 ),
        .I5(\mixedSigInt_reg[19]_i_15_n_4 ),
        .O(\mixedSigInt[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[7]_i_10 
       (.I0(\mixedSigInt_reg[7]_1 [0]),
        .I1(\mixedSigInt_reg[7]_2 ),
        .I2(\bl.DSP48E_2 [0]),
        .I3(\bl.DSP48E_2_7 [2]),
        .I4(\bl.DSP48E_2_4 [2]),
        .I5(\bl.DSP48E_2_1 [2]),
        .O(\mixedSigInt[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \mixedSigInt[7]_i_12 
       (.I0(\bl.DSP48E_2_1 [0]),
        .I1(\bl.DSP48E_2_4 [0]),
        .I2(\bl.DSP48E_2_7 [0]),
        .I3(O[0]),
        .I4(\mixedSigInt_reg[7]_i_2_0 ),
        .O(\mixedSigInt[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_13 
       (.I0(\bl.DSP48E_2_4 [0]),
        .I1(\bl.DSP48E_2_7 [0]),
        .I2(\bl.DSP48E_2_1 [0]),
        .I3(\mixedSigInt_reg[7]_i_14_n_6 ),
        .O(\mixedSigInt[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[7]_i_15 
       (.I0(\mixedSigInt_reg[7]_0 ),
        .I1(\mixedSigInt_reg[7]_i_2_1 ),
        .I2(O[1]),
        .I3(\bl.DSP48E_2_7 [1]),
        .I4(\bl.DSP48E_2_4 [1]),
        .I5(\bl.DSP48E_2_1 [1]),
        .O(\mixedSigInt[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \mixedSigInt[7]_i_16 
       (.I0(\mixedSigInt_reg[7]_i_2_0 ),
        .I1(O[0]),
        .I2(\bl.DSP48E_2_1 [0]),
        .I3(\bl.DSP48E_2_7 [0]),
        .I4(\bl.DSP48E_2_4 [0]),
        .I5(\mixedSigInt_reg[7]_i_14_n_6 ),
        .O(\mixedSigInt[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \mixedSigInt[7]_i_17 
       (.I0(\mixedSigInt[7]_i_13_n_0 ),
        .I1(\mixedSigInt_reg[7]_i_22_n_7 ),
        .I2(\mixedSigInt_reg[7]_i_23_n_7 ),
        .I3(\mixedSigInt_reg[7]_i_24_n_7 ),
        .O(\mixedSigInt[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_18 
       (.I0(\mixedSigInt_reg[7]_i_23_n_7 ),
        .I1(\mixedSigInt_reg[7]_i_24_n_7 ),
        .I2(\mixedSigInt_reg[7]_i_22_n_7 ),
        .I3(\mixedSigInt_reg[7]_i_14_n_7 ),
        .O(\mixedSigInt[7]_i_18_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_27 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [2]),
        .I1(P[2]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [2]),
        .O(\mixedSigInt[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_28 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [1]),
        .I1(P[1]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [1]),
        .O(\mixedSigInt[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_29 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [0]),
        .I1(P[0]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [0]),
        .O(\mixedSigInt[7]_i_29_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_30 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [3]),
        .I1(P[3]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [3]),
        .I3(\mixedSigInt[7]_i_27_n_0 ),
        .O(\mixedSigInt[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_31 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [2]),
        .I1(P[2]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [2]),
        .I3(\mixedSigInt[7]_i_28_n_0 ),
        .O(\mixedSigInt[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_32 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [1]),
        .I1(P[1]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [1]),
        .I3(\mixedSigInt[7]_i_29_n_0 ),
        .O(\mixedSigInt[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_33 
       (.I0(\mixedSigInt_reg[19]_i_9_0 [0]),
        .I1(P[0]),
        .I2(\mixedSigInt_reg[19]_i_9_1 [0]),
        .O(\mixedSigInt[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_34 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [2]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [2]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [2]),
        .O(\mixedSigInt[7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_35 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [1]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [1]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [1]),
        .O(\mixedSigInt[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_36 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [0]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [0]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [0]),
        .O(\mixedSigInt[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_37 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [3]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [3]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [3]),
        .I3(\mixedSigInt[7]_i_34_n_0 ),
        .O(\mixedSigInt[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_38 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [2]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [2]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [2]),
        .I3(\mixedSigInt[7]_i_35_n_0 ),
        .O(\mixedSigInt[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_39 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [1]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [1]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [1]),
        .I3(\mixedSigInt[7]_i_36_n_0 ),
        .O(\mixedSigInt[7]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_40 
       (.I0(\mixedSigInt_reg[19]_i_11_1 [0]),
        .I1(\mixedSigInt_reg[19]_i_11_0 [0]),
        .I2(\mixedSigInt_reg[19]_i_11_2 [0]),
        .O(\mixedSigInt[7]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_41 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [2]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [2]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [2]),
        .O(\mixedSigInt[7]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_42 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [1]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [1]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [1]),
        .O(\mixedSigInt[7]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_43 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [0]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [0]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [0]),
        .O(\mixedSigInt[7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_44 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [3]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [3]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [3]),
        .I3(\mixedSigInt[7]_i_41_n_0 ),
        .O(\mixedSigInt[7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_45 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [2]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [2]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [2]),
        .I3(\mixedSigInt[7]_i_42_n_0 ),
        .O(\mixedSigInt[7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_46 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [1]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [1]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [1]),
        .I3(\mixedSigInt[7]_i_43_n_0 ),
        .O(\mixedSigInt[7]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_47 
       (.I0(\mixedSigInt_reg[19]_i_12_1 [0]),
        .I1(\mixedSigInt_reg[19]_i_12_0 [0]),
        .I2(\mixedSigInt_reg[19]_i_12_2 [0]),
        .O(\mixedSigInt[7]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_48 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [2]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [2]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [2]),
        .O(\mixedSigInt[7]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_49 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [1]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [1]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [1]),
        .O(\mixedSigInt[7]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mixedSigInt[7]_i_50 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [0]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [0]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [0]),
        .O(\mixedSigInt[7]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_51 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [3]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [3]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [3]),
        .I3(\mixedSigInt[7]_i_48_n_0 ),
        .O(\mixedSigInt[7]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_52 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [2]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [2]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [2]),
        .I3(\mixedSigInt[7]_i_49_n_0 ),
        .O(\mixedSigInt[7]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mixedSigInt[7]_i_53 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [1]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [1]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [1]),
        .I3(\mixedSigInt[7]_i_50_n_0 ),
        .O(\mixedSigInt[7]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_54 
       (.I0(\mixedSigInt_reg[19]_i_13_1 [0]),
        .I1(\mixedSigInt_reg[19]_i_13_0 [0]),
        .I2(\mixedSigInt_reg[19]_i_13_2 [0]),
        .O(\mixedSigInt[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[7]_i_7 
       (.I0(\mixedSigInt_reg[7]_1 [3]),
        .I1(\mixedSigInt_reg[7]_5 ),
        .I2(\bl.DSP48E_2 [3]),
        .I3(\bl.DSP48E_2_8 [2]),
        .I4(\bl.DSP48E_2_5 [2]),
        .I5(\bl.DSP48E_2_2 [2]),
        .O(\mixedSigInt[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[7]_i_8 
       (.I0(\mixedSigInt_reg[7]_1 [2]),
        .I1(\mixedSigInt_reg[7]_4 ),
        .I2(\bl.DSP48E_2 [2]),
        .I3(\bl.DSP48E_2_8 [1]),
        .I4(\bl.DSP48E_2_5 [1]),
        .I5(\bl.DSP48E_2_2 [1]),
        .O(\mixedSigInt[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[7]_i_9 
       (.I0(\mixedSigInt_reg[7]_1 [1]),
        .I1(\mixedSigInt_reg[7]_3 ),
        .I2(\bl.DSP48E_2 [1]),
        .I3(\bl.DSP48E_2_8 [0]),
        .I4(\bl.DSP48E_2_5 [0]),
        .I5(\bl.DSP48E_2_2 [0]),
        .O(\mixedSigInt[7]_i_9_n_0 ));
  FDRE \mixedSigInt_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(A[6]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(A[7]),
        .R(\bl.DSP48E_2_10 ));
  CARRY4 \mixedSigInt_reg[11]_i_1 
       (.CI(\mixedSigInt_reg[7]_i_1_n_0 ),
        .CO({\mixedSigInt_reg[11]_i_1_n_0 ,\mixedSigInt_reg[11]_i_1_n_1 ,\mixedSigInt_reg[11]_i_1_n_2 ,\mixedSigInt_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\mixedSigInt_reg[11]_0 ),
        .O(p_0_in[11:8]),
        .S({\mixedSigInt[11]_i_6_n_0 ,\mixedSigInt[11]_i_7_n_0 ,\mixedSigInt[11]_i_8_n_0 ,\mixedSigInt[11]_i_9_n_0 }));
  CARRY4 \mixedSigInt_reg[11]_i_13 
       (.CI(\mixedSigInt_reg[7]_i_22_n_0 ),
        .CO({\mixedSigInt_reg[11]_i_13_n_0 ,\mixedSigInt_reg[11]_i_13_n_1 ,\mixedSigInt_reg[11]_i_13_n_2 ,\mixedSigInt_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[11]_i_18_n_0 ,\mixedSigInt[11]_i_19_n_0 ,\mixedSigInt[11]_i_20_n_0 ,\mixedSigInt[11]_i_21_n_0 }),
        .O(\bl.DSP48E_2_2 ),
        .S({\mixedSigInt[11]_i_22_n_0 ,\mixedSigInt[11]_i_23_n_0 ,\mixedSigInt[11]_i_24_n_0 ,\mixedSigInt[11]_i_25_n_0 }));
  CARRY4 \mixedSigInt_reg[11]_i_14 
       (.CI(\mixedSigInt_reg[7]_i_23_n_0 ),
        .CO({\mixedSigInt_reg[11]_i_14_n_0 ,\mixedSigInt_reg[11]_i_14_n_1 ,\mixedSigInt_reg[11]_i_14_n_2 ,\mixedSigInt_reg[11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[11]_i_26_n_0 ,\mixedSigInt[11]_i_27_n_0 ,\mixedSigInt[11]_i_28_n_0 ,\mixedSigInt[11]_i_29_n_0 }),
        .O(\bl.DSP48E_2_5 ),
        .S({\mixedSigInt[11]_i_30_n_0 ,\mixedSigInt[11]_i_31_n_0 ,\mixedSigInt[11]_i_32_n_0 ,\mixedSigInt[11]_i_33_n_0 }));
  CARRY4 \mixedSigInt_reg[11]_i_15 
       (.CI(\mixedSigInt_reg[7]_i_24_n_0 ),
        .CO({\mixedSigInt_reg[11]_i_15_n_0 ,\mixedSigInt_reg[11]_i_15_n_1 ,\mixedSigInt_reg[11]_i_15_n_2 ,\mixedSigInt_reg[11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[11]_i_34_n_0 ,\mixedSigInt[11]_i_35_n_0 ,\mixedSigInt[11]_i_36_n_0 ,\mixedSigInt[11]_i_37_n_0 }),
        .O(\bl.DSP48E_2_8 ),
        .S({\mixedSigInt[11]_i_38_n_0 ,\mixedSigInt[11]_i_39_n_0 ,\mixedSigInt[11]_i_40_n_0 ,\mixedSigInt[11]_i_41_n_0 }));
  CARRY4 \mixedSigInt_reg[11]_i_16 
       (.CI(\mixedSigInt_reg[7]_i_14_n_0 ),
        .CO({\mixedSigInt_reg[11]_i_16_n_0 ,\mixedSigInt_reg[11]_i_16_n_1 ,\mixedSigInt_reg[11]_i_16_n_2 ,\mixedSigInt_reg[11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[11]_i_42_n_0 ,\mixedSigInt[11]_i_43_n_0 ,\mixedSigInt[11]_i_44_n_0 ,\mixedSigInt[11]_i_45_n_0 }),
        .O(\bl.DSP48E_2 ),
        .S({\mixedSigInt[11]_i_46_n_0 ,\mixedSigInt[11]_i_47_n_0 ,\mixedSigInt[11]_i_48_n_0 ,\mixedSigInt[11]_i_49_n_0 }));
  FDRE \mixedSigInt_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(A[8]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(A[9]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(A[10]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(A[11]),
        .R(\bl.DSP48E_2_10 ));
  CARRY4 \mixedSigInt_reg[15]_i_1 
       (.CI(\mixedSigInt_reg[11]_i_1_n_0 ),
        .CO({\mixedSigInt_reg[15]_i_1_n_0 ,\mixedSigInt_reg[15]_i_1_n_1 ,\mixedSigInt_reg[15]_i_1_n_2 ,\mixedSigInt_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_2_n_0 ,\mixedSigInt[15]_i_3_n_0 ,\mixedSigInt[15]_i_4_n_0 ,\mixedSigInt_reg[15]_0 }),
        .O(p_0_in[15:12]),
        .S({\mixedSigInt[15]_i_6_n_0 ,\mixedSigInt[15]_i_7_n_0 ,\mixedSigInt[15]_i_8_n_0 ,\mixedSigInt[15]_i_9_n_0 }));
  CARRY4 \mixedSigInt_reg[15]_i_13 
       (.CI(\mixedSigInt_reg[11]_i_13_n_0 ),
        .CO({\mixedSigInt_reg[15]_i_13_n_0 ,\mixedSigInt_reg[15]_i_13_n_1 ,\mixedSigInt_reg[15]_i_13_n_2 ,\mixedSigInt_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_18_n_0 ,\mixedSigInt[15]_i_19_n_0 ,\mixedSigInt[15]_i_20_n_0 ,\mixedSigInt[15]_i_21_n_0 }),
        .O(\bl.DSP48E_2_3 ),
        .S({\mixedSigInt[15]_i_22_n_0 ,\mixedSigInt[15]_i_23_n_0 ,\mixedSigInt[15]_i_24_n_0 ,\mixedSigInt[15]_i_25_n_0 }));
  CARRY4 \mixedSigInt_reg[15]_i_14 
       (.CI(\mixedSigInt_reg[11]_i_14_n_0 ),
        .CO({\mixedSigInt_reg[15]_i_14_n_0 ,\mixedSigInt_reg[15]_i_14_n_1 ,\mixedSigInt_reg[15]_i_14_n_2 ,\mixedSigInt_reg[15]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_26_n_0 ,\mixedSigInt[15]_i_27_n_0 ,\mixedSigInt[15]_i_28_n_0 ,\mixedSigInt[15]_i_29_n_0 }),
        .O(\bl.DSP48E_2_6 ),
        .S({\mixedSigInt[15]_i_30_n_0 ,\mixedSigInt[15]_i_31_n_0 ,\mixedSigInt[15]_i_32_n_0 ,\mixedSigInt[15]_i_33_n_0 }));
  CARRY4 \mixedSigInt_reg[15]_i_15 
       (.CI(\mixedSigInt_reg[11]_i_15_n_0 ),
        .CO({\mixedSigInt_reg[15]_i_15_n_0 ,\mixedSigInt_reg[15]_i_15_n_1 ,\mixedSigInt_reg[15]_i_15_n_2 ,\mixedSigInt_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_34_n_0 ,\mixedSigInt[15]_i_35_n_0 ,\mixedSigInt[15]_i_36_n_0 ,\mixedSigInt[15]_i_37_n_0 }),
        .O(\bl.DSP48E_2_9 ),
        .S({\mixedSigInt[15]_i_38_n_0 ,\mixedSigInt[15]_i_39_n_0 ,\mixedSigInt[15]_i_40_n_0 ,\mixedSigInt[15]_i_41_n_0 }));
  CARRY4 \mixedSigInt_reg[15]_i_16 
       (.CI(\mixedSigInt_reg[11]_i_16_n_0 ),
        .CO({\mixedSigInt_reg[15]_i_16_n_0 ,\mixedSigInt_reg[15]_i_16_n_1 ,\mixedSigInt_reg[15]_i_16_n_2 ,\mixedSigInt_reg[15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_42_n_0 ,\mixedSigInt[15]_i_43_n_0 ,\mixedSigInt[15]_i_44_n_0 ,\mixedSigInt[15]_i_45_n_0 }),
        .O(\bl.DSP48E_2_0 ),
        .S({\mixedSigInt[15]_i_46_n_0 ,\mixedSigInt[15]_i_47_n_0 ,\mixedSigInt[15]_i_48_n_0 ,\mixedSigInt[15]_i_49_n_0 }));
  FDRE \mixedSigInt_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(A[12]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(A[13]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(A[14]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(A[15]),
        .R(\bl.DSP48E_2_10 ));
  CARRY4 \mixedSigInt_reg[19]_i_1 
       (.CI(\mixedSigInt_reg[15]_i_1_n_0 ),
        .CO({\NLW_mixedSigInt_reg[19]_i_1_CO_UNCONNECTED [3],\mixedSigInt_reg[19]_i_1_n_1 ,\mixedSigInt_reg[19]_i_1_n_2 ,\mixedSigInt_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mixedSigInt[19]_i_2_n_0 ,\mixedSigInt[19]_i_3_n_0 ,\mixedSigInt[19]_i_4_n_0 }),
        .O(p_0_in[19:16]),
        .S({\mixedSigInt[19]_i_5_n_0 ,\mixedSigInt[19]_i_6_n_0 ,\mixedSigInt[19]_i_7_n_0 ,\mixedSigInt[19]_i_8_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_11 
       (.CI(\mixedSigInt_reg[19]_i_15_n_0 ),
        .CO({\NLW_mixedSigInt_reg[19]_i_11_CO_UNCONNECTED [3:2],\mixedSigInt_reg[19]_i_11_n_2 ,\NLW_mixedSigInt_reg[19]_i_11_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mixedSigInt[19]_i_7_0 }),
        .O({\NLW_mixedSigInt_reg[19]_i_11_O_UNCONNECTED [3:1],\mixedSigInt_reg[19]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b1,\mixedSigInt[19]_i_23_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_12 
       (.CI(\mixedSigInt_reg[19]_i_16_n_0 ),
        .CO({\NLW_mixedSigInt_reg[19]_i_12_CO_UNCONNECTED [3:2],\mixedSigInt_reg[19]_i_12_n_2 ,\NLW_mixedSigInt_reg[19]_i_12_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mixedSigInt[19]_i_7_1 }),
        .O({\NLW_mixedSigInt_reg[19]_i_12_O_UNCONNECTED [3:1],\mixedSigInt_reg[19]_i_12_n_7 }),
        .S({1'b0,1'b0,1'b1,\mixedSigInt[19]_i_25_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_13 
       (.CI(\mixedSigInt_reg[19]_i_17_n_0 ),
        .CO({\NLW_mixedSigInt_reg[19]_i_13_CO_UNCONNECTED [3:2],\mixedSigInt_reg[19]_i_13_n_2 ,\NLW_mixedSigInt_reg[19]_i_13_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mixedSigInt[19]_i_7_2 }),
        .O({\NLW_mixedSigInt_reg[19]_i_13_O_UNCONNECTED [3:1],\mixedSigInt_reg[19]_i_13_n_7 }),
        .S({1'b0,1'b0,1'b1,\mixedSigInt[19]_i_27_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_15 
       (.CI(\mixedSigInt_reg[15]_i_13_n_0 ),
        .CO({\mixedSigInt_reg[19]_i_15_n_0 ,\mixedSigInt_reg[19]_i_15_n_1 ,\mixedSigInt_reg[19]_i_15_n_2 ,\mixedSigInt_reg[19]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_8_0 ,\mixedSigInt[19]_i_29_n_0 ,\mixedSigInt[19]_i_30_n_0 ,\mixedSigInt[19]_i_31_n_0 }),
        .O({\mixedSigInt_reg[19]_i_15_n_4 ,\mixedSigInt_reg[19]_i_15_n_5 ,\mixedSigInt_reg[19]_i_15_n_6 ,\mixedSigInt_reg[19]_i_15_n_7 }),
        .S({\mixedSigInt[15]_i_8_1 ,\mixedSigInt[19]_i_33_n_0 ,\mixedSigInt[19]_i_34_n_0 ,\mixedSigInt[19]_i_35_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_16 
       (.CI(\mixedSigInt_reg[15]_i_14_n_0 ),
        .CO({\mixedSigInt_reg[19]_i_16_n_0 ,\mixedSigInt_reg[19]_i_16_n_1 ,\mixedSigInt_reg[19]_i_16_n_2 ,\mixedSigInt_reg[19]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_8_2 ,\mixedSigInt[19]_i_37_n_0 ,\mixedSigInt[19]_i_38_n_0 ,\mixedSigInt[19]_i_39_n_0 }),
        .O({\mixedSigInt_reg[19]_i_16_n_4 ,\mixedSigInt_reg[19]_i_16_n_5 ,\mixedSigInt_reg[19]_i_16_n_6 ,\mixedSigInt_reg[19]_i_16_n_7 }),
        .S({\mixedSigInt[15]_i_8_3 ,\mixedSigInt[19]_i_41_n_0 ,\mixedSigInt[19]_i_42_n_0 ,\mixedSigInt[19]_i_43_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_17 
       (.CI(\mixedSigInt_reg[15]_i_15_n_0 ),
        .CO({\mixedSigInt_reg[19]_i_17_n_0 ,\mixedSigInt_reg[19]_i_17_n_1 ,\mixedSigInt_reg[19]_i_17_n_2 ,\mixedSigInt_reg[19]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[15]_i_8_4 ,\mixedSigInt[19]_i_45_n_0 ,\mixedSigInt[19]_i_46_n_0 ,\mixedSigInt[19]_i_47_n_0 }),
        .O({\mixedSigInt_reg[19]_i_17_n_4 ,\mixedSigInt_reg[19]_i_17_n_5 ,\mixedSigInt_reg[19]_i_17_n_6 ,\mixedSigInt_reg[19]_i_17_n_7 }),
        .S({\mixedSigInt[15]_i_8_5 ,\mixedSigInt[19]_i_49_n_0 ,\mixedSigInt[19]_i_50_n_0 ,\mixedSigInt[19]_i_51_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_18 
       (.CI(\mixedSigInt_reg[15]_i_16_n_0 ),
        .CO({\mixedSigInt_reg[19]_i_18_n_0 ,\mixedSigInt_reg[19]_i_18_n_1 ,\mixedSigInt_reg[19]_i_18_n_2 ,\mixedSigInt_reg[19]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\mixedSigInt[19]_i_53_n_0 ,\mixedSigInt[19]_i_54_n_0 ,\mixedSigInt[19]_i_55_n_0 }),
        .O({\mixedSigInt_reg[19]_i_18_n_4 ,\mixedSigInt_reg[19]_i_18_n_5 ,\mixedSigInt_reg[19]_i_18_n_6 ,\mixedSigInt_reg[19]_i_18_n_7 }),
        .S({S,\mixedSigInt[19]_i_57_n_0 ,\mixedSigInt[19]_i_58_n_0 ,\mixedSigInt[19]_i_59_n_0 }));
  CARRY4 \mixedSigInt_reg[19]_i_9 
       (.CI(\mixedSigInt_reg[19]_i_18_n_0 ),
        .CO({\NLW_mixedSigInt_reg[19]_i_9_CO_UNCONNECTED [3:2],\mixedSigInt_reg[19]_i_9_n_2 ,\NLW_mixedSigInt_reg[19]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mixedSigInt[19]_i_8_0 }),
        .O({\NLW_mixedSigInt_reg[19]_i_9_O_UNCONNECTED [3:1],\mixedSigInt_reg[19]_i_9_n_7 }),
        .S({1'b0,1'b0,1'b1,\mixedSigInt[19]_i_21_n_0 }));
  FDRE \mixedSigInt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(A[0]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(A[1]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(A[2]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(A[3]),
        .R(\bl.DSP48E_2_10 ));
  CARRY4 \mixedSigInt_reg[7]_i_1 
       (.CI(\mixedSigInt_reg[7]_i_2_n_0 ),
        .CO({\mixedSigInt_reg[7]_i_1_n_0 ,\mixedSigInt_reg[7]_i_1_n_1 ,\mixedSigInt_reg[7]_i_1_n_2 ,\mixedSigInt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\mixedSigInt_reg[7]_1 ),
        .O(p_0_in[7:4]),
        .S({\mixedSigInt[7]_i_7_n_0 ,\mixedSigInt[7]_i_8_n_0 ,\mixedSigInt[7]_i_9_n_0 ,\mixedSigInt[7]_i_10_n_0 }));
  CARRY4 \mixedSigInt_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\mixedSigInt_reg[7]_i_14_n_0 ,\mixedSigInt_reg[7]_i_14_n_1 ,\mixedSigInt_reg[7]_i_14_n_2 ,\mixedSigInt_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[7]_i_27_n_0 ,\mixedSigInt[7]_i_28_n_0 ,\mixedSigInt[7]_i_29_n_0 ,1'b0}),
        .O({O,\mixedSigInt_reg[7]_i_14_n_6 ,\mixedSigInt_reg[7]_i_14_n_7 }),
        .S({\mixedSigInt[7]_i_30_n_0 ,\mixedSigInt[7]_i_31_n_0 ,\mixedSigInt[7]_i_32_n_0 ,\mixedSigInt[7]_i_33_n_0 }));
  CARRY4 \mixedSigInt_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\mixedSigInt_reg[7]_i_2_n_0 ,\mixedSigInt_reg[7]_i_2_n_1 ,\mixedSigInt_reg[7]_i_2_n_2 ,\mixedSigInt_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt_reg[7]_0 ,\mixedSigInt[7]_i_12_n_0 ,\mixedSigInt[7]_i_13_n_0 ,\mixedSigInt_reg[7]_i_14_n_7 }),
        .O(\NLW_mixedSigInt_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\mixedSigInt[7]_i_15_n_0 ,\mixedSigInt[7]_i_16_n_0 ,\mixedSigInt[7]_i_17_n_0 ,\mixedSigInt[7]_i_18_n_0 }));
  CARRY4 \mixedSigInt_reg[7]_i_22 
       (.CI(1'b0),
        .CO({\mixedSigInt_reg[7]_i_22_n_0 ,\mixedSigInt_reg[7]_i_22_n_1 ,\mixedSigInt_reg[7]_i_22_n_2 ,\mixedSigInt_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[7]_i_34_n_0 ,\mixedSigInt[7]_i_35_n_0 ,\mixedSigInt[7]_i_36_n_0 ,1'b0}),
        .O({\bl.DSP48E_2_1 ,\mixedSigInt_reg[7]_i_22_n_7 }),
        .S({\mixedSigInt[7]_i_37_n_0 ,\mixedSigInt[7]_i_38_n_0 ,\mixedSigInt[7]_i_39_n_0 ,\mixedSigInt[7]_i_40_n_0 }));
  CARRY4 \mixedSigInt_reg[7]_i_23 
       (.CI(1'b0),
        .CO({\mixedSigInt_reg[7]_i_23_n_0 ,\mixedSigInt_reg[7]_i_23_n_1 ,\mixedSigInt_reg[7]_i_23_n_2 ,\mixedSigInt_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[7]_i_41_n_0 ,\mixedSigInt[7]_i_42_n_0 ,\mixedSigInt[7]_i_43_n_0 ,1'b0}),
        .O({\bl.DSP48E_2_4 ,\mixedSigInt_reg[7]_i_23_n_7 }),
        .S({\mixedSigInt[7]_i_44_n_0 ,\mixedSigInt[7]_i_45_n_0 ,\mixedSigInt[7]_i_46_n_0 ,\mixedSigInt[7]_i_47_n_0 }));
  CARRY4 \mixedSigInt_reg[7]_i_24 
       (.CI(1'b0),
        .CO({\mixedSigInt_reg[7]_i_24_n_0 ,\mixedSigInt_reg[7]_i_24_n_1 ,\mixedSigInt_reg[7]_i_24_n_2 ,\mixedSigInt_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\mixedSigInt[7]_i_48_n_0 ,\mixedSigInt[7]_i_49_n_0 ,\mixedSigInt[7]_i_50_n_0 ,1'b0}),
        .O({\bl.DSP48E_2_7 ,\mixedSigInt_reg[7]_i_24_n_7 }),
        .S({\mixedSigInt[7]_i_51_n_0 ,\mixedSigInt[7]_i_52_n_0 ,\mixedSigInt[7]_i_53_n_0 ,\mixedSigInt[7]_i_54_n_0 }));
  FDRE \mixedSigInt_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(A[4]),
        .R(\bl.DSP48E_2_10 ));
  FDRE \mixedSigInt_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(A[5]),
        .R(\bl.DSP48E_2_10 ));
  skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66 multipy_signal
       (.Q(A),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_10 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_11 ),
        .s_axi_aclk(s_axi_aclk),
        .sigOut(sigOut));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    S,
    CO,
    DI,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    P,
    \mixedSigInt_reg[19]_i_18 ,
    \count_reg[0] ,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    D,
    count02_out,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]S;
  output [0:0]CO;
  output [0:0]DI;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]P;
  input [1:0]\mixedSigInt_reg[19]_i_18 ;
  input \count_reg[0] ;
  input \bl.DSP48E_2_0 ;
  input \bl.DSP48E_2_1 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]D;
  input count02_out;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out;
  wire \count_reg[0] ;
  wire [1:0]\mixedSigInt_reg[19]_i_18 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  skrach_design_skrach_core_0_1_adsr_61 adsr_inst
       (.A(oscOut),
        .DI(DI),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .P(P),
        .S(S),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out(count02_out),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_18 (\mixedSigInt_reg[19]_i_18 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_62 osc_inst
       (.CO(CO),
        .D(D),
        .Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_1 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_0
   (s_axi_aresetn_0,
    Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \bl.DSP48E_2_0 ,
    \slv_reg7_reg[31] ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \mixedSigInt_reg[19]_i_15 ,
    \mixedSigInt_reg[19]_i_15_0 ,
    \count_reg[0] ,
    \bl.DSP48E_2_2 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_8,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output s_axi_aresetn_0;
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\slv_reg7_reg[31] ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]\mixedSigInt_reg[19]_i_15 ;
  input [1:0]\mixedSigInt_reg[19]_i_15_0 ;
  input \count_reg[0] ;
  input [1:0]\bl.DSP48E_2_2 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_8;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire [1:0]\bl.DSP48E_2_2 ;
  wire count02_out_8;
  wire \count_reg[0] ;
  wire [1:0]\mixedSigInt_reg[19]_i_15 ;
  wire [1:0]\mixedSigInt_reg[19]_i_15_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [0:0]\slv_reg7_reg[31] ;

  skrach_design_skrach_core_0_1_adsr_56 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_1 ),
        .count02_out_8(count02_out_8),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_15 (\mixedSigInt_reg[19]_i_15 ),
        .\mixedSigInt_reg[19]_i_15_0 (\mixedSigInt_reg[19]_i_15_0 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0));
  skrach_design_skrach_core_0_1_oscillator_57 osc_inst
       (.Q(Q),
        .SR(s_axi_aresetn_0),
        .\bl.DSP48E_2 (\bl.DSP48E_2_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg7_reg[31] (\slv_reg7_reg[31] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_1
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg8_reg[15] ,
    \bl.DSP48E_2_0 ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    opPhase,
    P,
    \mixedSigInt_reg[19]_i_9 ,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_9,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg8_reg[15] ;
  output [0:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input \bl.DSP48E_2_1 ;
  input \bl.DSP48E_2_2 ;
  input [15:0]opPhase;
  input [0:0]P;
  input [0:0]\mixedSigInt_reg[19]_i_9 ;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_9;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [0:0]P;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire count02_out_9;
  wire \count_reg[0] ;
  wire [0:0]\mixedSigInt_reg[19]_i_9 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg8_reg[15] ;

  skrach_design_skrach_core_0_1_adsr_51 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .P(P),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_9(count02_out_9),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_9 (\mixedSigInt_reg[19]_i_9 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_52 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg8_reg[15] (\slv_reg8_reg[15] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_10
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg7_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_0 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_7,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg7_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input [1:0]\bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_7;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [1:0]\bl.DSP48E_2_0 ;
  wire count02_out_7;
  wire \count_reg[0] ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg7_reg[15] ;

  skrach_design_skrach_core_0_1_adsr adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_7(count02_out_7),
        .\count_reg[0]_0 (\count_reg[0] ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg7_reg[15] (\slv_reg7_reg[15] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_2
   (Q,
    P,
    prevState_reg,
    \slv_reg8_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_10,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]P;
  output prevState_reg;
  output [0:0]\slv_reg8_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_10;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [15:0]P;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire count02_out_10;
  wire \count_reg[0] ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg8_reg[31] ;

  skrach_design_skrach_core_0_1_adsr_46 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .P(P),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_10(count02_out_10),
        .\count_reg[0]_0 (\count_reg[0] ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_47 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg8_reg[31] (\slv_reg8_reg[31] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_3
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg3_reg[31] ,
    \bl.DSP48E_2_0 ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    opPhase,
    \mixedSigInt_reg[19]_i_13 ,
    \mixedSigInt_reg[19]_i_13_0 ,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_0,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg3_reg[31] ;
  output [0:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input [0:0]\bl.DSP48E_2_1 ;
  input \bl.DSP48E_2_2 ;
  input [15:0]opPhase;
  input [0:0]\mixedSigInt_reg[19]_i_13 ;
  input [0:0]\mixedSigInt_reg[19]_i_13_0 ;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_0;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire count02_out_0;
  wire \count_reg[0] ;
  wire [0:0]\mixedSigInt_reg[19]_i_13 ;
  wire [0:0]\mixedSigInt_reg[19]_i_13_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg3_reg[31] ;

  skrach_design_skrach_core_0_1_adsr_41 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_0(count02_out_0),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_13 (\mixedSigInt_reg[19]_i_13 ),
        .\mixedSigInt_reg[19]_i_13_0 (\mixedSigInt_reg[19]_i_13_0 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_42 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg3_reg[31] (\slv_reg3_reg[31] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_4
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg4_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_1,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg4_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input [0:0]\bl.DSP48E_2_0 ;
  input \bl.DSP48E_2_1 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_1;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out_1;
  wire \count_reg[0] ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg4_reg[15] ;

  skrach_design_skrach_core_0_1_adsr_36 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_1(count02_out_1),
        .\count_reg[0]_0 (\count_reg[0] ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_37 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_1 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg4_reg[15] (\slv_reg4_reg[15] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_5
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \bl.DSP48E_2_0 ,
    \slv_reg4_reg[31] ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \mixedSigInt_reg[19]_i_17 ,
    \mixedSigInt_reg[19]_i_17_0 ,
    \count_reg[0] ,
    \bl.DSP48E_2_2 ,
    \bl.DSP48E_2_3 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_2,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\slv_reg4_reg[31] ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]\mixedSigInt_reg[19]_i_17 ;
  input [1:0]\mixedSigInt_reg[19]_i_17_0 ;
  input \count_reg[0] ;
  input [0:0]\bl.DSP48E_2_2 ;
  input \bl.DSP48E_2_3 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_2;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire [0:0]\bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_3 ;
  wire count02_out_2;
  wire \count_reg[0] ;
  wire [1:0]\mixedSigInt_reg[19]_i_17 ;
  wire [1:0]\mixedSigInt_reg[19]_i_17_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg4_reg[31] ;

  skrach_design_skrach_core_0_1_adsr_31 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_2 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_2(count02_out_2),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_17 (\mixedSigInt_reg[19]_i_17 ),
        .\mixedSigInt_reg[19]_i_17_0 (\mixedSigInt_reg[19]_i_17_0 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_32 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_3 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg4_reg[31] (\slv_reg4_reg[31] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_6
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg5_reg[15] ,
    \bl.DSP48E_2_0 ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    opPhase,
    \mixedSigInt_reg[19]_i_12 ,
    \mixedSigInt_reg[19]_i_12_0 ,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_3,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg5_reg[15] ;
  output [0:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input [0:0]\bl.DSP48E_2_1 ;
  input \bl.DSP48E_2_2 ;
  input [15:0]opPhase;
  input [0:0]\mixedSigInt_reg[19]_i_12 ;
  input [0:0]\mixedSigInt_reg[19]_i_12_0 ;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_3;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire count02_out_3;
  wire \count_reg[0] ;
  wire [0:0]\mixedSigInt_reg[19]_i_12 ;
  wire [0:0]\mixedSigInt_reg[19]_i_12_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg5_reg[15] ;

  skrach_design_skrach_core_0_1_adsr_26 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_3(count02_out_3),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_12 (\mixedSigInt_reg[19]_i_12 ),
        .\mixedSigInt_reg[19]_i_12_0 (\mixedSigInt_reg[19]_i_12_0 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_27 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg5_reg[15] (\slv_reg5_reg[15] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_7
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg5_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_4,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg5_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input [0:0]\bl.DSP48E_2_0 ;
  input \bl.DSP48E_2_1 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_4;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire count02_out_4;
  wire \count_reg[0] ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg5_reg[31] ;

  skrach_design_skrach_core_0_1_adsr_21 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_4(count02_out_4),
        .\count_reg[0]_0 (\count_reg[0] ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_22 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_1 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg5_reg[31] (\slv_reg5_reg[31] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_8
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \bl.DSP48E_2_0 ,
    \slv_reg6_reg[15] ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \mixedSigInt_reg[19]_i_16 ,
    \mixedSigInt_reg[19]_i_16_0 ,
    \count_reg[0] ,
    \bl.DSP48E_2_2 ,
    \bl.DSP48E_2_3 ,
    opPhase,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_5,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\slv_reg6_reg[15] ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]\mixedSigInt_reg[19]_i_16 ;
  input [1:0]\mixedSigInt_reg[19]_i_16_0 ;
  input \count_reg[0] ;
  input [0:0]\bl.DSP48E_2_2 ;
  input \bl.DSP48E_2_3 ;
  input [15:0]opPhase;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_5;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire [0:0]\bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_3 ;
  wire count02_out_5;
  wire \count_reg[0] ;
  wire [1:0]\mixedSigInt_reg[19]_i_16 ;
  wire [1:0]\mixedSigInt_reg[19]_i_16_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg6_reg[15] ;

  skrach_design_skrach_core_0_1_adsr_16 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_1 ),
        .\bl.DSP48E_2_2 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_5(count02_out_5),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_16 (\mixedSigInt_reg[19]_i_16 ),
        .\mixedSigInt_reg[19]_i_16_0 (\mixedSigInt_reg[19]_i_16_0 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_17 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_3 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg6_reg[15] (\slv_reg6_reg[15] ));
endmodule

(* ORIG_REF_NAME = "operator" *) 
module skrach_design_skrach_core_0_1_operator_9
   (Q,
    \bl.DSP48E_2 ,
    prevState_reg,
    \slv_reg6_reg[31] ,
    \bl.DSP48E_2_0 ,
    \mixedSigInt_reg[7]_i_24 ,
    \mixedSigInt_reg[7]_i_23 ,
    \mixedSigInt_reg[11]_i_15 ,
    \mixedSigInt_reg[7]_i_23_0 ,
    \mixedSigInt_reg[11]_i_14 ,
    \mixedSigInt_reg[11]_i_14_0 ,
    \mixedSigInt_reg[11]_i_14_1 ,
    \mixedSigInt_reg[15]_i_15 ,
    \mixedSigInt_reg[11]_i_14_2 ,
    \mixedSigInt_reg[15]_i_14 ,
    \mixedSigInt_reg[15]_i_14_0 ,
    \mixedSigInt_reg[15]_i_14_1 ,
    \mixedSigInt_reg[15]_i_15_0 ,
    \mixedSigInt_reg[15]_i_14_2 ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    prevState_reg_0,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2_1 ,
    opPhase,
    \mixedSigInt_reg[19]_i_11 ,
    \mixedSigInt_reg[19]_i_11_0 ,
    O,
    \mixedSigInt_reg[7] ,
    \mixedSigInt_reg[7]_0 ,
    \mixedSigInt_reg[7]_1 ,
    \mixedSigInt_reg[11] ,
    \mixedSigInt_reg[11]_0 ,
    \mixedSigInt_reg[11]_1 ,
    \mixedSigInt_reg[11]_2 ,
    \mixedSigInt_reg[15] ,
    \mixedSigInt[11]_i_6 ,
    \mixedSigInt[11]_i_6_0 ,
    \mixedSigInt[11]_i_6_1 ,
    \FSM_sequential_state_reg[1] ,
    \processCount_reg[17] ,
    count02_out_6,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output [1:0]Q;
  output [15:0]\bl.DSP48E_2 ;
  output prevState_reg;
  output [0:0]\slv_reg6_reg[31] ;
  output [0:0]\bl.DSP48E_2_0 ;
  output [0:0]\mixedSigInt_reg[7]_i_24 ;
  output \mixedSigInt_reg[7]_i_23 ;
  output [3:0]\mixedSigInt_reg[11]_i_15 ;
  output \mixedSigInt_reg[7]_i_23_0 ;
  output \mixedSigInt_reg[11]_i_14 ;
  output \mixedSigInt_reg[11]_i_14_0 ;
  output \mixedSigInt_reg[11]_i_14_1 ;
  output [3:0]\mixedSigInt_reg[15]_i_15 ;
  output \mixedSigInt_reg[11]_i_14_2 ;
  output \mixedSigInt_reg[15]_i_14 ;
  output \mixedSigInt_reg[15]_i_14_0 ;
  output \mixedSigInt_reg[15]_i_14_1 ;
  output [0:0]\mixedSigInt_reg[15]_i_15_0 ;
  output \mixedSigInt_reg[15]_i_14_2 ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input prevState_reg_0;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input [1:0]\bl.DSP48E_2_1 ;
  input [15:0]opPhase;
  input [0:0]\mixedSigInt_reg[19]_i_11 ;
  input [0:0]\mixedSigInt_reg[19]_i_11_0 ;
  input [1:0]O;
  input [2:0]\mixedSigInt_reg[7] ;
  input [2:0]\mixedSigInt_reg[7]_0 ;
  input [2:0]\mixedSigInt_reg[7]_1 ;
  input [3:0]\mixedSigInt_reg[11] ;
  input [3:0]\mixedSigInt_reg[11]_0 ;
  input [3:0]\mixedSigInt_reg[11]_1 ;
  input [3:0]\mixedSigInt_reg[11]_2 ;
  input [3:0]\mixedSigInt_reg[15] ;
  input [3:0]\mixedSigInt[11]_i_6 ;
  input [3:0]\mixedSigInt[11]_i_6_0 ;
  input [3:0]\mixedSigInt[11]_i_6_1 ;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]\processCount_reg[17] ;
  input count02_out_6;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire [15:0]\bl.DSP48E_2 ;
  wire [0:0]\bl.DSP48E_2_0 ;
  wire [1:0]\bl.DSP48E_2_1 ;
  wire count02_out_6;
  wire \count_reg[0] ;
  wire [3:0]\mixedSigInt[11]_i_6 ;
  wire [3:0]\mixedSigInt[11]_i_6_0 ;
  wire [3:0]\mixedSigInt[11]_i_6_1 ;
  wire [3:0]\mixedSigInt_reg[11] ;
  wire [3:0]\mixedSigInt_reg[11]_0 ;
  wire [3:0]\mixedSigInt_reg[11]_1 ;
  wire [3:0]\mixedSigInt_reg[11]_2 ;
  wire \mixedSigInt_reg[11]_i_14 ;
  wire \mixedSigInt_reg[11]_i_14_0 ;
  wire \mixedSigInt_reg[11]_i_14_1 ;
  wire \mixedSigInt_reg[11]_i_14_2 ;
  wire [3:0]\mixedSigInt_reg[11]_i_15 ;
  wire [3:0]\mixedSigInt_reg[15] ;
  wire \mixedSigInt_reg[15]_i_14 ;
  wire \mixedSigInt_reg[15]_i_14_0 ;
  wire \mixedSigInt_reg[15]_i_14_1 ;
  wire \mixedSigInt_reg[15]_i_14_2 ;
  wire [3:0]\mixedSigInt_reg[15]_i_15 ;
  wire [0:0]\mixedSigInt_reg[15]_i_15_0 ;
  wire [0:0]\mixedSigInt_reg[19]_i_11 ;
  wire [0:0]\mixedSigInt_reg[19]_i_11_0 ;
  wire [2:0]\mixedSigInt_reg[7] ;
  wire [2:0]\mixedSigInt_reg[7]_0 ;
  wire [2:0]\mixedSigInt_reg[7]_1 ;
  wire \mixedSigInt_reg[7]_i_23 ;
  wire \mixedSigInt_reg[7]_i_23_0 ;
  wire [0:0]\mixedSigInt_reg[7]_i_24 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]oscOut;
  wire prevState_reg;
  wire prevState_reg_0;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]\slv_reg6_reg[31] ;

  skrach_design_skrach_core_0_1_adsr_11 adsr_inst
       (.A(oscOut),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .O(O),
        .amplitude0_carry_0(amplitude0_carry),
        .\amplitude_reg[4]_0 (\amplitude_reg[4] ),
        .\amplitude_reg[5]_0 (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .\bl.DSP48E_2_1 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .count02_out_6(count02_out_6),
        .\count_reg[0]_0 (\count_reg[0] ),
        .\mixedSigInt[11]_i_6 (\mixedSigInt[11]_i_6 ),
        .\mixedSigInt[11]_i_6_0 (\mixedSigInt[11]_i_6_0 ),
        .\mixedSigInt[11]_i_6_1 (\mixedSigInt[11]_i_6_1 ),
        .\mixedSigInt_reg[11] (\mixedSigInt_reg[11] ),
        .\mixedSigInt_reg[11]_0 (\mixedSigInt_reg[11]_0 ),
        .\mixedSigInt_reg[11]_1 (\mixedSigInt_reg[11]_1 ),
        .\mixedSigInt_reg[11]_2 (\mixedSigInt_reg[11]_2 ),
        .\mixedSigInt_reg[11]_i_14 (\mixedSigInt_reg[11]_i_14 ),
        .\mixedSigInt_reg[11]_i_14_0 (\mixedSigInt_reg[11]_i_14_0 ),
        .\mixedSigInt_reg[11]_i_14_1 (\mixedSigInt_reg[11]_i_14_1 ),
        .\mixedSigInt_reg[11]_i_14_2 (\mixedSigInt_reg[11]_i_14_2 ),
        .\mixedSigInt_reg[11]_i_15 (\mixedSigInt_reg[11]_i_15 ),
        .\mixedSigInt_reg[15] (\mixedSigInt_reg[15] ),
        .\mixedSigInt_reg[15]_i_14 (\mixedSigInt_reg[15]_i_14 ),
        .\mixedSigInt_reg[15]_i_14_0 (\mixedSigInt_reg[15]_i_14_0 ),
        .\mixedSigInt_reg[15]_i_14_1 (\mixedSigInt_reg[15]_i_14_1 ),
        .\mixedSigInt_reg[15]_i_14_2 (\mixedSigInt_reg[15]_i_14_2 ),
        .\mixedSigInt_reg[15]_i_15 (\mixedSigInt_reg[15]_i_15 ),
        .\mixedSigInt_reg[15]_i_15_0 (\mixedSigInt_reg[15]_i_15_0 ),
        .\mixedSigInt_reg[19]_i_11 (\mixedSigInt_reg[19]_i_11 ),
        .\mixedSigInt_reg[19]_i_11_0 (\mixedSigInt_reg[19]_i_11_0 ),
        .\mixedSigInt_reg[7] (\mixedSigInt_reg[7] ),
        .\mixedSigInt_reg[7]_0 (\mixedSigInt_reg[7]_0 ),
        .\mixedSigInt_reg[7]_1 (\mixedSigInt_reg[7]_1 ),
        .\mixedSigInt_reg[7]_i_23 (\mixedSigInt_reg[7]_i_23 ),
        .\mixedSigInt_reg[7]_i_23_0 (\mixedSigInt_reg[7]_i_23_0 ),
        .\mixedSigInt_reg[7]_i_24 (\mixedSigInt_reg[7]_i_24 ),
        .nextSample(nextSample),
        .prevState_reg_0(prevState_reg),
        .prevState_reg_1(prevState_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_oscillator_12 osc_inst
       (.Q(Q),
        .\bl.DSP48E_2 (\bl.DSP48E_2_1 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16] (oscOut),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg6_reg[31] (\slv_reg6_reg[31] ));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator
   (Q,
    \processCount_reg[16] ,
    \slv_reg7_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg7_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [1:0]\bl.DSP48E_2 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [1:0]\bl.DSP48E_2 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg7_reg[15] ;

  skrach_design_skrach_core_0_1_counter sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[17]_1 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg7_reg[15] (\slv_reg7_reg[15] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_12
   (Q,
    \processCount_reg[16] ,
    \slv_reg6_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg6_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [1:0]\bl.DSP48E_2 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [1:0]\bl.DSP48E_2 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg6_reg[31] ;

  skrach_design_skrach_core_0_1_counter_13 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg6_reg[31] (\slv_reg6_reg[31] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_17
   (Q,
    \processCount_reg[16] ,
    \slv_reg6_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg6_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg6_reg[15] ;

  skrach_design_skrach_core_0_1_counter_18 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg6_reg[15] (\slv_reg6_reg[15] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_22
   (Q,
    \processCount_reg[16] ,
    \slv_reg5_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg5_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg5_reg[31] ;

  skrach_design_skrach_core_0_1_counter_23 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[17]_1 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg5_reg[31] (\slv_reg5_reg[31] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_27
   (Q,
    \processCount_reg[16] ,
    \slv_reg5_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg5_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg5_reg[15] ;

  skrach_design_skrach_core_0_1_counter_28 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[17]_1 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg5_reg[15] (\slv_reg5_reg[15] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_32
   (Q,
    \processCount_reg[16] ,
    \slv_reg4_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg4_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg4_reg[31] ;

  skrach_design_skrach_core_0_1_counter_33 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg4_reg[31] (\slv_reg4_reg[31] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_37
   (Q,
    \processCount_reg[16] ,
    \slv_reg4_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg4_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg4_reg[15] ;

  skrach_design_skrach_core_0_1_counter_38 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg4_reg[15] (\slv_reg4_reg[15] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_42
   (Q,
    \processCount_reg[16] ,
    \slv_reg3_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg3_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input [0:0]\bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]\bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg3_reg[31] ;

  skrach_design_skrach_core_0_1_counter_43 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[17]_1 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg3_reg[31] (\slv_reg3_reg[31] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_47
   (Q,
    \processCount_reg[16] ,
    \slv_reg8_reg[31] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg8_reg[31] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg8_reg[31] ;

  skrach_design_skrach_core_0_1_counter_48 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg8_reg[31] (\slv_reg8_reg[31] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_52
   (Q,
    \processCount_reg[16] ,
    \slv_reg8_reg[15] ,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg8_reg[15] ;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg8_reg[15] ;

  skrach_design_skrach_core_0_1_counter_53 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg8_reg[15] (\slv_reg8_reg[15] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_57
   (Q,
    \processCount_reg[16] ,
    \slv_reg7_reg[31] ,
    s_axi_aclk,
    SR,
    \bl.DSP48E_2 ,
    opPhase,
    nextSample,
    \processCount_reg[17] );
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]\slv_reg7_reg[31] ;
  input s_axi_aclk;
  input [0:0]SR;
  input [1:0]\bl.DSP48E_2 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]\processCount_reg[17] ;

  wire [15:0]DO;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]\bl.DSP48E_2 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire [1:0]\processCount_reg[17] ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;
  wire [0:0]\slv_reg7_reg[31] ;

  skrach_design_skrach_core_0_1_counter_58 sample_counter
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .SR(SR),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .\processCount_reg[17]_0 (\processCount_reg[17] ),
        .s_axi_aclk(s_axi_aclk),
        .\slv_reg7_reg[31] (\slv_reg7_reg[31] ));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .SR(SR),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "oscillator" *) 
module skrach_design_skrach_core_0_1_oscillator_62
   (Q,
    \processCount_reg[16] ,
    CO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    nextSample,
    D);
  output [1:0]Q;
  output [15:0]\processCount_reg[16] ;
  output [0:0]CO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [15:0]opPhase;
  input nextSample;
  input [1:0]D;

  wire [0:0]CO;
  wire [1:0]D;
  wire [15:0]DO;
  wire [1:0]Q;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire nextSample;
  wire [15:0]opPhase;
  wire [15:0]\processCount_reg[16] ;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl ;
  wire s_axi_aclk;
  wire [15:7]sampleCount;

  skrach_design_skrach_core_0_1_counter_63 sample_counter
       (.CO(CO),
        .D(D),
        .DOADO(DO),
        .Q({Q,sampleCount}),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .\processCount_reg[0]_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .\processCount_reg[16]_0 (\processCount_reg[16] ),
        .s_axi_aclk(s_axi_aclk));
  skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64 sine_lut_inst
       (.DOADO(DO),
        .Q({Q,sampleCount}),
        .\ramb_bl.ramb36_sin_bl.ram36_bl_0 (\ramb_bl.ramb36_sin_bl.ram36_bl ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "rst_sync" *) 
module skrach_design_skrach_core_0_1_rst_sync
   (FDRE_inst_2_0,
    Q_O,
    SR,
    CO,
    Data_In_int0__0,
    clk_12,
    RST_I);
  output [0:0]FDRE_inst_2_0;
  output Q_O;
  output [0:0]SR;
  input [0:0]CO;
  input Data_In_int0__0;
  input clk_12;
  input RST_I;

  wire [0:0]CO;
  wire Data_In_int0__0;
  wire [0:0]FDRE_inst_2_0;
  wire Q_O;
  wire RST_I;
  wire [0:0]SR;
  wire clk_12;
  wire d_int;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Cnt_Bclk[4]_i_1 
       (.I0(Q_O),
        .I1(CO),
        .O(FDRE_inst_2_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Data_In_int[31]_i_1 
       (.I0(Q_O),
        .I1(Data_In_int0__0),
        .O(SR));
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    FDRE_inst_1
       (.C(clk_12),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RST_I),
        .Q(d_int));
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    FDRE_inst_2
       (.C(clk_12),
        .CE(1'b1),
        .D(d_int),
        .PRE(RST_I),
        .Q(Q_O));
endmodule

(* ORIG_REF_NAME = "skrach_core" *) 
module skrach_design_skrach_core_0_1_skrach_core
   (RST,
    Q,
    prevState_reg,
    \processCount_reg[17] ,
    prevState_reg_0,
    \processCount_reg[17]_0 ,
    prevState_reg_1,
    \processCount_reg[17]_1 ,
    prevState_reg_2,
    \processCount_reg[17]_2 ,
    prevState_reg_3,
    \processCount_reg[17]_3 ,
    prevState_reg_4,
    \processCount_reg[17]_4 ,
    prevState_reg_5,
    \processCount_reg[17]_5 ,
    prevState_reg_6,
    \processCount_reg[17]_6 ,
    prevState_reg_7,
    \processCount_reg[17]_7 ,
    prevState_reg_8,
    \processCount_reg[17]_8 ,
    prevState_reg_9,
    \processCount_reg[17]_9 ,
    prevState_reg_10,
    CO,
    \slv_reg3_reg[31] ,
    \slv_reg4_reg[15] ,
    \slv_reg4_reg[31] ,
    \slv_reg5_reg[15] ,
    \slv_reg5_reg[31] ,
    \slv_reg6_reg[15] ,
    \slv_reg6_reg[31] ,
    \slv_reg7_reg[15] ,
    \slv_reg7_reg[31] ,
    \slv_reg8_reg[15] ,
    \slv_reg8_reg[31] ,
    sigOut,
    s_axi_aclk,
    prevState_reg_11,
    prevState_reg_12,
    prevState_reg_13,
    prevState_reg_14,
    prevState_reg_15,
    prevState_reg_16,
    prevState_reg_17,
    prevState_reg_18,
    prevState_reg_19,
    prevState_reg_20,
    prevState_reg_21,
    prevState_reg_22,
    \amplitude_reg[5] ,
    nextSample,
    s_axi_aresetn,
    \count_reg[0] ,
    \bl.DSP48E_2 ,
    \bl.DSP48E_2_0 ,
    opPhase,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    \bl.DSP48E_2_3 ,
    \FSM_sequential_state_reg[1] ,
    D,
    count02_out,
    \processCount_reg[17]_10 ,
    count02_out_0,
    \processCount_reg[17]_11 ,
    count02_out_1,
    \processCount_reg[17]_12 ,
    count02_out_2,
    \processCount_reg[17]_13 ,
    count02_out_3,
    \processCount_reg[17]_14 ,
    count02_out_4,
    \processCount_reg[17]_15 ,
    count02_out_5,
    \processCount_reg[17]_16 ,
    count02_out_6,
    \processCount_reg[17]_17 ,
    count02_out_7,
    \processCount_reg[17]_18 ,
    count02_out_8,
    \processCount_reg[17]_19 ,
    count02_out_9,
    \processCount_reg[17]_20 ,
    count02_out_10,
    \amplitude_reg[4] ,
    amplitude0_carry);
  output RST;
  output [1:0]Q;
  output prevState_reg;
  output [1:0]\processCount_reg[17] ;
  output prevState_reg_0;
  output [1:0]\processCount_reg[17]_0 ;
  output prevState_reg_1;
  output [1:0]\processCount_reg[17]_1 ;
  output prevState_reg_2;
  output [1:0]\processCount_reg[17]_2 ;
  output prevState_reg_3;
  output [1:0]\processCount_reg[17]_3 ;
  output prevState_reg_4;
  output [1:0]\processCount_reg[17]_4 ;
  output prevState_reg_5;
  output [1:0]\processCount_reg[17]_5 ;
  output prevState_reg_6;
  output [1:0]\processCount_reg[17]_6 ;
  output prevState_reg_7;
  output [1:0]\processCount_reg[17]_7 ;
  output prevState_reg_8;
  output [1:0]\processCount_reg[17]_8 ;
  output prevState_reg_9;
  output [1:0]\processCount_reg[17]_9 ;
  output prevState_reg_10;
  output [0:0]CO;
  output [0:0]\slv_reg3_reg[31] ;
  output [0:0]\slv_reg4_reg[15] ;
  output [0:0]\slv_reg4_reg[31] ;
  output [0:0]\slv_reg5_reg[15] ;
  output [0:0]\slv_reg5_reg[31] ;
  output [0:0]\slv_reg6_reg[15] ;
  output [0:0]\slv_reg6_reg[31] ;
  output [0:0]\slv_reg7_reg[15] ;
  output [0:0]\slv_reg7_reg[31] ;
  output [0:0]\slv_reg8_reg[15] ;
  output [0:0]\slv_reg8_reg[31] ;
  output [15:0]sigOut;
  input s_axi_aclk;
  input prevState_reg_11;
  input prevState_reg_12;
  input prevState_reg_13;
  input prevState_reg_14;
  input prevState_reg_15;
  input prevState_reg_16;
  input prevState_reg_17;
  input prevState_reg_18;
  input prevState_reg_19;
  input prevState_reg_20;
  input prevState_reg_21;
  input prevState_reg_22;
  input \amplitude_reg[5] ;
  input nextSample;
  input s_axi_aresetn;
  input \count_reg[0] ;
  input \bl.DSP48E_2 ;
  input \bl.DSP48E_2_0 ;
  input [191:0]opPhase;
  input [9:0]\bl.DSP48E_2_1 ;
  input \bl.DSP48E_2_2 ;
  input \bl.DSP48E_2_3 ;
  input [11:0]\FSM_sequential_state_reg[1] ;
  input [1:0]D;
  input count02_out;
  input [1:0]\processCount_reg[17]_10 ;
  input count02_out_0;
  input [1:0]\processCount_reg[17]_11 ;
  input count02_out_1;
  input [1:0]\processCount_reg[17]_12 ;
  input count02_out_2;
  input [1:0]\processCount_reg[17]_13 ;
  input count02_out_3;
  input [1:0]\processCount_reg[17]_14 ;
  input count02_out_4;
  input [1:0]\processCount_reg[17]_15 ;
  input count02_out_5;
  input [1:0]\processCount_reg[17]_16 ;
  input count02_out_6;
  input [1:0]\processCount_reg[17]_17 ;
  input count02_out_7;
  input [1:0]\processCount_reg[17]_18 ;
  input count02_out_8;
  input [1:0]\processCount_reg[17]_19 ;
  input count02_out_9;
  input [1:0]\processCount_reg[17]_20 ;
  input count02_out_10;
  input \amplitude_reg[4] ;
  input [31:0]amplitude0_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [11:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]Q;
  wire RST;
  wire [31:0]amplitude0_carry;
  wire \amplitude_reg[4] ;
  wire \amplitude_reg[5] ;
  wire \bl.DSP48E_2 ;
  wire \bl.DSP48E_2_0 ;
  wire [9:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_3 ;
  wire count02_out;
  wire count02_out_0;
  wire count02_out_1;
  wire count02_out_10;
  wire count02_out_2;
  wire count02_out_3;
  wire count02_out_4;
  wire count02_out_5;
  wire count02_out_6;
  wire count02_out_7;
  wire count02_out_8;
  wire count02_out_9;
  wire \count_reg[0] ;
  wire mix_inst_n_16;
  wire mix_inst_n_17;
  wire mix_inst_n_18;
  wire mix_inst_n_19;
  wire mix_inst_n_20;
  wire mix_inst_n_21;
  wire mix_inst_n_22;
  wire mix_inst_n_23;
  wire mix_inst_n_24;
  wire mix_inst_n_25;
  wire mix_inst_n_26;
  wire mix_inst_n_27;
  wire mix_inst_n_28;
  wire mix_inst_n_29;
  wire mix_inst_n_30;
  wire mix_inst_n_31;
  wire mix_inst_n_32;
  wire mix_inst_n_33;
  wire mix_inst_n_34;
  wire mix_inst_n_35;
  wire mix_inst_n_36;
  wire mix_inst_n_37;
  wire mix_inst_n_38;
  wire mix_inst_n_39;
  wire mix_inst_n_40;
  wire mix_inst_n_41;
  wire mix_inst_n_42;
  wire mix_inst_n_43;
  wire mix_inst_n_44;
  wire mix_inst_n_45;
  wire mix_inst_n_46;
  wire mix_inst_n_47;
  wire mix_inst_n_48;
  wire mix_inst_n_49;
  wire mix_inst_n_50;
  wire mix_inst_n_51;
  wire mix_inst_n_52;
  wire mix_inst_n_53;
  wire mix_inst_n_54;
  wire mix_inst_n_55;
  wire mix_inst_n_56;
  wire mix_inst_n_57;
  wire mix_inst_n_58;
  wire nextSample;
  wire op10_n_20;
  wire op10_n_22;
  wire op11_n_20;
  wire op1_n_19;
  wire op1_n_21;
  wire op2_n_20;
  wire op4_n_19;
  wire op4_n_21;
  wire op5_n_20;
  wire op7_n_19;
  wire op7_n_21;
  wire op8_n_20;
  wire op8_n_21;
  wire op8_n_22;
  wire op8_n_23;
  wire op8_n_24;
  wire op8_n_25;
  wire op8_n_26;
  wire op8_n_27;
  wire op8_n_28;
  wire op8_n_29;
  wire op8_n_30;
  wire op8_n_31;
  wire op8_n_32;
  wire op8_n_33;
  wire op8_n_34;
  wire op8_n_35;
  wire op8_n_36;
  wire op8_n_37;
  wire op8_n_38;
  wire op8_n_39;
  wire op8_n_40;
  wire [191:0]opPhase;
  wire [15:0]\opSigOutVec[0]_0 ;
  wire [15:0]\opSigOutVec[10]_10 ;
  wire [15:0]\opSigOutVec[11]_11 ;
  wire [15:0]\opSigOutVec[1]_1 ;
  wire [15:0]\opSigOutVec[2]_2 ;
  wire [15:0]\opSigOutVec[3]_3 ;
  wire [15:0]\opSigOutVec[4]_4 ;
  wire [15:0]\opSigOutVec[5]_5 ;
  wire [15:0]\opSigOutVec[6]_6 ;
  wire [15:0]\opSigOutVec[7]_7 ;
  wire [15:0]\opSigOutVec[8]_8 ;
  wire [15:0]\opSigOutVec[9]_9 ;
  wire prevState_reg;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire prevState_reg_10;
  wire prevState_reg_11;
  wire prevState_reg_12;
  wire prevState_reg_13;
  wire prevState_reg_14;
  wire prevState_reg_15;
  wire prevState_reg_16;
  wire prevState_reg_17;
  wire prevState_reg_18;
  wire prevState_reg_19;
  wire prevState_reg_2;
  wire prevState_reg_20;
  wire prevState_reg_21;
  wire prevState_reg_22;
  wire prevState_reg_3;
  wire prevState_reg_4;
  wire prevState_reg_5;
  wire prevState_reg_6;
  wire prevState_reg_7;
  wire prevState_reg_8;
  wire prevState_reg_9;
  wire [1:0]\processCount_reg[17] ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire [1:0]\processCount_reg[17]_10 ;
  wire [1:0]\processCount_reg[17]_11 ;
  wire [1:0]\processCount_reg[17]_12 ;
  wire [1:0]\processCount_reg[17]_13 ;
  wire [1:0]\processCount_reg[17]_14 ;
  wire [1:0]\processCount_reg[17]_15 ;
  wire [1:0]\processCount_reg[17]_16 ;
  wire [1:0]\processCount_reg[17]_17 ;
  wire [1:0]\processCount_reg[17]_18 ;
  wire [1:0]\processCount_reg[17]_19 ;
  wire [1:0]\processCount_reg[17]_2 ;
  wire [1:0]\processCount_reg[17]_20 ;
  wire [1:0]\processCount_reg[17]_3 ;
  wire [1:0]\processCount_reg[17]_4 ;
  wire [1:0]\processCount_reg[17]_5 ;
  wire [1:0]\processCount_reg[17]_6 ;
  wire [1:0]\processCount_reg[17]_7 ;
  wire [1:0]\processCount_reg[17]_8 ;
  wire [1:0]\processCount_reg[17]_9 ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [15:0]sigOut;
  wire [0:0]\slv_reg3_reg[31] ;
  wire [0:0]\slv_reg4_reg[15] ;
  wire [0:0]\slv_reg4_reg[31] ;
  wire [0:0]\slv_reg5_reg[15] ;
  wire [0:0]\slv_reg5_reg[31] ;
  wire [0:0]\slv_reg6_reg[15] ;
  wire [0:0]\slv_reg6_reg[31] ;
  wire [0:0]\slv_reg7_reg[15] ;
  wire [0:0]\slv_reg7_reg[31] ;
  wire [0:0]\slv_reg8_reg[15] ;
  wire [0:0]\slv_reg8_reg[31] ;

  skrach_design_skrach_core_0_1_mixer mix_inst
       (.DI(op1_n_21),
        .O({mix_inst_n_16,mix_inst_n_17}),
        .P(\opSigOutVec[11]_11 ),
        .S(op1_n_19),
        .\bl.DSP48E_2 ({mix_inst_n_18,mix_inst_n_19,mix_inst_n_20,mix_inst_n_21}),
        .\bl.DSP48E_2_0 ({mix_inst_n_22,mix_inst_n_23,mix_inst_n_24,mix_inst_n_25}),
        .\bl.DSP48E_2_1 ({mix_inst_n_26,mix_inst_n_27,mix_inst_n_28}),
        .\bl.DSP48E_2_10 (RST),
        .\bl.DSP48E_2_11 (\bl.DSP48E_2_1 [7:0]),
        .\bl.DSP48E_2_2 ({mix_inst_n_29,mix_inst_n_30,mix_inst_n_31,mix_inst_n_32}),
        .\bl.DSP48E_2_3 ({mix_inst_n_33,mix_inst_n_34,mix_inst_n_35,mix_inst_n_36}),
        .\bl.DSP48E_2_4 ({mix_inst_n_37,mix_inst_n_38,mix_inst_n_39}),
        .\bl.DSP48E_2_5 ({mix_inst_n_40,mix_inst_n_41,mix_inst_n_42,mix_inst_n_43}),
        .\bl.DSP48E_2_6 ({mix_inst_n_44,mix_inst_n_45,mix_inst_n_46,mix_inst_n_47}),
        .\bl.DSP48E_2_7 ({mix_inst_n_48,mix_inst_n_49,mix_inst_n_50}),
        .\bl.DSP48E_2_8 ({mix_inst_n_51,mix_inst_n_52,mix_inst_n_53,mix_inst_n_54}),
        .\bl.DSP48E_2_9 ({mix_inst_n_55,mix_inst_n_56,mix_inst_n_57,mix_inst_n_58}),
        .\mixedSigInt[15]_i_8_0 (op10_n_22),
        .\mixedSigInt[15]_i_8_1 (op10_n_20),
        .\mixedSigInt[15]_i_8_2 (op7_n_21),
        .\mixedSigInt[15]_i_8_3 (op7_n_19),
        .\mixedSigInt[15]_i_8_4 (op4_n_21),
        .\mixedSigInt[15]_i_8_5 (op4_n_19),
        .\mixedSigInt[19]_i_7_0 (op8_n_20),
        .\mixedSigInt[19]_i_7_1 (op5_n_20),
        .\mixedSigInt[19]_i_7_2 (op2_n_20),
        .\mixedSigInt[19]_i_8_0 (op11_n_20),
        .\mixedSigInt_reg[11]_0 ({op8_n_31,op8_n_32,op8_n_33,op8_n_34}),
        .\mixedSigInt_reg[11]_1 (op8_n_36),
        .\mixedSigInt_reg[11]_2 (op8_n_37),
        .\mixedSigInt_reg[11]_3 (op8_n_38),
        .\mixedSigInt_reg[11]_4 (op8_n_40),
        .\mixedSigInt_reg[15]_0 (op8_n_39),
        .\mixedSigInt_reg[19]_i_11_0 (\opSigOutVec[8]_8 ),
        .\mixedSigInt_reg[19]_i_11_1 (\opSigOutVec[7]_7 ),
        .\mixedSigInt_reg[19]_i_11_2 (\opSigOutVec[9]_9 ),
        .\mixedSigInt_reg[19]_i_12_0 (\opSigOutVec[5]_5 ),
        .\mixedSigInt_reg[19]_i_12_1 (\opSigOutVec[4]_4 ),
        .\mixedSigInt_reg[19]_i_12_2 (\opSigOutVec[6]_6 ),
        .\mixedSigInt_reg[19]_i_13_0 (\opSigOutVec[2]_2 ),
        .\mixedSigInt_reg[19]_i_13_1 (\opSigOutVec[1]_1 ),
        .\mixedSigInt_reg[19]_i_13_2 (\opSigOutVec[3]_3 ),
        .\mixedSigInt_reg[19]_i_9_0 (\opSigOutVec[10]_10 ),
        .\mixedSigInt_reg[19]_i_9_1 (\opSigOutVec[0]_0 ),
        .\mixedSigInt_reg[7]_0 (op8_n_21),
        .\mixedSigInt_reg[7]_1 ({op8_n_23,op8_n_24,op8_n_25,op8_n_26}),
        .\mixedSigInt_reg[7]_2 (op8_n_28),
        .\mixedSigInt_reg[7]_3 (op8_n_29),
        .\mixedSigInt_reg[7]_4 (op8_n_30),
        .\mixedSigInt_reg[7]_5 (op8_n_35),
        .\mixedSigInt_reg[7]_i_2_0 (op8_n_22),
        .\mixedSigInt_reg[7]_i_2_1 (op8_n_27),
        .s_axi_aclk(s_axi_aclk),
        .sigOut(sigOut));
  skrach_design_skrach_core_0_1_operator op1
       (.CO(CO),
        .D(D),
        .DI(op1_n_21),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [0]),
        .P(\opSigOutVec[11]_11 [15:14]),
        .Q(Q),
        .S(op1_n_19),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[0]_0 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_0 ),
        .count02_out(count02_out),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_18 (\opSigOutVec[10]_10 [15:14]),
        .nextSample(nextSample),
        .opPhase(opPhase[15:0]),
        .prevState_reg(prevState_reg),
        .prevState_reg_0(prevState_reg_11),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  skrach_design_skrach_core_0_1_operator_0 op10
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [9]),
        .Q(\processCount_reg[17]_7 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[9]_9 ),
        .\bl.DSP48E_2_0 (op10_n_20),
        .\bl.DSP48E_2_1 (op10_n_22),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 [9:8]),
        .count02_out_8(count02_out_8),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_15 (\opSigOutVec[8]_8 [15:14]),
        .\mixedSigInt_reg[19]_i_15_0 (\opSigOutVec[7]_7 [15:14]),
        .nextSample(nextSample),
        .opPhase(opPhase[159:144]),
        .prevState_reg(prevState_reg_8),
        .prevState_reg_0(prevState_reg_20),
        .\processCount_reg[17] (\processCount_reg[17]_18 ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(RST),
        .\slv_reg7_reg[31] (\slv_reg7_reg[31] ));
  skrach_design_skrach_core_0_1_operator_1 op11
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [10]),
        .P(\opSigOutVec[11]_11 [15]),
        .Q(\processCount_reg[17]_8 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[10]_10 ),
        .\bl.DSP48E_2_0 (op11_n_20),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_0 ),
        .count02_out_9(count02_out_9),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_9 (\opSigOutVec[0]_0 [15]),
        .nextSample(nextSample),
        .opPhase(opPhase[175:160]),
        .prevState_reg(prevState_reg_9),
        .prevState_reg_0(prevState_reg_21),
        .\processCount_reg[17] (\processCount_reg[17]_19 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg8_reg[15] (\slv_reg8_reg[15] ));
  skrach_design_skrach_core_0_1_operator_2 op12
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [11]),
        .P(\opSigOutVec[11]_11 ),
        .Q(\processCount_reg[17]_9 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\bl.DSP48E_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_0 ),
        .count02_out_10(count02_out_10),
        .\count_reg[0] (\count_reg[0] ),
        .nextSample(nextSample),
        .opPhase(opPhase[191:176]),
        .prevState_reg(prevState_reg_10),
        .prevState_reg_0(prevState_reg_22),
        .\processCount_reg[17] (\processCount_reg[17]_20 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg8_reg[31] (\slv_reg8_reg[31] ));
  skrach_design_skrach_core_0_1_operator_3 op2
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [1]),
        .Q(\processCount_reg[17] ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[1]_1 ),
        .\bl.DSP48E_2_0 (op2_n_20),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_1 [8]),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_2 ),
        .count02_out_0(count02_out_0),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_13 (\opSigOutVec[2]_2 [15]),
        .\mixedSigInt_reg[19]_i_13_0 (\opSigOutVec[3]_3 [15]),
        .nextSample(nextSample),
        .opPhase(opPhase[31:16]),
        .prevState_reg(prevState_reg_0),
        .prevState_reg_0(prevState_reg_12),
        .\processCount_reg[17] (\processCount_reg[17]_10 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg3_reg[31] (\slv_reg3_reg[31] ));
  skrach_design_skrach_core_0_1_operator_4 op3
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [2]),
        .Q(\processCount_reg[17]_0 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[2]_2 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_1 [8]),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_2 ),
        .count02_out_1(count02_out_1),
        .\count_reg[0] (\count_reg[0] ),
        .nextSample(nextSample),
        .opPhase(opPhase[47:32]),
        .prevState_reg(prevState_reg_1),
        .prevState_reg_0(prevState_reg_13),
        .\processCount_reg[17] (\processCount_reg[17]_11 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg4_reg[15] (\slv_reg4_reg[15] ));
  skrach_design_skrach_core_0_1_operator_5 op4
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [3]),
        .Q(\processCount_reg[17]_1 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[3]_3 ),
        .\bl.DSP48E_2_0 (op4_n_19),
        .\bl.DSP48E_2_1 (op4_n_21),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 [8]),
        .\bl.DSP48E_2_3 (\bl.DSP48E_2_2 ),
        .count02_out_2(count02_out_2),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_17 (\opSigOutVec[2]_2 [15:14]),
        .\mixedSigInt_reg[19]_i_17_0 (\opSigOutVec[1]_1 [15:14]),
        .nextSample(nextSample),
        .opPhase(opPhase[63:48]),
        .prevState_reg(prevState_reg_2),
        .prevState_reg_0(prevState_reg_14),
        .\processCount_reg[17] (\processCount_reg[17]_12 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg4_reg[31] (\slv_reg4_reg[31] ));
  skrach_design_skrach_core_0_1_operator_6 op5
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [4]),
        .Q(\processCount_reg[17]_2 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[4]_4 ),
        .\bl.DSP48E_2_0 (op5_n_20),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_1 [8]),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_3 ),
        .count02_out_3(count02_out_3),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_12 (\opSigOutVec[5]_5 [15]),
        .\mixedSigInt_reg[19]_i_12_0 (\opSigOutVec[6]_6 [15]),
        .nextSample(nextSample),
        .opPhase(opPhase[79:64]),
        .prevState_reg(prevState_reg_3),
        .prevState_reg_0(prevState_reg_15),
        .\processCount_reg[17] (\processCount_reg[17]_13 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg5_reg[15] (\slv_reg5_reg[15] ));
  skrach_design_skrach_core_0_1_operator_7 op6
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [5]),
        .Q(\processCount_reg[17]_3 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[5]_5 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_1 [8]),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_3 ),
        .count02_out_4(count02_out_4),
        .\count_reg[0] (\count_reg[0] ),
        .nextSample(nextSample),
        .opPhase(opPhase[95:80]),
        .prevState_reg(prevState_reg_4),
        .prevState_reg_0(prevState_reg_16),
        .\processCount_reg[17] (\processCount_reg[17]_14 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg5_reg[31] (\slv_reg5_reg[31] ));
  skrach_design_skrach_core_0_1_operator_8 op7
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [6]),
        .Q(\processCount_reg[17]_4 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[6]_6 ),
        .\bl.DSP48E_2_0 (op7_n_19),
        .\bl.DSP48E_2_1 (op7_n_21),
        .\bl.DSP48E_2_2 (\bl.DSP48E_2_1 [8]),
        .\bl.DSP48E_2_3 (\bl.DSP48E_2_3 ),
        .count02_out_5(count02_out_5),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt_reg[19]_i_16 (\opSigOutVec[5]_5 [15:14]),
        .\mixedSigInt_reg[19]_i_16_0 (\opSigOutVec[4]_4 [15:14]),
        .nextSample(nextSample),
        .opPhase(opPhase[111:96]),
        .prevState_reg(prevState_reg_5),
        .prevState_reg_0(prevState_reg_17),
        .\processCount_reg[17] (\processCount_reg[17]_15 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg6_reg[15] (\slv_reg6_reg[15] ));
  skrach_design_skrach_core_0_1_operator_9 op8
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [7]),
        .O({mix_inst_n_16,mix_inst_n_17}),
        .Q(\processCount_reg[17]_5 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[7]_7 ),
        .\bl.DSP48E_2_0 (op8_n_20),
        .\bl.DSP48E_2_1 (\bl.DSP48E_2_1 [9:8]),
        .count02_out_6(count02_out_6),
        .\count_reg[0] (\count_reg[0] ),
        .\mixedSigInt[11]_i_6 ({mix_inst_n_33,mix_inst_n_34,mix_inst_n_35,mix_inst_n_36}),
        .\mixedSigInt[11]_i_6_0 ({mix_inst_n_55,mix_inst_n_56,mix_inst_n_57,mix_inst_n_58}),
        .\mixedSigInt[11]_i_6_1 ({mix_inst_n_44,mix_inst_n_45,mix_inst_n_46,mix_inst_n_47}),
        .\mixedSigInt_reg[11] ({mix_inst_n_18,mix_inst_n_19,mix_inst_n_20,mix_inst_n_21}),
        .\mixedSigInt_reg[11]_0 ({mix_inst_n_29,mix_inst_n_30,mix_inst_n_31,mix_inst_n_32}),
        .\mixedSigInt_reg[11]_1 ({mix_inst_n_51,mix_inst_n_52,mix_inst_n_53,mix_inst_n_54}),
        .\mixedSigInt_reg[11]_2 ({mix_inst_n_40,mix_inst_n_41,mix_inst_n_42,mix_inst_n_43}),
        .\mixedSigInt_reg[11]_i_14 (op8_n_28),
        .\mixedSigInt_reg[11]_i_14_0 (op8_n_29),
        .\mixedSigInt_reg[11]_i_14_1 (op8_n_30),
        .\mixedSigInt_reg[11]_i_14_2 (op8_n_35),
        .\mixedSigInt_reg[11]_i_15 ({op8_n_23,op8_n_24,op8_n_25,op8_n_26}),
        .\mixedSigInt_reg[15] ({mix_inst_n_22,mix_inst_n_23,mix_inst_n_24,mix_inst_n_25}),
        .\mixedSigInt_reg[15]_i_14 (op8_n_36),
        .\mixedSigInt_reg[15]_i_14_0 (op8_n_37),
        .\mixedSigInt_reg[15]_i_14_1 (op8_n_38),
        .\mixedSigInt_reg[15]_i_14_2 (op8_n_40),
        .\mixedSigInt_reg[15]_i_15 ({op8_n_31,op8_n_32,op8_n_33,op8_n_34}),
        .\mixedSigInt_reg[15]_i_15_0 (op8_n_39),
        .\mixedSigInt_reg[19]_i_11 (\opSigOutVec[8]_8 [15]),
        .\mixedSigInt_reg[19]_i_11_0 (\opSigOutVec[9]_9 [15]),
        .\mixedSigInt_reg[7] ({mix_inst_n_26,mix_inst_n_27,mix_inst_n_28}),
        .\mixedSigInt_reg[7]_0 ({mix_inst_n_37,mix_inst_n_38,mix_inst_n_39}),
        .\mixedSigInt_reg[7]_1 ({mix_inst_n_48,mix_inst_n_49,mix_inst_n_50}),
        .\mixedSigInt_reg[7]_i_23 (op8_n_22),
        .\mixedSigInt_reg[7]_i_23_0 (op8_n_27),
        .\mixedSigInt_reg[7]_i_24 (op8_n_21),
        .nextSample(nextSample),
        .opPhase(opPhase[127:112]),
        .prevState_reg(prevState_reg_6),
        .prevState_reg_0(prevState_reg_18),
        .\processCount_reg[17] (\processCount_reg[17]_16 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg6_reg[31] (\slv_reg6_reg[31] ));
  skrach_design_skrach_core_0_1_operator_10 op9
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] [8]),
        .Q(\processCount_reg[17]_6 ),
        .amplitude0_carry(amplitude0_carry),
        .\amplitude_reg[4] (\amplitude_reg[4] ),
        .\amplitude_reg[5] (\amplitude_reg[5] ),
        .\bl.DSP48E_2 (\opSigOutVec[8]_8 ),
        .\bl.DSP48E_2_0 (\bl.DSP48E_2_1 [9:8]),
        .count02_out_7(count02_out_7),
        .\count_reg[0] (\count_reg[0] ),
        .nextSample(nextSample),
        .opPhase(opPhase[143:128]),
        .prevState_reg(prevState_reg_7),
        .prevState_reg_0(prevState_reg_19),
        .\processCount_reg[17] (\processCount_reg[17]_17 ),
        .\ramb_bl.ramb36_sin_bl.ram36_bl (RST),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\slv_reg7_reg[15] (\slv_reg7_reg[15] ));
endmodule

(* ORIG_REF_NAME = "skrach_core_v1_0" *) 
module skrach_design_skrach_core_0_1_skrach_core_v1_0
   (LRCLK_reg,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    ac_mclk,
    ac_dac_sdata,
    BCLK_int_reg,
    scl,
    sda,
    s_axi_aresetn,
    s_axi_aclk,
    s_axi_awaddr,
    s_axi_wdata,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_wstrb,
    s_axi_arvalid,
    s_axi_bready,
    s_axi_rready,
    clk_12,
    async_reset,
    ac_adc_sdata);
  output LRCLK_reg;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output ac_mclk;
  output ac_dac_sdata;
  output BCLK_int_reg;
  inout scl;
  inout sda;
  input s_axi_aresetn;
  input s_axi_aclk;
  input [3:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_araddr;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [3:0]s_axi_wstrb;
  input s_axi_arvalid;
  input s_axi_bready;
  input s_axi_rready;
  input clk_12;
  input async_reset;
  input ac_adc_sdata;

  wire BCLK_int_reg;
  wire LRCLK_reg;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire ac_adc_sdata;
  wire ac_dac_sdata;
  wire ac_mclk;
  wire async_reset;
  wire [15:0]audioDataSig;
  wire audio_codec_wrapper_i_n_1;
  wire audio_codec_wrapper_i_n_10;
  wire audio_codec_wrapper_i_n_14;
  wire audio_codec_wrapper_i_n_18;
  wire audio_codec_wrapper_i_n_22;
  wire audio_codec_wrapper_i_n_26;
  wire audio_codec_wrapper_i_n_30;
  wire audio_codec_wrapper_i_n_34;
  wire audio_codec_wrapper_i_n_38;
  wire audio_codec_wrapper_i_n_42;
  wire audio_codec_wrapper_i_n_46;
  wire audio_codec_wrapper_i_n_6;
  wire clk_12;
  wire \core_inst/op1/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op1/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op1/processCount1_in ;
  wire \core_inst/op10/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op10/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op10/processCount1_in ;
  wire \core_inst/op11/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op11/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op11/processCount1_in ;
  wire \core_inst/op12/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op12/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op12/processCount1_in ;
  wire \core_inst/op2/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op2/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op2/processCount1_in ;
  wire \core_inst/op3/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op3/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op3/processCount1_in ;
  wire \core_inst/op4/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op4/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op4/processCount1_in ;
  wire \core_inst/op5/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op5/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op5/processCount1_in ;
  wire \core_inst/op6/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op6/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op6/processCount1_in ;
  wire \core_inst/op7/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op7/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op7/processCount1_in ;
  wire \core_inst/op8/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op8/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op8/processCount1_in ;
  wire \core_inst/op9/adsr_inst/count02_out ;
  wire [17:16]\core_inst/op9/osc_inst/sampleCount ;
  wire [17:16]\core_inst/op9/processCount1_in ;
  wire nextSample;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire scl;
  wire sda;
  wire skrach_core_v1_0_S_AXI_inst_n_11;
  wire skrach_core_v1_0_S_AXI_inst_n_14;
  wire skrach_core_v1_0_S_AXI_inst_n_17;
  wire skrach_core_v1_0_S_AXI_inst_n_2;
  wire skrach_core_v1_0_S_AXI_inst_n_20;
  wire skrach_core_v1_0_S_AXI_inst_n_23;
  wire skrach_core_v1_0_S_AXI_inst_n_26;
  wire skrach_core_v1_0_S_AXI_inst_n_29;
  wire skrach_core_v1_0_S_AXI_inst_n_32;
  wire skrach_core_v1_0_S_AXI_inst_n_35;
  wire skrach_core_v1_0_S_AXI_inst_n_41;
  wire skrach_core_v1_0_S_AXI_inst_n_42;
  wire skrach_core_v1_0_S_AXI_inst_n_43;
  wire skrach_core_v1_0_S_AXI_inst_n_44;
  wire skrach_core_v1_0_S_AXI_inst_n_45;
  wire skrach_core_v1_0_S_AXI_inst_n_46;
  wire skrach_core_v1_0_S_AXI_inst_n_47;
  wire skrach_core_v1_0_S_AXI_inst_n_48;
  wire skrach_core_v1_0_S_AXI_inst_n_49;
  wire skrach_core_v1_0_S_AXI_inst_n_5;
  wire skrach_core_v1_0_S_AXI_inst_n_50;
  wire skrach_core_v1_0_S_AXI_inst_n_51;
  wire skrach_core_v1_0_S_AXI_inst_n_52;
  wire skrach_core_v1_0_S_AXI_inst_n_8;

  skrach_design_skrach_core_0_1_audio_codec_wrapper audio_codec_wrapper_i
       (.BCLK_int_reg(BCLK_int_reg),
        .CO(skrach_core_v1_0_S_AXI_inst_n_41),
        .D(LRCLK_reg),
        .Q(\core_inst/op1/osc_inst/sampleCount ),
        .ac_adc_sdata(ac_adc_sdata),
        .ac_dac_sdata(ac_dac_sdata),
        .ac_mclk(ac_mclk),
        .async_reset(async_reset),
        .clk_12(clk_12),
        .count02_out(\core_inst/op1/adsr_inst/count02_out ),
        .count02_out_0(\core_inst/op2/adsr_inst/count02_out ),
        .count02_out_1(\core_inst/op3/adsr_inst/count02_out ),
        .count02_out_10(\core_inst/op12/adsr_inst/count02_out ),
        .count02_out_2(\core_inst/op4/adsr_inst/count02_out ),
        .count02_out_3(\core_inst/op5/adsr_inst/count02_out ),
        .count02_out_4(\core_inst/op6/adsr_inst/count02_out ),
        .count02_out_5(\core_inst/op7/adsr_inst/count02_out ),
        .count02_out_6(\core_inst/op8/adsr_inst/count02_out ),
        .count02_out_7(\core_inst/op9/adsr_inst/count02_out ),
        .count02_out_8(\core_inst/op10/adsr_inst/count02_out ),
        .count02_out_9(\core_inst/op11/adsr_inst/count02_out ),
        .nextSample(nextSample),
        .prevState_reg_0(skrach_core_v1_0_S_AXI_inst_n_2),
        .prevState_reg_1(skrach_core_v1_0_S_AXI_inst_n_5),
        .prevState_reg_10(skrach_core_v1_0_S_AXI_inst_n_32),
        .prevState_reg_11(skrach_core_v1_0_S_AXI_inst_n_35),
        .prevState_reg_2(skrach_core_v1_0_S_AXI_inst_n_8),
        .prevState_reg_3(skrach_core_v1_0_S_AXI_inst_n_11),
        .prevState_reg_4(skrach_core_v1_0_S_AXI_inst_n_14),
        .prevState_reg_5(skrach_core_v1_0_S_AXI_inst_n_17),
        .prevState_reg_6(skrach_core_v1_0_S_AXI_inst_n_20),
        .prevState_reg_7(skrach_core_v1_0_S_AXI_inst_n_23),
        .prevState_reg_8(skrach_core_v1_0_S_AXI_inst_n_26),
        .prevState_reg_9(skrach_core_v1_0_S_AXI_inst_n_29),
        .\processCount_reg[17] (\core_inst/op2/osc_inst/sampleCount ),
        .\processCount_reg[17]_0 (skrach_core_v1_0_S_AXI_inst_n_42),
        .\processCount_reg[17]_1 (\core_inst/op3/osc_inst/sampleCount ),
        .\processCount_reg[17]_10 (skrach_core_v1_0_S_AXI_inst_n_47),
        .\processCount_reg[17]_11 (\core_inst/op8/osc_inst/sampleCount ),
        .\processCount_reg[17]_12 (skrach_core_v1_0_S_AXI_inst_n_48),
        .\processCount_reg[17]_13 (\core_inst/op9/osc_inst/sampleCount ),
        .\processCount_reg[17]_14 (skrach_core_v1_0_S_AXI_inst_n_49),
        .\processCount_reg[17]_15 (\core_inst/op10/osc_inst/sampleCount ),
        .\processCount_reg[17]_16 (skrach_core_v1_0_S_AXI_inst_n_50),
        .\processCount_reg[17]_17 (\core_inst/op11/osc_inst/sampleCount ),
        .\processCount_reg[17]_18 (skrach_core_v1_0_S_AXI_inst_n_51),
        .\processCount_reg[17]_19 (\core_inst/op12/osc_inst/sampleCount ),
        .\processCount_reg[17]_2 (skrach_core_v1_0_S_AXI_inst_n_43),
        .\processCount_reg[17]_20 (skrach_core_v1_0_S_AXI_inst_n_52),
        .\processCount_reg[17]_3 (\core_inst/op4/osc_inst/sampleCount ),
        .\processCount_reg[17]_4 (skrach_core_v1_0_S_AXI_inst_n_44),
        .\processCount_reg[17]_5 (\core_inst/op5/osc_inst/sampleCount ),
        .\processCount_reg[17]_6 (skrach_core_v1_0_S_AXI_inst_n_45),
        .\processCount_reg[17]_7 (\core_inst/op6/osc_inst/sampleCount ),
        .\processCount_reg[17]_8 (skrach_core_v1_0_S_AXI_inst_n_46),
        .\processCount_reg[17]_9 (\core_inst/op7/osc_inst/sampleCount ),
        .ready_sig_reg_0(audio_codec_wrapper_i_n_1),
        .ready_sig_reg_1(audio_codec_wrapper_i_n_6),
        .ready_sig_reg_10(audio_codec_wrapper_i_n_42),
        .ready_sig_reg_11(audio_codec_wrapper_i_n_46),
        .ready_sig_reg_2(audio_codec_wrapper_i_n_10),
        .ready_sig_reg_3(audio_codec_wrapper_i_n_14),
        .ready_sig_reg_4(audio_codec_wrapper_i_n_18),
        .ready_sig_reg_5(audio_codec_wrapper_i_n_22),
        .ready_sig_reg_6(audio_codec_wrapper_i_n_26),
        .ready_sig_reg_7(audio_codec_wrapper_i_n_30),
        .ready_sig_reg_8(audio_codec_wrapper_i_n_34),
        .ready_sig_reg_9(audio_codec_wrapper_i_n_38),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .scl(scl),
        .sda(sda),
        .sigOut(audioDataSig),
        .\slv_reg3_reg[15] (\core_inst/op1/processCount1_in ),
        .\slv_reg3_reg[31] (\core_inst/op2/processCount1_in ),
        .\slv_reg4_reg[15] (\core_inst/op3/processCount1_in ),
        .\slv_reg4_reg[31] (\core_inst/op4/processCount1_in ),
        .\slv_reg5_reg[15] (\core_inst/op5/processCount1_in ),
        .\slv_reg5_reg[31] (\core_inst/op6/processCount1_in ),
        .\slv_reg6_reg[15] (\core_inst/op7/processCount1_in ),
        .\slv_reg6_reg[31] (\core_inst/op8/processCount1_in ),
        .\slv_reg7_reg[15] (\core_inst/op9/processCount1_in ),
        .\slv_reg7_reg[31] (\core_inst/op10/processCount1_in ),
        .\slv_reg8_reg[15] (\core_inst/op11/processCount1_in ),
        .\slv_reg8_reg[31] (\core_inst/op12/processCount1_in ));
  skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI skrach_core_v1_0_S_AXI_inst
       (.CO(skrach_core_v1_0_S_AXI_inst_n_41),
        .D(\core_inst/op1/processCount1_in ),
        .Q(\core_inst/op1/osc_inst/sampleCount ),
        .axi_arready_reg_0(S_AXI_ARREADY),
        .axi_awready_reg_0(S_AXI_AWREADY),
        .axi_wready_reg_0(S_AXI_WREADY),
        .count02_out(\core_inst/op1/adsr_inst/count02_out ),
        .count02_out_0(\core_inst/op2/adsr_inst/count02_out ),
        .count02_out_1(\core_inst/op3/adsr_inst/count02_out ),
        .count02_out_10(\core_inst/op12/adsr_inst/count02_out ),
        .count02_out_2(\core_inst/op4/adsr_inst/count02_out ),
        .count02_out_3(\core_inst/op5/adsr_inst/count02_out ),
        .count02_out_4(\core_inst/op6/adsr_inst/count02_out ),
        .count02_out_5(\core_inst/op7/adsr_inst/count02_out ),
        .count02_out_6(\core_inst/op8/adsr_inst/count02_out ),
        .count02_out_7(\core_inst/op9/adsr_inst/count02_out ),
        .count02_out_8(\core_inst/op10/adsr_inst/count02_out ),
        .count02_out_9(\core_inst/op11/adsr_inst/count02_out ),
        .nextSample(nextSample),
        .prevState_reg(skrach_core_v1_0_S_AXI_inst_n_2),
        .prevState_reg_0(skrach_core_v1_0_S_AXI_inst_n_5),
        .prevState_reg_1(skrach_core_v1_0_S_AXI_inst_n_8),
        .prevState_reg_10(skrach_core_v1_0_S_AXI_inst_n_35),
        .prevState_reg_11(audio_codec_wrapper_i_n_1),
        .prevState_reg_12(audio_codec_wrapper_i_n_6),
        .prevState_reg_13(audio_codec_wrapper_i_n_10),
        .prevState_reg_14(audio_codec_wrapper_i_n_14),
        .prevState_reg_15(audio_codec_wrapper_i_n_18),
        .prevState_reg_16(audio_codec_wrapper_i_n_22),
        .prevState_reg_17(audio_codec_wrapper_i_n_26),
        .prevState_reg_18(audio_codec_wrapper_i_n_30),
        .prevState_reg_19(audio_codec_wrapper_i_n_34),
        .prevState_reg_2(skrach_core_v1_0_S_AXI_inst_n_11),
        .prevState_reg_20(audio_codec_wrapper_i_n_38),
        .prevState_reg_21(audio_codec_wrapper_i_n_42),
        .prevState_reg_22(audio_codec_wrapper_i_n_46),
        .prevState_reg_3(skrach_core_v1_0_S_AXI_inst_n_14),
        .prevState_reg_4(skrach_core_v1_0_S_AXI_inst_n_17),
        .prevState_reg_5(skrach_core_v1_0_S_AXI_inst_n_20),
        .prevState_reg_6(skrach_core_v1_0_S_AXI_inst_n_23),
        .prevState_reg_7(skrach_core_v1_0_S_AXI_inst_n_26),
        .prevState_reg_8(skrach_core_v1_0_S_AXI_inst_n_29),
        .prevState_reg_9(skrach_core_v1_0_S_AXI_inst_n_32),
        .\processCount_reg[17] (\core_inst/op2/osc_inst/sampleCount ),
        .\processCount_reg[17]_0 (\core_inst/op3/osc_inst/sampleCount ),
        .\processCount_reg[17]_1 (\core_inst/op4/osc_inst/sampleCount ),
        .\processCount_reg[17]_10 (\core_inst/op2/processCount1_in ),
        .\processCount_reg[17]_11 (\core_inst/op3/processCount1_in ),
        .\processCount_reg[17]_12 (\core_inst/op4/processCount1_in ),
        .\processCount_reg[17]_13 (\core_inst/op5/processCount1_in ),
        .\processCount_reg[17]_14 (\core_inst/op6/processCount1_in ),
        .\processCount_reg[17]_15 (\core_inst/op7/processCount1_in ),
        .\processCount_reg[17]_16 (\core_inst/op8/processCount1_in ),
        .\processCount_reg[17]_17 (\core_inst/op9/processCount1_in ),
        .\processCount_reg[17]_18 (\core_inst/op10/processCount1_in ),
        .\processCount_reg[17]_19 (\core_inst/op11/processCount1_in ),
        .\processCount_reg[17]_2 (\core_inst/op5/osc_inst/sampleCount ),
        .\processCount_reg[17]_20 (\core_inst/op12/processCount1_in ),
        .\processCount_reg[17]_3 (\core_inst/op6/osc_inst/sampleCount ),
        .\processCount_reg[17]_4 (\core_inst/op7/osc_inst/sampleCount ),
        .\processCount_reg[17]_5 (\core_inst/op8/osc_inst/sampleCount ),
        .\processCount_reg[17]_6 (\core_inst/op9/osc_inst/sampleCount ),
        .\processCount_reg[17]_7 (\core_inst/op10/osc_inst/sampleCount ),
        .\processCount_reg[17]_8 (\core_inst/op11/osc_inst/sampleCount ),
        .\processCount_reg[17]_9 (\core_inst/op12/osc_inst/sampleCount ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sigOut(audioDataSig),
        .\slv_reg3_reg[31]_0 (skrach_core_v1_0_S_AXI_inst_n_42),
        .\slv_reg4_reg[15]_0 (skrach_core_v1_0_S_AXI_inst_n_43),
        .\slv_reg4_reg[31]_0 (skrach_core_v1_0_S_AXI_inst_n_44),
        .\slv_reg5_reg[15]_0 (skrach_core_v1_0_S_AXI_inst_n_45),
        .\slv_reg5_reg[31]_0 (skrach_core_v1_0_S_AXI_inst_n_46),
        .\slv_reg6_reg[15]_0 (skrach_core_v1_0_S_AXI_inst_n_47),
        .\slv_reg6_reg[31]_0 (skrach_core_v1_0_S_AXI_inst_n_48),
        .\slv_reg7_reg[15]_0 (skrach_core_v1_0_S_AXI_inst_n_49),
        .\slv_reg7_reg[31]_0 (skrach_core_v1_0_S_AXI_inst_n_50),
        .\slv_reg8_reg[15]_0 (skrach_core_v1_0_S_AXI_inst_n_51),
        .\slv_reg8_reg[31]_0 (skrach_core_v1_0_S_AXI_inst_n_52));
endmodule

(* ORIG_REF_NAME = "skrach_core_v1_0_S_AXI" *) 
module skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI
   (Q,
    prevState_reg,
    \processCount_reg[17] ,
    prevState_reg_0,
    \processCount_reg[17]_0 ,
    prevState_reg_1,
    \processCount_reg[17]_1 ,
    prevState_reg_2,
    \processCount_reg[17]_2 ,
    prevState_reg_3,
    \processCount_reg[17]_3 ,
    prevState_reg_4,
    \processCount_reg[17]_4 ,
    prevState_reg_5,
    \processCount_reg[17]_5 ,
    prevState_reg_6,
    \processCount_reg[17]_6 ,
    prevState_reg_7,
    \processCount_reg[17]_7 ,
    prevState_reg_8,
    \processCount_reg[17]_8 ,
    prevState_reg_9,
    \processCount_reg[17]_9 ,
    prevState_reg_10,
    axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    s_axi_bvalid,
    s_axi_rvalid,
    CO,
    \slv_reg3_reg[31]_0 ,
    \slv_reg4_reg[15]_0 ,
    \slv_reg4_reg[31]_0 ,
    \slv_reg5_reg[15]_0 ,
    \slv_reg5_reg[31]_0 ,
    \slv_reg6_reg[15]_0 ,
    \slv_reg6_reg[31]_0 ,
    \slv_reg7_reg[15]_0 ,
    \slv_reg7_reg[31]_0 ,
    \slv_reg8_reg[15]_0 ,
    \slv_reg8_reg[31]_0 ,
    sigOut,
    s_axi_rdata,
    s_axi_aclk,
    prevState_reg_11,
    prevState_reg_12,
    prevState_reg_13,
    prevState_reg_14,
    prevState_reg_15,
    prevState_reg_16,
    prevState_reg_17,
    prevState_reg_18,
    prevState_reg_19,
    prevState_reg_20,
    prevState_reg_21,
    prevState_reg_22,
    nextSample,
    s_axi_aresetn,
    D,
    \processCount_reg[17]_10 ,
    \processCount_reg[17]_11 ,
    \processCount_reg[17]_12 ,
    \processCount_reg[17]_13 ,
    \processCount_reg[17]_14 ,
    \processCount_reg[17]_15 ,
    \processCount_reg[17]_16 ,
    \processCount_reg[17]_17 ,
    \processCount_reg[17]_18 ,
    \processCount_reg[17]_19 ,
    \processCount_reg[17]_20 ,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_rready,
    count02_out,
    count02_out_0,
    count02_out_1,
    count02_out_2,
    count02_out_3,
    count02_out_4,
    count02_out_5,
    count02_out_6,
    count02_out_7,
    count02_out_8,
    count02_out_9,
    count02_out_10,
    s_axi_awaddr,
    s_axi_wdata,
    s_axi_araddr,
    s_axi_wstrb);
  output [1:0]Q;
  output prevState_reg;
  output [1:0]\processCount_reg[17] ;
  output prevState_reg_0;
  output [1:0]\processCount_reg[17]_0 ;
  output prevState_reg_1;
  output [1:0]\processCount_reg[17]_1 ;
  output prevState_reg_2;
  output [1:0]\processCount_reg[17]_2 ;
  output prevState_reg_3;
  output [1:0]\processCount_reg[17]_3 ;
  output prevState_reg_4;
  output [1:0]\processCount_reg[17]_4 ;
  output prevState_reg_5;
  output [1:0]\processCount_reg[17]_5 ;
  output prevState_reg_6;
  output [1:0]\processCount_reg[17]_6 ;
  output prevState_reg_7;
  output [1:0]\processCount_reg[17]_7 ;
  output prevState_reg_8;
  output [1:0]\processCount_reg[17]_8 ;
  output prevState_reg_9;
  output [1:0]\processCount_reg[17]_9 ;
  output prevState_reg_10;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output [0:0]CO;
  output [0:0]\slv_reg3_reg[31]_0 ;
  output [0:0]\slv_reg4_reg[15]_0 ;
  output [0:0]\slv_reg4_reg[31]_0 ;
  output [0:0]\slv_reg5_reg[15]_0 ;
  output [0:0]\slv_reg5_reg[31]_0 ;
  output [0:0]\slv_reg6_reg[15]_0 ;
  output [0:0]\slv_reg6_reg[31]_0 ;
  output [0:0]\slv_reg7_reg[15]_0 ;
  output [0:0]\slv_reg7_reg[31]_0 ;
  output [0:0]\slv_reg8_reg[15]_0 ;
  output [0:0]\slv_reg8_reg[31]_0 ;
  output [15:0]sigOut;
  output [31:0]s_axi_rdata;
  input s_axi_aclk;
  input prevState_reg_11;
  input prevState_reg_12;
  input prevState_reg_13;
  input prevState_reg_14;
  input prevState_reg_15;
  input prevState_reg_16;
  input prevState_reg_17;
  input prevState_reg_18;
  input prevState_reg_19;
  input prevState_reg_20;
  input prevState_reg_21;
  input prevState_reg_22;
  input nextSample;
  input s_axi_aresetn;
  input [1:0]D;
  input [1:0]\processCount_reg[17]_10 ;
  input [1:0]\processCount_reg[17]_11 ;
  input [1:0]\processCount_reg[17]_12 ;
  input [1:0]\processCount_reg[17]_13 ;
  input [1:0]\processCount_reg[17]_14 ;
  input [1:0]\processCount_reg[17]_15 ;
  input [1:0]\processCount_reg[17]_16 ;
  input [1:0]\processCount_reg[17]_17 ;
  input [1:0]\processCount_reg[17]_18 ;
  input [1:0]\processCount_reg[17]_19 ;
  input [1:0]\processCount_reg[17]_20 ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_rready;
  input count02_out;
  input count02_out_0;
  input count02_out_1;
  input count02_out_2;
  input count02_out_3;
  input count02_out_4;
  input count02_out_5;
  input count02_out_6;
  input count02_out_7;
  input count02_out_8;
  input count02_out_9;
  input count02_out_10;
  input [3:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_araddr;
  input [3:0]s_axi_wstrb;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]Q;
  wire \amplitude[4]_i_3_n_0 ;
  wire \amplitude[4]_i_5_n_0 ;
  wire \amplitude[6]_i_2_n_0 ;
  wire \amplitude[6]_i_5_n_0 ;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire count02_out;
  wire count02_out_0;
  wire count02_out_1;
  wire count02_out_10;
  wire count02_out_2;
  wire count02_out_3;
  wire count02_out_4;
  wire count02_out_5;
  wire count02_out_6;
  wire count02_out_7;
  wire count02_out_8;
  wire count02_out_9;
  wire \count[6]_i_4_n_0 ;
  wire \count[6]_i_7_n_0 ;
  wire [7:0]dec;
  wire nextSample;
  wire \op12/adsr_inst/RST ;
  wire [191:0]opPhase;
  wire [3:0]p_0_in;
  wire [31:7]p_1_in;
  wire prevState_reg;
  wire prevState_reg_0;
  wire prevState_reg_1;
  wire prevState_reg_10;
  wire prevState_reg_11;
  wire prevState_reg_12;
  wire prevState_reg_13;
  wire prevState_reg_14;
  wire prevState_reg_15;
  wire prevState_reg_16;
  wire prevState_reg_17;
  wire prevState_reg_18;
  wire prevState_reg_19;
  wire prevState_reg_2;
  wire prevState_reg_20;
  wire prevState_reg_21;
  wire prevState_reg_22;
  wire prevState_reg_3;
  wire prevState_reg_4;
  wire prevState_reg_5;
  wire prevState_reg_6;
  wire prevState_reg_7;
  wire prevState_reg_8;
  wire prevState_reg_9;
  wire [1:0]\processCount_reg[17] ;
  wire [1:0]\processCount_reg[17]_0 ;
  wire [1:0]\processCount_reg[17]_1 ;
  wire [1:0]\processCount_reg[17]_10 ;
  wire [1:0]\processCount_reg[17]_11 ;
  wire [1:0]\processCount_reg[17]_12 ;
  wire [1:0]\processCount_reg[17]_13 ;
  wire [1:0]\processCount_reg[17]_14 ;
  wire [1:0]\processCount_reg[17]_15 ;
  wire [1:0]\processCount_reg[17]_16 ;
  wire [1:0]\processCount_reg[17]_17 ;
  wire [1:0]\processCount_reg[17]_18 ;
  wire [1:0]\processCount_reg[17]_19 ;
  wire [1:0]\processCount_reg[17]_2 ;
  wire [1:0]\processCount_reg[17]_20 ;
  wire [1:0]\processCount_reg[17]_3 ;
  wire [1:0]\processCount_reg[17]_4 ;
  wire [1:0]\processCount_reg[17]_5 ;
  wire [1:0]\processCount_reg[17]_6 ;
  wire [1:0]\processCount_reg[17]_7 ;
  wire [1:0]\processCount_reg[17]_8 ;
  wire [1:0]\processCount_reg[17]_9 ;
  wire [31:0]reg_data_out;
  wire [7:0]rel;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [3:0]sel0;
  wire [15:0]sigOut;
  wire \slv_reg0_reg[8]_rep_n_0 ;
  wire \slv_reg0_reg[9]_rep__0_n_0 ;
  wire \slv_reg0_reg[9]_rep__1_n_0 ;
  wire \slv_reg0_reg[9]_rep_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[0] ;
  wire \slv_reg1_reg_n_0_[1] ;
  wire \slv_reg1_reg_n_0_[2] ;
  wire \slv_reg1_reg_n_0_[3] ;
  wire \slv_reg1_reg_n_0_[4] ;
  wire \slv_reg1_reg_n_0_[5] ;
  wire \slv_reg1_reg_n_0_[6] ;
  wire \slv_reg1_reg_n_0_[7] ;
  wire [11:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:12]slv_reg2__0;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [0:0]\slv_reg3_reg[31]_0 ;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [0:0]\slv_reg4_reg[15]_0 ;
  wire [0:0]\slv_reg4_reg[31]_0 ;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [0:0]\slv_reg5_reg[15]_0 ;
  wire [0:0]\slv_reg5_reg[31]_0 ;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [0:0]\slv_reg6_reg[15]_0 ;
  wire [0:0]\slv_reg6_reg[31]_0 ;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire [0:0]\slv_reg7_reg[15]_0 ;
  wire [0:0]\slv_reg7_reg[31]_0 ;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire [0:0]\slv_reg8_reg[15]_0 ;
  wire [0:0]\slv_reg8_reg[31]_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire [7:0]sus;
  wire [1:0]waveSel;

  LUT5 #(
    .INIT(32'h00000001)) 
    \amplitude[4]_i_3 
       (.I0(dec[2]),
        .I1(dec[1]),
        .I2(dec[6]),
        .I3(dec[7]),
        .I4(\amplitude[4]_i_5_n_0 ),
        .O(\amplitude[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \amplitude[4]_i_5 
       (.I0(dec[4]),
        .I1(dec[5]),
        .I2(dec[3]),
        .I3(dec[0]),
        .O(\amplitude[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \amplitude[6]_i_2 
       (.I0(\slv_reg1_reg_n_0_[1] ),
        .I1(\slv_reg1_reg_n_0_[4] ),
        .I2(\slv_reg1_reg_n_0_[2] ),
        .I3(\slv_reg1_reg_n_0_[5] ),
        .I4(\amplitude[6]_i_5_n_0 ),
        .O(\amplitude[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \amplitude[6]_i_5 
       (.I0(\slv_reg1_reg_n_0_[3] ),
        .I1(\slv_reg1_reg_n_0_[0] ),
        .I2(\slv_reg1_reg_n_0_[7] ),
        .I3(\slv_reg1_reg_n_0_[6] ),
        .O(\amplitude[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_bready),
        .I5(s_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\op12/adsr_inst/RST ));
  FDSE \axi_araddr_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_arready0),
        .D(s_axi_araddr[0]),
        .Q(sel0[0]),
        .S(\op12/adsr_inst/RST ));
  FDSE \axi_araddr_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_arready0),
        .D(s_axi_araddr[1]),
        .Q(sel0[1]),
        .S(\op12/adsr_inst/RST ));
  FDSE \axi_araddr_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_arready0),
        .D(s_axi_araddr[2]),
        .Q(sel0[2]),
        .S(\op12/adsr_inst/RST ));
  FDSE \axi_araddr_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_arready0),
        .D(s_axi_araddr[3]),
        .Q(sel0[3]),
        .S(\op12/adsr_inst/RST ));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_awready0),
        .D(s_axi_awaddr[0]),
        .Q(p_0_in[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_awready0),
        .D(s_axi_awaddr[1]),
        .Q(p_0_in[1]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_awaddr_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_awready0),
        .D(s_axi_awaddr[2]),
        .Q(p_0_in[2]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_awaddr_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_awready0),
        .D(s_axi_awaddr[3]),
        .Q(p_0_in[3]),
        .R(\op12/adsr_inst/RST ));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_wvalid),
        .I4(s_axi_bready),
        .I5(s_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(\op12/adsr_inst/RST ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[0]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[0]_i_4_n_0 ),
        .O(reg_data_out[0]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[0]_i_2 
       (.I0(sel0[1]),
        .I1(nextSample),
        .I2(sel0[0]),
        .I3(opPhase[160]),
        .I4(sel0[2]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(opPhase[128]),
        .I1(opPhase[96]),
        .I2(sel0[1]),
        .I3(opPhase[64]),
        .I4(sel0[0]),
        .I5(opPhase[32]),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_4 
       (.I0(opPhase[0]),
        .I1(slv_reg2[0]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[10]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[170]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[10]_i_2_n_0 ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_3 
       (.I0(opPhase[10]),
        .I1(slv_reg2[10]),
        .I2(sel0[1]),
        .I3(dec[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_4 
       (.I0(opPhase[138]),
        .I1(opPhase[106]),
        .I2(sel0[1]),
        .I3(opPhase[74]),
        .I4(sel0[0]),
        .I5(opPhase[42]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[11]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[171]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[11]_i_2_n_0 ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(opPhase[11]),
        .I1(slv_reg2[11]),
        .I2(sel0[1]),
        .I3(dec[3]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_4 
       (.I0(opPhase[139]),
        .I1(opPhase[107]),
        .I2(sel0[1]),
        .I3(opPhase[75]),
        .I4(sel0[0]),
        .I5(opPhase[43]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[12]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[172]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[12]_i_2_n_0 ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(opPhase[12]),
        .I1(slv_reg2__0[12]),
        .I2(sel0[1]),
        .I3(dec[4]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_4 
       (.I0(opPhase[140]),
        .I1(opPhase[108]),
        .I2(sel0[1]),
        .I3(opPhase[76]),
        .I4(sel0[0]),
        .I5(opPhase[44]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[13]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[173]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[13]_i_2_n_0 ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_3 
       (.I0(opPhase[13]),
        .I1(slv_reg2__0[13]),
        .I2(sel0[1]),
        .I3(dec[5]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_4 
       (.I0(opPhase[141]),
        .I1(opPhase[109]),
        .I2(sel0[1]),
        .I3(opPhase[77]),
        .I4(sel0[0]),
        .I5(opPhase[45]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[14]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[174]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[14]_i_2_n_0 ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_3 
       (.I0(opPhase[14]),
        .I1(slv_reg2__0[14]),
        .I2(sel0[1]),
        .I3(dec[6]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_4 
       (.I0(opPhase[142]),
        .I1(opPhase[110]),
        .I2(sel0[1]),
        .I3(opPhase[78]),
        .I4(sel0[0]),
        .I5(opPhase[46]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[15]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[175]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[15]_i_2_n_0 ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_3 
       (.I0(opPhase[15]),
        .I1(slv_reg2__0[15]),
        .I2(sel0[1]),
        .I3(dec[7]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_4 
       (.I0(opPhase[143]),
        .I1(opPhase[111]),
        .I2(sel0[1]),
        .I3(opPhase[79]),
        .I4(sel0[0]),
        .I5(opPhase[47]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[16]_i_4_n_0 ),
        .O(reg_data_out[16]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[16]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[0]),
        .I2(sel0[0]),
        .I3(opPhase[176]),
        .I4(sel0[2]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(opPhase[144]),
        .I1(opPhase[112]),
        .I2(sel0[1]),
        .I3(opPhase[80]),
        .I4(sel0[0]),
        .I5(opPhase[48]),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_4 
       (.I0(opPhase[16]),
        .I1(slv_reg2__0[16]),
        .I2(sel0[1]),
        .I3(sus[0]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[17]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[17]_i_4_n_0 ),
        .O(reg_data_out[17]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[17]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[1]),
        .I2(sel0[0]),
        .I3(opPhase[177]),
        .I4(sel0[2]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_3 
       (.I0(opPhase[145]),
        .I1(opPhase[113]),
        .I2(sel0[1]),
        .I3(opPhase[81]),
        .I4(sel0[0]),
        .I5(opPhase[49]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_4 
       (.I0(opPhase[17]),
        .I1(slv_reg2__0[17]),
        .I2(sel0[1]),
        .I3(sus[1]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[18]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[18]_i_4_n_0 ),
        .O(reg_data_out[18]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[18]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[2]),
        .I2(sel0[0]),
        .I3(opPhase[178]),
        .I4(sel0[2]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_3 
       (.I0(opPhase[146]),
        .I1(opPhase[114]),
        .I2(sel0[1]),
        .I3(opPhase[82]),
        .I4(sel0[0]),
        .I5(opPhase[50]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_4 
       (.I0(opPhase[18]),
        .I1(slv_reg2__0[18]),
        .I2(sel0[1]),
        .I3(sus[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[19]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[19]_i_4_n_0 ),
        .O(reg_data_out[19]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[19]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[3]),
        .I2(sel0[0]),
        .I3(opPhase[179]),
        .I4(sel0[2]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_3 
       (.I0(opPhase[147]),
        .I1(opPhase[115]),
        .I2(sel0[1]),
        .I3(opPhase[83]),
        .I4(sel0[0]),
        .I5(opPhase[51]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_4 
       (.I0(opPhase[19]),
        .I1(slv_reg2__0[19]),
        .I2(sel0[1]),
        .I3(sus[3]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[1]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[161]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[1]_i_2_n_0 ),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_3 
       (.I0(opPhase[1]),
        .I1(slv_reg2[1]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[1] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_4 
       (.I0(opPhase[129]),
        .I1(opPhase[97]),
        .I2(sel0[1]),
        .I3(opPhase[65]),
        .I4(sel0[0]),
        .I5(opPhase[33]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[20]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[20]_i_4_n_0 ),
        .O(reg_data_out[20]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[20]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[4]),
        .I2(sel0[0]),
        .I3(opPhase[180]),
        .I4(sel0[2]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_3 
       (.I0(opPhase[148]),
        .I1(opPhase[116]),
        .I2(sel0[1]),
        .I3(opPhase[84]),
        .I4(sel0[0]),
        .I5(opPhase[52]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_4 
       (.I0(opPhase[20]),
        .I1(slv_reg2__0[20]),
        .I2(sel0[1]),
        .I3(sus[4]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[21]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .O(reg_data_out[21]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[21]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[5]),
        .I2(sel0[0]),
        .I3(opPhase[181]),
        .I4(sel0[2]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(opPhase[149]),
        .I1(opPhase[117]),
        .I2(sel0[1]),
        .I3(opPhase[85]),
        .I4(sel0[0]),
        .I5(opPhase[53]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_4 
       (.I0(opPhase[21]),
        .I1(slv_reg2__0[21]),
        .I2(sel0[1]),
        .I3(sus[5]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[22]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[22]_i_4_n_0 ),
        .O(reg_data_out[22]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[22]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[6]),
        .I2(sel0[0]),
        .I3(opPhase[182]),
        .I4(sel0[2]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(opPhase[150]),
        .I1(opPhase[118]),
        .I2(sel0[1]),
        .I3(opPhase[86]),
        .I4(sel0[0]),
        .I5(opPhase[54]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_4 
       (.I0(opPhase[22]),
        .I1(slv_reg2__0[22]),
        .I2(sel0[1]),
        .I3(sus[6]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[23]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[23]_i_4_n_0 ),
        .O(reg_data_out[23]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[23]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[7]),
        .I2(sel0[0]),
        .I3(opPhase[183]),
        .I4(sel0[2]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(opPhase[151]),
        .I1(opPhase[119]),
        .I2(sel0[1]),
        .I3(opPhase[87]),
        .I4(sel0[0]),
        .I5(opPhase[55]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_4 
       (.I0(opPhase[23]),
        .I1(slv_reg2__0[23]),
        .I2(sel0[1]),
        .I3(sus[7]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[24]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[24]_i_4_n_0 ),
        .O(reg_data_out[24]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[24]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[8]),
        .I2(sel0[0]),
        .I3(opPhase[184]),
        .I4(sel0[2]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_3 
       (.I0(opPhase[152]),
        .I1(opPhase[120]),
        .I2(sel0[1]),
        .I3(opPhase[88]),
        .I4(sel0[0]),
        .I5(opPhase[56]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_4 
       (.I0(opPhase[24]),
        .I1(slv_reg2__0[24]),
        .I2(sel0[1]),
        .I3(rel[0]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[25]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[25]_i_4_n_0 ),
        .O(reg_data_out[25]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[25]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[9]),
        .I2(sel0[0]),
        .I3(opPhase[185]),
        .I4(sel0[2]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_3 
       (.I0(opPhase[153]),
        .I1(opPhase[121]),
        .I2(sel0[1]),
        .I3(opPhase[89]),
        .I4(sel0[0]),
        .I5(opPhase[57]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_4 
       (.I0(opPhase[25]),
        .I1(slv_reg2__0[25]),
        .I2(sel0[1]),
        .I3(rel[1]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[26]_i_4_n_0 ),
        .O(reg_data_out[26]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[26]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[10]),
        .I2(sel0[0]),
        .I3(opPhase[186]),
        .I4(sel0[2]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_3 
       (.I0(opPhase[154]),
        .I1(opPhase[122]),
        .I2(sel0[1]),
        .I3(opPhase[90]),
        .I4(sel0[0]),
        .I5(opPhase[58]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_4 
       (.I0(opPhase[26]),
        .I1(slv_reg2__0[26]),
        .I2(sel0[1]),
        .I3(rel[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[27]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[27]_i_4_n_0 ),
        .O(reg_data_out[27]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[27]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[11]),
        .I2(sel0[0]),
        .I3(opPhase[187]),
        .I4(sel0[2]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_3 
       (.I0(opPhase[155]),
        .I1(opPhase[123]),
        .I2(sel0[1]),
        .I3(opPhase[91]),
        .I4(sel0[0]),
        .I5(opPhase[59]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_4 
       (.I0(opPhase[27]),
        .I1(slv_reg2__0[27]),
        .I2(sel0[1]),
        .I3(rel[3]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[28]_i_4_n_0 ),
        .O(reg_data_out[28]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[28]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[12]),
        .I2(sel0[0]),
        .I3(opPhase[188]),
        .I4(sel0[2]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_3 
       (.I0(opPhase[156]),
        .I1(opPhase[124]),
        .I2(sel0[1]),
        .I3(opPhase[92]),
        .I4(sel0[0]),
        .I5(opPhase[60]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_4 
       (.I0(opPhase[28]),
        .I1(slv_reg2__0[28]),
        .I2(sel0[1]),
        .I3(rel[4]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[29]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[29]_i_4_n_0 ),
        .O(reg_data_out[29]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[29]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[13]),
        .I2(sel0[0]),
        .I3(opPhase[189]),
        .I4(sel0[2]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_3 
       (.I0(opPhase[157]),
        .I1(opPhase[125]),
        .I2(sel0[1]),
        .I3(opPhase[93]),
        .I4(sel0[0]),
        .I5(opPhase[61]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_4 
       (.I0(opPhase[29]),
        .I1(slv_reg2__0[29]),
        .I2(sel0[1]),
        .I3(rel[5]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[2]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[162]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[2]_i_2_n_0 ),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_3 
       (.I0(opPhase[2]),
        .I1(slv_reg2[2]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[2] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_4 
       (.I0(opPhase[130]),
        .I1(opPhase[98]),
        .I2(sel0[1]),
        .I3(opPhase[66]),
        .I4(sel0[0]),
        .I5(opPhase[34]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[30]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[30]_i_4_n_0 ),
        .O(reg_data_out[30]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[30]_i_2 
       (.I0(sel0[1]),
        .I1(sigOut[14]),
        .I2(sel0[0]),
        .I3(opPhase[190]),
        .I4(sel0[2]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_3 
       (.I0(opPhase[158]),
        .I1(opPhase[126]),
        .I2(sel0[1]),
        .I3(opPhase[94]),
        .I4(sel0[0]),
        .I5(opPhase[62]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_4 
       (.I0(opPhase[30]),
        .I1(slv_reg2__0[30]),
        .I2(sel0[1]),
        .I3(rel[6]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_rvalid),
        .O(slv_reg_rden));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(sel0[3]),
        .I2(\axi_rdata[31]_i_4_n_0 ),
        .I3(sel0[2]),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(reg_data_out[31]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \axi_rdata[31]_i_3 
       (.I0(sel0[1]),
        .I1(sigOut[15]),
        .I2(sel0[0]),
        .I3(opPhase[191]),
        .I4(sel0[2]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_4 
       (.I0(opPhase[159]),
        .I1(opPhase[127]),
        .I2(sel0[1]),
        .I3(opPhase[95]),
        .I4(sel0[0]),
        .I5(opPhase[63]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_5 
       (.I0(opPhase[31]),
        .I1(slv_reg2__0[31]),
        .I2(sel0[1]),
        .I3(rel[7]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[3]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[163]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[3]_i_2_n_0 ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(opPhase[3]),
        .I1(slv_reg2[3]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[3] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_4 
       (.I0(opPhase[131]),
        .I1(opPhase[99]),
        .I2(sel0[1]),
        .I3(opPhase[67]),
        .I4(sel0[0]),
        .I5(opPhase[35]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[4]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[164]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[4]_i_2_n_0 ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_3 
       (.I0(opPhase[4]),
        .I1(slv_reg2[4]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[4] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_4 
       (.I0(opPhase[132]),
        .I1(opPhase[100]),
        .I2(sel0[1]),
        .I3(opPhase[68]),
        .I4(sel0[0]),
        .I5(opPhase[36]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[5]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[165]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[5]_i_2_n_0 ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_3 
       (.I0(opPhase[5]),
        .I1(slv_reg2[5]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[5] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_4 
       (.I0(opPhase[133]),
        .I1(opPhase[101]),
        .I2(sel0[1]),
        .I3(opPhase[69]),
        .I4(sel0[0]),
        .I5(opPhase[37]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[6]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[166]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[6]_i_2_n_0 ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_3 
       (.I0(opPhase[6]),
        .I1(slv_reg2[6]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[6] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_4 
       (.I0(opPhase[134]),
        .I1(opPhase[102]),
        .I2(sel0[1]),
        .I3(opPhase[70]),
        .I4(sel0[0]),
        .I5(opPhase[38]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[7]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[167]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[7]_i_2_n_0 ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_3 
       (.I0(opPhase[7]),
        .I1(slv_reg2[7]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg_n_0_[7] ),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_4 
       (.I0(opPhase[135]),
        .I1(opPhase[103]),
        .I2(sel0[1]),
        .I3(opPhase[71]),
        .I4(sel0[0]),
        .I5(opPhase[39]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[8]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[168]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[8]_i_2_n_0 ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_3 
       (.I0(opPhase[8]),
        .I1(slv_reg2[8]),
        .I2(sel0[1]),
        .I3(dec[0]),
        .I4(sel0[0]),
        .I5(waveSel[0]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_4 
       (.I0(opPhase[136]),
        .I1(opPhase[104]),
        .I2(sel0[1]),
        .I3(opPhase[72]),
        .I4(sel0[0]),
        .I5(opPhase[40]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \axi_rdata[9]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(opPhase[169]),
        .I4(sel0[3]),
        .I5(\axi_rdata_reg[9]_i_2_n_0 ),
        .O(reg_data_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_3 
       (.I0(opPhase[9]),
        .I1(slv_reg2[9]),
        .I2(sel0[1]),
        .I3(dec[1]),
        .I4(sel0[0]),
        .I5(waveSel[1]),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_4 
       (.I0(opPhase[137]),
        .I1(opPhase[105]),
        .I2(sel0[1]),
        .I3(opPhase[73]),
        .I4(sel0[0]),
        .I5(opPhase[41]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s_axi_rdata[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s_axi_rdata[10]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_3_n_0 ),
        .I1(\axi_rdata[10]_i_4_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s_axi_rdata[11]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_3_n_0 ),
        .I1(\axi_rdata[11]_i_4_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s_axi_rdata[12]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_3_n_0 ),
        .I1(\axi_rdata[12]_i_4_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s_axi_rdata[13]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_3_n_0 ),
        .I1(\axi_rdata[13]_i_4_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s_axi_rdata[14]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_3_n_0 ),
        .I1(\axi_rdata[14]_i_4_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s_axi_rdata[15]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_3_n_0 ),
        .I1(\axi_rdata[15]_i_4_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s_axi_rdata[16]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s_axi_rdata[17]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s_axi_rdata[18]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s_axi_rdata[19]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s_axi_rdata[1]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_3_n_0 ),
        .I1(\axi_rdata[1]_i_4_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s_axi_rdata[20]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s_axi_rdata[21]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s_axi_rdata[22]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s_axi_rdata[23]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s_axi_rdata[24]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s_axi_rdata[25]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s_axi_rdata[26]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s_axi_rdata[27]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s_axi_rdata[28]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s_axi_rdata[29]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s_axi_rdata[2]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_3_n_0 ),
        .I1(\axi_rdata[2]_i_4_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s_axi_rdata[30]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s_axi_rdata[31]),
        .R(\op12/adsr_inst/RST ));
  FDRE \axi_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s_axi_rdata[3]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_3_n_0 ),
        .I1(\axi_rdata[3]_i_4_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s_axi_rdata[4]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_3_n_0 ),
        .I1(\axi_rdata[4]_i_4_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s_axi_rdata[5]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_3_n_0 ),
        .I1(\axi_rdata[5]_i_4_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s_axi_rdata[6]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_3_n_0 ),
        .I1(\axi_rdata[6]_i_4_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s_axi_rdata[7]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_3_n_0 ),
        .I1(\axi_rdata[7]_i_4_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s_axi_rdata[8]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_3_n_0 ),
        .I1(\axi_rdata[8]_i_4_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s_axi_rdata[9]),
        .R(\op12/adsr_inst/RST ));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_3_n_0 ),
        .I1(\axi_rdata[9]_i_4_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(sel0[2]));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s_axi_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s_axi_rvalid),
        .I3(s_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(\op12/adsr_inst/RST ));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(\op12/adsr_inst/RST ));
  skrach_design_skrach_core_0_1_skrach_core core_inst
       (.CO(CO),
        .D(D),
        .\FSM_sequential_state_reg[1] (slv_reg2),
        .Q(Q),
        .RST(\op12/adsr_inst/RST ),
        .amplitude0_carry({rel,sus,dec,\slv_reg1_reg_n_0_[7] ,\slv_reg1_reg_n_0_[6] ,\slv_reg1_reg_n_0_[5] ,\slv_reg1_reg_n_0_[4] ,\slv_reg1_reg_n_0_[3] ,\slv_reg1_reg_n_0_[2] ,\slv_reg1_reg_n_0_[1] ,\slv_reg1_reg_n_0_[0] }),
        .\amplitude_reg[4] (\amplitude[4]_i_3_n_0 ),
        .\amplitude_reg[5] (\amplitude[6]_i_2_n_0 ),
        .\bl.DSP48E_2 (\slv_reg0_reg[8]_rep_n_0 ),
        .\bl.DSP48E_2_0 (\slv_reg0_reg[9]_rep__1_n_0 ),
        .\bl.DSP48E_2_1 ({waveSel,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .\bl.DSP48E_2_2 (\slv_reg0_reg[9]_rep__0_n_0 ),
        .\bl.DSP48E_2_3 (\slv_reg0_reg[9]_rep_n_0 ),
        .count02_out(count02_out),
        .count02_out_0(count02_out_0),
        .count02_out_1(count02_out_1),
        .count02_out_10(count02_out_10),
        .count02_out_2(count02_out_2),
        .count02_out_3(count02_out_3),
        .count02_out_4(count02_out_4),
        .count02_out_5(count02_out_5),
        .count02_out_6(count02_out_6),
        .count02_out_7(count02_out_7),
        .count02_out_8(count02_out_8),
        .count02_out_9(count02_out_9),
        .\count_reg[0] (\count[6]_i_4_n_0 ),
        .nextSample(nextSample),
        .opPhase(opPhase),
        .prevState_reg(prevState_reg),
        .prevState_reg_0(prevState_reg_0),
        .prevState_reg_1(prevState_reg_1),
        .prevState_reg_10(prevState_reg_10),
        .prevState_reg_11(prevState_reg_11),
        .prevState_reg_12(prevState_reg_12),
        .prevState_reg_13(prevState_reg_13),
        .prevState_reg_14(prevState_reg_14),
        .prevState_reg_15(prevState_reg_15),
        .prevState_reg_16(prevState_reg_16),
        .prevState_reg_17(prevState_reg_17),
        .prevState_reg_18(prevState_reg_18),
        .prevState_reg_19(prevState_reg_19),
        .prevState_reg_2(prevState_reg_2),
        .prevState_reg_20(prevState_reg_20),
        .prevState_reg_21(prevState_reg_21),
        .prevState_reg_22(prevState_reg_22),
        .prevState_reg_3(prevState_reg_3),
        .prevState_reg_4(prevState_reg_4),
        .prevState_reg_5(prevState_reg_5),
        .prevState_reg_6(prevState_reg_6),
        .prevState_reg_7(prevState_reg_7),
        .prevState_reg_8(prevState_reg_8),
        .prevState_reg_9(prevState_reg_9),
        .\processCount_reg[17] (\processCount_reg[17] ),
        .\processCount_reg[17]_0 (\processCount_reg[17]_0 ),
        .\processCount_reg[17]_1 (\processCount_reg[17]_1 ),
        .\processCount_reg[17]_10 (\processCount_reg[17]_10 ),
        .\processCount_reg[17]_11 (\processCount_reg[17]_11 ),
        .\processCount_reg[17]_12 (\processCount_reg[17]_12 ),
        .\processCount_reg[17]_13 (\processCount_reg[17]_13 ),
        .\processCount_reg[17]_14 (\processCount_reg[17]_14 ),
        .\processCount_reg[17]_15 (\processCount_reg[17]_15 ),
        .\processCount_reg[17]_16 (\processCount_reg[17]_16 ),
        .\processCount_reg[17]_17 (\processCount_reg[17]_17 ),
        .\processCount_reg[17]_18 (\processCount_reg[17]_18 ),
        .\processCount_reg[17]_19 (\processCount_reg[17]_19 ),
        .\processCount_reg[17]_2 (\processCount_reg[17]_2 ),
        .\processCount_reg[17]_20 (\processCount_reg[17]_20 ),
        .\processCount_reg[17]_3 (\processCount_reg[17]_3 ),
        .\processCount_reg[17]_4 (\processCount_reg[17]_4 ),
        .\processCount_reg[17]_5 (\processCount_reg[17]_5 ),
        .\processCount_reg[17]_6 (\processCount_reg[17]_6 ),
        .\processCount_reg[17]_7 (\processCount_reg[17]_7 ),
        .\processCount_reg[17]_8 (\processCount_reg[17]_8 ),
        .\processCount_reg[17]_9 (\processCount_reg[17]_9 ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sigOut(sigOut),
        .\slv_reg3_reg[31] (\slv_reg3_reg[31]_0 ),
        .\slv_reg4_reg[15] (\slv_reg4_reg[15]_0 ),
        .\slv_reg4_reg[31] (\slv_reg4_reg[31]_0 ),
        .\slv_reg5_reg[15] (\slv_reg5_reg[15]_0 ),
        .\slv_reg5_reg[31] (\slv_reg5_reg[31]_0 ),
        .\slv_reg6_reg[15] (\slv_reg6_reg[15]_0 ),
        .\slv_reg6_reg[31] (\slv_reg6_reg[31]_0 ),
        .\slv_reg7_reg[15] (\slv_reg7_reg[15]_0 ),
        .\slv_reg7_reg[31] (\slv_reg7_reg[31]_0 ),
        .\slv_reg8_reg[15] (\slv_reg8_reg[15]_0 ),
        .\slv_reg8_reg[31] (\slv_reg8_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \count[6]_i_4 
       (.I0(rel[2]),
        .I1(rel[3]),
        .I2(rel[0]),
        .I3(rel[1]),
        .I4(\count[6]_i_7_n_0 ),
        .O(\count[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count[6]_i_7 
       (.I0(rel[5]),
        .I1(rel[4]),
        .I2(rel[7]),
        .I3(rel[6]),
        .O(\count[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(s_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_wvalid),
        .O(slv_reg_wren__2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg0_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[16] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[17] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[18] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[19] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[20] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[21] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[22] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[23] 
       (.C(s_axi_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[24] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[25] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[26] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[27] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[28] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[29] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[30] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[31] 
       (.C(s_axi_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg0_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_1_in[7]),
        .D(s_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(\op12/adsr_inst/RST ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[8]),
        .Q(waveSel[0]),
        .R(\op12/adsr_inst/RST ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep_n_0 ),
        .R(\op12/adsr_inst/RST ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[9]),
        .Q(waveSel[1]),
        .R(\op12/adsr_inst/RST ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep_n_0 ),
        .R(\op12/adsr_inst/RST ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep__0_n_0 ),
        .R(\op12/adsr_inst/RST ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_1_in[15]),
        .D(s_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep__1_n_0 ),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(\slv_reg1_reg_n_0_[0] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(dec[2]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(dec[3]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(dec[4]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(dec[5]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(dec[6]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(dec[7]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(sus[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(sus[1]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(sus[2]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(sus[3]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(\slv_reg1_reg_n_0_[1] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(sus[4]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(sus[5]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(sus[6]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(sus[7]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(rel[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(rel[1]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(rel[2]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(rel[3]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(rel[4]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(rel[5]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(\slv_reg1_reg_n_0_[2] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(rel[6]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(rel[7]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(\slv_reg1_reg_n_0_[3] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(\slv_reg1_reg_n_0_[4] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(\slv_reg1_reg_n_0_[5] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(\slv_reg1_reg_n_0_[6] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(\slv_reg1_reg_n_0_[7] ),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(dec[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(dec[1]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(slv_reg2__0[12]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(slv_reg2__0[13]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(slv_reg2__0[14]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(slv_reg2__0[15]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(slv_reg2__0[16]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(slv_reg2__0[17]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(slv_reg2__0[18]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(slv_reg2__0[19]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(slv_reg2__0[20]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(slv_reg2__0[21]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(slv_reg2__0[22]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(slv_reg2__0[23]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(slv_reg2__0[24]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(slv_reg2__0[25]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(slv_reg2__0[26]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(slv_reg2__0[27]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(slv_reg2__0[28]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(slv_reg2__0[29]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(slv_reg2__0[30]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(slv_reg2__0[31]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(opPhase[0]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(opPhase[10]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(opPhase[11]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(opPhase[12]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(opPhase[13]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(opPhase[14]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(opPhase[15]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(opPhase[16]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(opPhase[17]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(opPhase[18]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(opPhase[19]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(opPhase[1]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(opPhase[20]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(opPhase[21]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(opPhase[22]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(opPhase[23]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(opPhase[24]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(opPhase[25]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(opPhase[26]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(opPhase[27]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(opPhase[28]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(opPhase[29]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(opPhase[2]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(opPhase[30]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(opPhase[31]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(opPhase[3]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(opPhase[4]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(opPhase[5]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(opPhase[6]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(opPhase[7]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(opPhase[8]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg3_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(opPhase[9]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(opPhase[32]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(opPhase[42]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(opPhase[43]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(opPhase[44]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(opPhase[45]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(opPhase[46]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(opPhase[47]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(opPhase[48]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(opPhase[49]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(opPhase[50]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(opPhase[51]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(opPhase[33]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(opPhase[52]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(opPhase[53]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(opPhase[54]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(opPhase[55]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(opPhase[56]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(opPhase[57]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(opPhase[58]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(opPhase[59]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(opPhase[60]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(opPhase[61]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(opPhase[34]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(opPhase[62]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(opPhase[63]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(opPhase[35]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(opPhase[36]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(opPhase[37]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(opPhase[38]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(opPhase[39]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(opPhase[40]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg4_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(opPhase[41]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(opPhase[64]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(opPhase[74]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(opPhase[75]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(opPhase[76]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(opPhase[77]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(opPhase[78]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(opPhase[79]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(opPhase[80]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(opPhase[81]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(opPhase[82]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(opPhase[83]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(opPhase[65]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(opPhase[84]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(opPhase[85]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(opPhase[86]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(opPhase[87]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(opPhase[88]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(opPhase[89]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(opPhase[90]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(opPhase[91]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(opPhase[92]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(opPhase[93]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(opPhase[66]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(opPhase[94]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(opPhase[95]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(opPhase[67]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(opPhase[68]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(opPhase[69]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(opPhase[70]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(opPhase[71]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(opPhase[72]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg5_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(opPhase[73]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[2]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(opPhase[96]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(opPhase[106]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(opPhase[107]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(opPhase[108]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(opPhase[109]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(opPhase[110]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(opPhase[111]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(opPhase[112]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(opPhase[113]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(opPhase[114]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(opPhase[115]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(opPhase[97]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(opPhase[116]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(opPhase[117]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(opPhase[118]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(opPhase[119]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(opPhase[120]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(opPhase[121]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(opPhase[122]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(opPhase[123]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(opPhase[124]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(opPhase[125]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(opPhase[98]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(opPhase[126]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(opPhase[127]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(opPhase[99]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(opPhase[100]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(opPhase[101]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(opPhase[102]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(opPhase[103]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(opPhase[104]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg6_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(opPhase[105]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(s_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(s_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(s_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(s_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(opPhase[128]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(opPhase[138]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(opPhase[139]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(opPhase[140]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(opPhase[141]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(opPhase[142]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(opPhase[143]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(opPhase[144]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(opPhase[145]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(opPhase[146]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(opPhase[147]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(opPhase[129]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(opPhase[148]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(opPhase[149]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(opPhase[150]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(opPhase[151]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(opPhase[152]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(opPhase[153]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(opPhase[154]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(opPhase[155]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(opPhase[156]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(opPhase[157]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(opPhase[130]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(opPhase[158]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(opPhase[159]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(opPhase[131]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(opPhase[132]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(opPhase[133]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(opPhase[134]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(opPhase[135]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(opPhase[136]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg7_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(opPhase[137]),
        .R(\op12/adsr_inst/RST ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[1]),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[2]),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[3]),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s_axi_wstrb[0]),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE \slv_reg8_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[0]),
        .Q(opPhase[160]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[10]),
        .Q(opPhase[170]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[11]),
        .Q(opPhase[171]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[12]),
        .Q(opPhase[172]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[13]),
        .Q(opPhase[173]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[14]),
        .Q(opPhase[174]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[15]),
        .Q(opPhase[175]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[16]),
        .Q(opPhase[176]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[17]),
        .Q(opPhase[177]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[18] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[18]),
        .Q(opPhase[178]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[19] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[19]),
        .Q(opPhase[179]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .Q(opPhase[161]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[20] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[20]),
        .Q(opPhase[180]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[21] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[21]),
        .Q(opPhase[181]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[22] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[22]),
        .Q(opPhase[182]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[23] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s_axi_wdata[23]),
        .Q(opPhase[183]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[24] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[24]),
        .Q(opPhase[184]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[25] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[25]),
        .Q(opPhase[185]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[26] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[26]),
        .Q(opPhase[186]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[27] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[27]),
        .Q(opPhase[187]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[28] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[28]),
        .Q(opPhase[188]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[29] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[29]),
        .Q(opPhase[189]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[2]),
        .Q(opPhase[162]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[30] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[30]),
        .Q(opPhase[190]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[31] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s_axi_wdata[31]),
        .Q(opPhase[191]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[3]),
        .Q(opPhase[163]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .Q(opPhase[164]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[5]),
        .Q(opPhase[165]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[6]),
        .Q(opPhase[166]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .Q(opPhase[167]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[8]),
        .Q(opPhase[168]),
        .R(\op12/adsr_inst/RST ));
  FDRE \slv_reg8_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s_axi_wdata[9]),
        .Q(opPhase[169]),
        .R(\op12/adsr_inst/RST ));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59
   (DOADO,
    s_axi_aclk,
    SR,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input [0:0]SR;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire [0:0]SR;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_SINGLE_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64
   (DOADO,
    s_axi_aclk,
    \ramb_bl.ramb36_sin_bl.ram36_bl_0 ,
    Q);
  output [15:0]DOADO;
  input s_axi_aclk;
  input \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  input [10:0]Q;

  wire [15:0]DOADO;
  wire [10:0]Q;
  wire \ramb_bl.ramb36_sin_bl.ram36_bl_0 ;
  wire s_axi_aclk;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000),
    .INIT_01(256'h0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647),
    .INIT_02(256'h12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B),
    .INIT_03(256'h1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7),
    .INIT_04(256'h1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8),
    .INIT_05(256'h24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19),
    .INIT_06(256'h2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527),
    .INIT_07(256'h309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E),
    .INIT_08(256'h365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB),
    .INIT_09(256'h3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9),
    .INIT_0A(256'h4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56),
    .INIT_0B(256'h46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD),
    .INIT_0C(256'h4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C),
    .INIT_0D(256'h50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F),
    .INIT_0E(256'h55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133),
    .INIT_0F(256'h5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4),
    .INIT_10(256'h5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81),
    .INIT_11(256'h62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6),
    .INIT_12(256'h66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1),
    .INIT_13(256'h6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE),
    .INIT_14(256'h6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C),
    .INIT_15(256'h70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9),
    .INIT_16(256'h7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1),
    .INIT_17(256'h761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5),
    .INIT_18(256'h7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640),
    .INIT_19(256'h7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883),
    .INIT_1A(256'h7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C),
    .INIT_1B(256'h7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29),
    .INIT_1C(256'h7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89),
    .INIT_1D(256'h7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C),
    .INIT_1E(256'h7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61),
    .INIT_1F(256'h7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7),
    .INIT_20(256'h7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF),
    .INIT_21(256'h7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7),
    .INIT_22(256'h7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61),
    .INIT_23(256'h7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C),
    .INIT_24(256'h7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89),
    .INIT_25(256'h7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29),
    .INIT_26(256'h78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C),
    .INIT_27(256'h7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883),
    .INIT_28(256'h73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640),
    .INIT_29(256'h71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5),
    .INIT_2A(256'h6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1),
    .INIT_2B(256'h6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9),
    .INIT_2C(256'h670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C),
    .INIT_2D(256'h6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE),
    .INIT_2E(256'h5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1),
    .INIT_2F(256'h5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6),
    .INIT_30(256'h563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81),
    .INIT_31(256'h518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4),
    .INIT_32(256'h4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133),
    .INIT_33(256'h476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F),
    .INIT_34(256'h4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C),
    .INIT_35(256'h3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD),
    .INIT_36(256'h3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56),
    .INIT_37(256'h315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9),
    .INIT_38(256'h2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB),
    .INIT_39(256'h258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E),
    .INIT_3A(256'h1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527),
    .INIT_3B(256'h195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19),
    .INIT_3C(256'h132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8),
    .INIT_3D(256'h0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7),
    .INIT_3E(256'h06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B),
    .INIT_3F(256'h006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647),
    .INIT_40(256'hFA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000),
    .INIT_41(256'hF3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9),
    .INIT_42(256'hED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375),
    .INIT_43(256'hE76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39),
    .INIT_44(256'hE148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708),
    .INIT_45(256'hDB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7),
    .INIT_46(256'hD540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9),
    .INIT_47(256'hCF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2),
    .INIT_48(256'hC9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05),
    .INIT_49(256'hC403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947),
    .INIT_4A(256'hBE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA),
    .INIT_4B(256'hB938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33),
    .INIT_4C(256'hB412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4),
    .INIT_4D(256'hAF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1),
    .INIT_4E(256'hAA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD),
    .INIT_4F(256'hA5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C),
    .INIT_50(256'hA16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F),
    .INIT_51(256'h9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A),
    .INIT_52(256'h996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F),
    .INIT_53(256'h95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932),
    .INIT_54(256'h926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594),
    .INIT_55(256'h8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237),
    .INIT_56(256'h8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F),
    .INIT_57(256'h89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B),
    .INIT_58(256'h879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0),
    .INIT_59(256'h85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D),
    .INIT_5A(256'h83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584),
    .INIT_5B(256'h828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7),
    .INIT_5C(256'h81738182819281A281B281C281D381E481F582078219822B823E825082648277),
    .INIT_5D(256'h80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164),
    .INIT_5E(256'h802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F),
    .INIT_5F(256'h8002800280038004800580078009800B800E801180148018801C802080248029),
    .INIT_60(256'h80248020801C801880148011800E800B80098007800580048003800280028001),
    .INIT_61(256'h8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029),
    .INIT_62(256'h815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F),
    .INIT_63(256'h82648250823E822B8219820781F581E481D381C281B281A28192818281738164),
    .INIT_64(256'h83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277),
    .INIT_65(256'h8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7),
    .INIT_66(256'h875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584),
    .INIT_67(256'h89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D),
    .INIT_68(256'h8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0),
    .INIT_69(256'h8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B),
    .INIT_6A(256'h920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F),
    .INIT_6B(256'h955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237),
    .INIT_6C(256'h98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594),
    .INIT_6D(256'h9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932),
    .INIT_6E(256'hA0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F),
    .INIT_6F(256'hA538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A),
    .INIT_70(256'hA9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F),
    .INIT_71(256'hAE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C),
    .INIT_72(256'hB371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD),
    .INIT_73(256'hB891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1),
    .INIT_74(256'hBDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4),
    .INIT_75(256'hC352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33),
    .INIT_76(256'hC8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA),
    .INIT_77(256'hCEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947),
    .INIT_78(256'hD483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05),
    .INIT_79(256'hDA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2),
    .INIT_7A(256'hE085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9),
    .INIT_7B(256'hE6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7),
    .INIT_7C(256'hECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708),
    .INIT_7D(256'hF311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39),
    .INIT_7E(256'hF954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375),
    .INIT_7F(256'hFF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \ramb_bl.ramb36_sin_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED [31:16],DOADO}),
        .DOBDO(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\ramb_bl.ramb36_sin_bl.ram36_bl_0 ),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_FIFO_DUALCLOCK_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_FIFO_DUALCLOCK_MACRO
   (DO,
    clk_12,
    RDEN,
    Q_O,
    s_axi_aclk,
    \Data_Out_int_reg[30] ,
    sigOut);
  output [31:0]DO;
  input clk_12;
  input RDEN;
  input Q_O;
  input s_axi_aclk;
  input \Data_Out_int_reg[30] ;
  input [15:0]sigOut;

  wire [31:0]DO;
  wire \Data_Out_int_reg[30] ;
  wire Q_O;
  wire RDEN;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_0 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_1 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_11 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_12 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_13 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_14 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_15 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_16 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_17 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_18 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_19 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_20 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_24 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_25 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_26 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_27 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_28 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_29 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_3 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_30 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_31 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_32 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_33 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_4 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_5 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_7 ;
  wire clk_12;
  wire s_axi_aclk;
  wire [15:0]sigOut;
  wire \NLW_bl.fifo_36_inst_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_bl.fifo_36_inst_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:0]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \bl.fifo_36_inst_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\bl.fifo_36_inst_bl.fifo_36_bl_n_0 ),
        .ALMOSTFULL(\bl.fifo_36_inst_bl.fifo_36_bl_n_1 ),
        .DBITERR(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sigOut,sigOut}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO}),
        .DOP(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\bl.fifo_36_inst_bl.fifo_36_bl_n_3 ),
        .FULL(\bl.fifo_36_inst_bl.fifo_36_bl_n_4 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(clk_12),
        .RDCOUNT({\NLW_bl.fifo_36_inst_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\bl.fifo_36_inst_bl.fifo_36_bl_n_11 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_12 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_13 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_14 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_15 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_16 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_17 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_18 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_19 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_20 }),
        .RDEN(RDEN),
        .RDERR(\bl.fifo_36_inst_bl.fifo_36_bl_n_5 ),
        .REGCE(1'b1),
        .RST(Q_O),
        .RSTREG(1'b1),
        .SBITERR(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s_axi_aclk),
        .WRCOUNT({\NLW_bl.fifo_36_inst_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\bl.fifo_36_inst_bl.fifo_36_bl_n_24 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_25 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_26 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_27 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_28 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_29 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_30 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_31 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_32 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_33 }),
        .WREN(\Data_Out_int_reg[30] ),
        .WRERR(\bl.fifo_36_inst_bl.fifo_36_bl_n_7 ));
endmodule

(* ORIG_REF_NAME = "unimacro_FIFO_DUALCLOCK_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_FIFO_DUALCLOCK_MACRO_67
   (s_axi_aclk,
    SR,
    clk_12,
    WREN,
    DI);
  input s_axi_aclk;
  input [0:0]SR;
  input clk_12;
  input WREN;
  input [31:0]DI;

  wire [31:0]DI;
  wire [0:0]SR;
  wire WREN;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_0 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_1 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_11 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_12 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_13 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_14 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_15 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_16 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_17 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_18 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_19 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_20 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_24 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_25 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_26 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_27 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_28 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_29 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_3 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_30 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_31 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_32 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_33 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_4 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_5 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_66 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_67 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_68 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_69 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_7 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_70 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_71 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_72 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_73 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_74 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_75 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_76 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_77 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_78 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_79 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_80 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_81 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_82 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_83 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_84 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_85 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_86 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_87 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_88 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_89 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_90 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_91 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_92 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_93 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_94 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_95 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_96 ;
  wire \bl.fifo_36_inst_bl.fifo_36_bl_n_97 ;
  wire clk_12;
  wire s_axi_aclk;
  wire \NLW_bl.fifo_36_inst_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_bl.fifo_36_inst_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:0]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_bl.fifo_36_inst_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \bl.fifo_36_inst_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\bl.fifo_36_inst_bl.fifo_36_bl_n_0 ),
        .ALMOSTFULL(\bl.fifo_36_inst_bl.fifo_36_bl_n_1 ),
        .DBITERR(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\bl.fifo_36_inst_bl.fifo_36_bl_n_66 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_67 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_68 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_69 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_70 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_71 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_72 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_73 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_74 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_75 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_76 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_77 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_78 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_79 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_80 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_81 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_82 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_83 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_84 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_85 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_86 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_87 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_88 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_89 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_90 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_91 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_92 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_93 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_94 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_95 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_96 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_97 }),
        .DOP(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\bl.fifo_36_inst_bl.fifo_36_bl_n_3 ),
        .FULL(\bl.fifo_36_inst_bl.fifo_36_bl_n_4 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s_axi_aclk),
        .RDCOUNT({\NLW_bl.fifo_36_inst_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\bl.fifo_36_inst_bl.fifo_36_bl_n_11 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_12 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_13 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_14 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_15 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_16 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_17 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_18 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_19 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_20 }),
        .RDEN(1'b0),
        .RDERR(\bl.fifo_36_inst_bl.fifo_36_bl_n_5 ),
        .REGCE(1'b1),
        .RST(SR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_bl.fifo_36_inst_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(clk_12),
        .WRCOUNT({\NLW_bl.fifo_36_inst_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\bl.fifo_36_inst_bl.fifo_36_bl_n_24 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_25 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_26 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_27 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_28 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_29 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_30 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_31 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_32 ,\bl.fifo_36_inst_bl.fifo_36_bl_n_33 }),
        .WREN(WREN),
        .WRERR(\bl.fifo_36_inst_bl.fifo_36_bl_n_7 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO
   (\bl.DSP48E_2_0 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    Q,
    A);
  output [15:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_1 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_1 ),
        .RSTALUMODE(\bl.DSP48E_2_1 ),
        .RSTB(\bl.DSP48E_2_1 ),
        .RSTC(\bl.DSP48E_2_1 ),
        .RSTCTRL(\bl.DSP48E_2_1 ),
        .RSTD(\bl.DSP48E_2_1 ),
        .RSTINMODE(\bl.DSP48E_2_1 ),
        .RSTM(\bl.DSP48E_2_1 ),
        .RSTP(\bl.DSP48E_2_1 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15
   (\bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    \mixedSigInt_reg[7]_i_24 ,
    \mixedSigInt_reg[7]_i_23 ,
    \mixedSigInt_reg[11]_i_15 ,
    \mixedSigInt_reg[7]_i_23_0 ,
    \mixedSigInt_reg[11]_i_14 ,
    \mixedSigInt_reg[11]_i_14_0 ,
    \mixedSigInt_reg[11]_i_14_1 ,
    \mixedSigInt_reg[15]_i_15 ,
    \mixedSigInt_reg[11]_i_14_2 ,
    \mixedSigInt_reg[15]_i_14 ,
    \mixedSigInt_reg[15]_i_14_0 ,
    \mixedSigInt_reg[15]_i_14_1 ,
    \mixedSigInt_reg[15]_i_15_0 ,
    \mixedSigInt_reg[15]_i_14_2 ,
    s_axi_aclk,
    \bl.DSP48E_2_2 ,
    Q,
    A,
    \mixedSigInt_reg[19]_i_11 ,
    \mixedSigInt_reg[19]_i_11_0 ,
    O,
    \mixedSigInt_reg[7] ,
    \mixedSigInt_reg[7]_0 ,
    \mixedSigInt_reg[7]_1 ,
    \mixedSigInt_reg[11] ,
    \mixedSigInt_reg[11]_0 ,
    \mixedSigInt_reg[11]_1 ,
    \mixedSigInt_reg[11]_2 ,
    \mixedSigInt_reg[15] ,
    \mixedSigInt[11]_i_6 ,
    \mixedSigInt[11]_i_6_0 ,
    \mixedSigInt[11]_i_6_1 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  output [0:0]\mixedSigInt_reg[7]_i_24 ;
  output \mixedSigInt_reg[7]_i_23 ;
  output [3:0]\mixedSigInt_reg[11]_i_15 ;
  output \mixedSigInt_reg[7]_i_23_0 ;
  output \mixedSigInt_reg[11]_i_14 ;
  output \mixedSigInt_reg[11]_i_14_0 ;
  output \mixedSigInt_reg[11]_i_14_1 ;
  output [3:0]\mixedSigInt_reg[15]_i_15 ;
  output \mixedSigInt_reg[11]_i_14_2 ;
  output \mixedSigInt_reg[15]_i_14 ;
  output \mixedSigInt_reg[15]_i_14_0 ;
  output \mixedSigInt_reg[15]_i_14_1 ;
  output [0:0]\mixedSigInt_reg[15]_i_15_0 ;
  output \mixedSigInt_reg[15]_i_14_2 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_2 ;
  input [7:0]Q;
  input [15:0]A;
  input [0:0]\mixedSigInt_reg[19]_i_11 ;
  input [0:0]\mixedSigInt_reg[19]_i_11_0 ;
  input [1:0]O;
  input [2:0]\mixedSigInt_reg[7] ;
  input [2:0]\mixedSigInt_reg[7]_0 ;
  input [2:0]\mixedSigInt_reg[7]_1 ;
  input [3:0]\mixedSigInt_reg[11] ;
  input [3:0]\mixedSigInt_reg[11]_0 ;
  input [3:0]\mixedSigInt_reg[11]_1 ;
  input [3:0]\mixedSigInt_reg[11]_2 ;
  input [3:0]\mixedSigInt_reg[15] ;
  input [3:0]\mixedSigInt[11]_i_6 ;
  input [3:0]\mixedSigInt[11]_i_6_0 ;
  input [3:0]\mixedSigInt[11]_i_6_1 ;

  wire [15:0]A;
  wire [1:0]O;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [3:0]\mixedSigInt[11]_i_6 ;
  wire [3:0]\mixedSigInt[11]_i_6_0 ;
  wire [3:0]\mixedSigInt[11]_i_6_1 ;
  wire [3:0]\mixedSigInt_reg[11] ;
  wire [3:0]\mixedSigInt_reg[11]_0 ;
  wire [3:0]\mixedSigInt_reg[11]_1 ;
  wire [3:0]\mixedSigInt_reg[11]_2 ;
  wire \mixedSigInt_reg[11]_i_14 ;
  wire \mixedSigInt_reg[11]_i_14_0 ;
  wire \mixedSigInt_reg[11]_i_14_1 ;
  wire \mixedSigInt_reg[11]_i_14_2 ;
  wire [3:0]\mixedSigInt_reg[11]_i_15 ;
  wire [3:0]\mixedSigInt_reg[15] ;
  wire \mixedSigInt_reg[15]_i_14 ;
  wire \mixedSigInt_reg[15]_i_14_0 ;
  wire \mixedSigInt_reg[15]_i_14_1 ;
  wire \mixedSigInt_reg[15]_i_14_2 ;
  wire [3:0]\mixedSigInt_reg[15]_i_15 ;
  wire [0:0]\mixedSigInt_reg[15]_i_15_0 ;
  wire [0:0]\mixedSigInt_reg[19]_i_11 ;
  wire [0:0]\mixedSigInt_reg[19]_i_11_0 ;
  wire [2:0]\mixedSigInt_reg[7] ;
  wire [2:0]\mixedSigInt_reg[7]_0 ;
  wire [2:0]\mixedSigInt_reg[7]_1 ;
  wire \mixedSigInt_reg[7]_i_23 ;
  wire \mixedSigInt_reg[7]_i_23_0 ;
  wire [0:0]\mixedSigInt_reg[7]_i_24 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_2 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_2 ),
        .RSTALUMODE(\bl.DSP48E_2_2 ),
        .RSTB(\bl.DSP48E_2_2 ),
        .RSTC(\bl.DSP48E_2_2 ),
        .RSTCTRL(\bl.DSP48E_2_2 ),
        .RSTD(\bl.DSP48E_2_2 ),
        .RSTINMODE(\bl.DSP48E_2_2 ),
        .RSTM(\bl.DSP48E_2_2 ),
        .RSTP(\bl.DSP48E_2_2 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[11]_i_10 
       (.I0(\mixedSigInt[11]_i_6 [2]),
        .I1(\mixedSigInt[11]_i_6_0 [2]),
        .I2(\mixedSigInt[11]_i_6_1 [2]),
        .O(\mixedSigInt_reg[15]_i_14_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[11]_i_11 
       (.I0(\mixedSigInt[11]_i_6 [1]),
        .I1(\mixedSigInt[11]_i_6_0 [1]),
        .I2(\mixedSigInt[11]_i_6_1 [1]),
        .O(\mixedSigInt_reg[15]_i_14_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[11]_i_12 
       (.I0(\mixedSigInt[11]_i_6 [0]),
        .I1(\mixedSigInt[11]_i_6_0 [0]),
        .I2(\mixedSigInt[11]_i_6_1 [0]),
        .O(\mixedSigInt_reg[15]_i_14 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[11]_i_17 
       (.I0(\mixedSigInt_reg[11]_0 [3]),
        .I1(\mixedSigInt_reg[11]_1 [3]),
        .I2(\mixedSigInt_reg[11]_2 [3]),
        .O(\mixedSigInt_reg[11]_i_14_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[11]_i_2 
       (.I0(\mixedSigInt_reg[15] [2]),
        .I1(\mixedSigInt_reg[15]_i_14_1 ),
        .I2(\mixedSigInt[11]_i_6 [1]),
        .I3(\mixedSigInt[11]_i_6_1 [1]),
        .I4(\mixedSigInt[11]_i_6_0 [1]),
        .O(\mixedSigInt_reg[15]_i_15 [3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[11]_i_3 
       (.I0(\mixedSigInt_reg[15] [1]),
        .I1(\mixedSigInt_reg[15]_i_14_0 ),
        .I2(\mixedSigInt[11]_i_6 [0]),
        .I3(\mixedSigInt[11]_i_6_1 [0]),
        .I4(\mixedSigInt[11]_i_6_0 [0]),
        .O(\mixedSigInt_reg[15]_i_15 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[11]_i_4 
       (.I0(\mixedSigInt_reg[15] [0]),
        .I1(\mixedSigInt_reg[15]_i_14 ),
        .I2(\mixedSigInt_reg[11]_0 [3]),
        .I3(\mixedSigInt_reg[11]_2 [3]),
        .I4(\mixedSigInt_reg[11]_1 [3]),
        .O(\mixedSigInt_reg[15]_i_15 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[11]_i_5 
       (.I0(\mixedSigInt_reg[11] [3]),
        .I1(\mixedSigInt_reg[11]_i_14_2 ),
        .I2(\mixedSigInt_reg[11]_0 [2]),
        .I3(\mixedSigInt_reg[11]_2 [2]),
        .I4(\mixedSigInt_reg[11]_1 [2]),
        .O(\mixedSigInt_reg[15]_i_15 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[15]_i_17 
       (.I0(\mixedSigInt[11]_i_6 [3]),
        .I1(\mixedSigInt[11]_i_6_0 [3]),
        .I2(\mixedSigInt[11]_i_6_1 [3]),
        .O(\mixedSigInt_reg[15]_i_14_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[15]_i_5 
       (.I0(\mixedSigInt_reg[15] [3]),
        .I1(\mixedSigInt_reg[15]_i_14_2 ),
        .I2(\mixedSigInt[11]_i_6 [2]),
        .I3(\mixedSigInt[11]_i_6_1 [2]),
        .I4(\mixedSigInt[11]_i_6_0 [2]),
        .O(\mixedSigInt_reg[15]_i_15_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \mixedSigInt[19]_i_22 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_11 ),
        .I2(\mixedSigInt_reg[19]_i_11_0 ),
        .O(\bl.DSP48E_2_1 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[7]_i_11 
       (.I0(O[0]),
        .I1(\mixedSigInt_reg[7]_i_23 ),
        .I2(\mixedSigInt_reg[7] [0]),
        .I3(\mixedSigInt_reg[7]_0 [0]),
        .I4(\mixedSigInt_reg[7]_1 [0]),
        .O(\mixedSigInt_reg[7]_i_24 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_19 
       (.I0(\mixedSigInt_reg[11]_0 [2]),
        .I1(\mixedSigInt_reg[11]_1 [2]),
        .I2(\mixedSigInt_reg[11]_2 [2]),
        .O(\mixedSigInt_reg[11]_i_14_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_20 
       (.I0(\mixedSigInt_reg[11]_0 [1]),
        .I1(\mixedSigInt_reg[11]_1 [1]),
        .I2(\mixedSigInt_reg[11]_2 [1]),
        .O(\mixedSigInt_reg[11]_i_14_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_21 
       (.I0(\mixedSigInt_reg[11]_0 [0]),
        .I1(\mixedSigInt_reg[11]_1 [0]),
        .I2(\mixedSigInt_reg[11]_2 [0]),
        .O(\mixedSigInt_reg[11]_i_14 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_25 
       (.I0(\mixedSigInt_reg[7] [2]),
        .I1(\mixedSigInt_reg[7]_1 [2]),
        .I2(\mixedSigInt_reg[7]_0 [2]),
        .O(\mixedSigInt_reg[7]_i_23_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[7]_i_26 
       (.I0(\mixedSigInt_reg[7] [1]),
        .I1(\mixedSigInt_reg[7]_1 [1]),
        .I2(\mixedSigInt_reg[7]_0 [1]),
        .O(\mixedSigInt_reg[7]_i_23 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[7]_i_3 
       (.I0(\mixedSigInt_reg[11] [2]),
        .I1(\mixedSigInt_reg[11]_i_14_1 ),
        .I2(\mixedSigInt_reg[11]_0 [1]),
        .I3(\mixedSigInt_reg[11]_2 [1]),
        .I4(\mixedSigInt_reg[11]_1 [1]),
        .O(\mixedSigInt_reg[11]_i_15 [3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[7]_i_4 
       (.I0(\mixedSigInt_reg[11] [1]),
        .I1(\mixedSigInt_reg[11]_i_14_0 ),
        .I2(\mixedSigInt_reg[11]_0 [0]),
        .I3(\mixedSigInt_reg[11]_2 [0]),
        .I4(\mixedSigInt_reg[11]_1 [0]),
        .O(\mixedSigInt_reg[11]_i_15 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[7]_i_5 
       (.I0(\mixedSigInt_reg[11] [0]),
        .I1(\mixedSigInt_reg[11]_i_14 ),
        .I2(\mixedSigInt_reg[7] [2]),
        .I3(\mixedSigInt_reg[7]_0 [2]),
        .I4(\mixedSigInt_reg[7]_1 [2]),
        .O(\mixedSigInt_reg[11]_i_15 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \mixedSigInt[7]_i_6 
       (.I0(O[1]),
        .I1(\mixedSigInt_reg[7]_i_23_0 ),
        .I2(\mixedSigInt_reg[7] [1]),
        .I3(\mixedSigInt_reg[7]_0 [1]),
        .I4(\mixedSigInt_reg[7]_1 [1]),
        .O(\mixedSigInt_reg[11]_i_15 [0]));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20
   (\bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    s_axi_aclk,
    \bl.DSP48E_2_3 ,
    Q,
    A,
    \mixedSigInt_reg[19]_i_16 ,
    \mixedSigInt_reg[19]_i_16_0 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  output [0:0]\bl.DSP48E_2_2 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_3 ;
  input [7:0]Q;
  input [15:0]A;
  input [1:0]\mixedSigInt_reg[19]_i_16 ;
  input [1:0]\mixedSigInt_reg[19]_i_16_0 ;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire [0:0]\bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_3 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [1:0]\mixedSigInt_reg[19]_i_16 ;
  wire [1:0]\mixedSigInt_reg[19]_i_16_0 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_3 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_3 ),
        .RSTALUMODE(\bl.DSP48E_2_3 ),
        .RSTB(\bl.DSP48E_2_3 ),
        .RSTC(\bl.DSP48E_2_3 ),
        .RSTCTRL(\bl.DSP48E_2_3 ),
        .RSTD(\bl.DSP48E_2_3 ),
        .RSTINMODE(\bl.DSP48E_2_3 ),
        .RSTM(\bl.DSP48E_2_3 ),
        .RSTP(\bl.DSP48E_2_3 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[19]_i_36 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_16 [1]),
        .I2(\mixedSigInt_reg[19]_i_16_0 [1]),
        .O(\bl.DSP48E_2_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[19]_i_40 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_16 [1]),
        .I2(\mixedSigInt_reg[19]_i_16_0 [1]),
        .I3(\bl.DSP48E_2_0 [14]),
        .I4(\mixedSigInt_reg[19]_i_16 [0]),
        .I5(\mixedSigInt_reg[19]_i_16_0 [0]),
        .O(\bl.DSP48E_2_1 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25
   (\bl.DSP48E_2_0 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    Q,
    A);
  output [15:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_1 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_1 ),
        .RSTALUMODE(\bl.DSP48E_2_1 ),
        .RSTB(\bl.DSP48E_2_1 ),
        .RSTC(\bl.DSP48E_2_1 ),
        .RSTCTRL(\bl.DSP48E_2_1 ),
        .RSTD(\bl.DSP48E_2_1 ),
        .RSTINMODE(\bl.DSP48E_2_1 ),
        .RSTM(\bl.DSP48E_2_1 ),
        .RSTP(\bl.DSP48E_2_1 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30
   (\bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \bl.DSP48E_2_2 ,
    Q,
    A,
    \mixedSigInt_reg[19]_i_12 ,
    \mixedSigInt_reg[19]_i_12_0 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_2 ;
  input [7:0]Q;
  input [15:0]A;
  input [0:0]\mixedSigInt_reg[19]_i_12 ;
  input [0:0]\mixedSigInt_reg[19]_i_12_0 ;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [0:0]\mixedSigInt_reg[19]_i_12 ;
  wire [0:0]\mixedSigInt_reg[19]_i_12_0 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_2 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_2 ),
        .RSTALUMODE(\bl.DSP48E_2_2 ),
        .RSTB(\bl.DSP48E_2_2 ),
        .RSTC(\bl.DSP48E_2_2 ),
        .RSTCTRL(\bl.DSP48E_2_2 ),
        .RSTD(\bl.DSP48E_2_2 ),
        .RSTINMODE(\bl.DSP48E_2_2 ),
        .RSTM(\bl.DSP48E_2_2 ),
        .RSTP(\bl.DSP48E_2_2 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h09)) 
    \mixedSigInt[19]_i_24 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_12 ),
        .I2(\mixedSigInt_reg[19]_i_12_0 ),
        .O(\bl.DSP48E_2_1 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35
   (\bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    s_axi_aclk,
    \bl.DSP48E_2_3 ,
    Q,
    A,
    \mixedSigInt_reg[19]_i_17 ,
    \mixedSigInt_reg[19]_i_17_0 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  output [0:0]\bl.DSP48E_2_2 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_3 ;
  input [7:0]Q;
  input [15:0]A;
  input [1:0]\mixedSigInt_reg[19]_i_17 ;
  input [1:0]\mixedSigInt_reg[19]_i_17_0 ;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire [0:0]\bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_3 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [1:0]\mixedSigInt_reg[19]_i_17 ;
  wire [1:0]\mixedSigInt_reg[19]_i_17_0 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_3 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_3 ),
        .RSTALUMODE(\bl.DSP48E_2_3 ),
        .RSTB(\bl.DSP48E_2_3 ),
        .RSTC(\bl.DSP48E_2_3 ),
        .RSTCTRL(\bl.DSP48E_2_3 ),
        .RSTD(\bl.DSP48E_2_3 ),
        .RSTINMODE(\bl.DSP48E_2_3 ),
        .RSTM(\bl.DSP48E_2_3 ),
        .RSTP(\bl.DSP48E_2_3 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[19]_i_44 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_17 [1]),
        .I2(\mixedSigInt_reg[19]_i_17_0 [1]),
        .O(\bl.DSP48E_2_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[19]_i_48 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_17 [1]),
        .I2(\mixedSigInt_reg[19]_i_17_0 [1]),
        .I3(\bl.DSP48E_2_0 [14]),
        .I4(\mixedSigInt_reg[19]_i_17 [0]),
        .I5(\mixedSigInt_reg[19]_i_17_0 [0]),
        .O(\bl.DSP48E_2_1 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40
   (\bl.DSP48E_2_0 ,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    Q,
    A);
  output [15:0]\bl.DSP48E_2_0 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_1 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_1 ),
        .RSTALUMODE(\bl.DSP48E_2_1 ),
        .RSTB(\bl.DSP48E_2_1 ),
        .RSTC(\bl.DSP48E_2_1 ),
        .RSTCTRL(\bl.DSP48E_2_1 ),
        .RSTD(\bl.DSP48E_2_1 ),
        .RSTINMODE(\bl.DSP48E_2_1 ),
        .RSTM(\bl.DSP48E_2_1 ),
        .RSTP(\bl.DSP48E_2_1 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45
   (\bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \bl.DSP48E_2_2 ,
    Q,
    A,
    \mixedSigInt_reg[19]_i_13 ,
    \mixedSigInt_reg[19]_i_13_0 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_2 ;
  input [7:0]Q;
  input [15:0]A;
  input [0:0]\mixedSigInt_reg[19]_i_13 ;
  input [0:0]\mixedSigInt_reg[19]_i_13_0 ;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [0:0]\mixedSigInt_reg[19]_i_13 ;
  wire [0:0]\mixedSigInt_reg[19]_i_13_0 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_2 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_2 ),
        .RSTALUMODE(\bl.DSP48E_2_2 ),
        .RSTB(\bl.DSP48E_2_2 ),
        .RSTC(\bl.DSP48E_2_2 ),
        .RSTCTRL(\bl.DSP48E_2_2 ),
        .RSTD(\bl.DSP48E_2_2 ),
        .RSTINMODE(\bl.DSP48E_2_2 ),
        .RSTM(\bl.DSP48E_2_2 ),
        .RSTP(\bl.DSP48E_2_2 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h09)) 
    \mixedSigInt[19]_i_26 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_13 ),
        .I2(\mixedSigInt_reg[19]_i_13_0 ),
        .O(\bl.DSP48E_2_1 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50
   (P,
    s_axi_aclk,
    \bl.DSP48E_2_0 ,
    Q,
    A);
  output [15:0]P;
  input s_axi_aclk;
  input \bl.DSP48E_2_0 ;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire [15:0]P;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire \bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,P,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_0 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_0 ),
        .RSTALUMODE(\bl.DSP48E_2_0 ),
        .RSTB(\bl.DSP48E_2_0 ),
        .RSTC(\bl.DSP48E_2_0 ),
        .RSTCTRL(\bl.DSP48E_2_0 ),
        .RSTD(\bl.DSP48E_2_0 ),
        .RSTINMODE(\bl.DSP48E_2_0 ),
        .RSTM(\bl.DSP48E_2_0 ),
        .RSTP(\bl.DSP48E_2_0 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55
   (\bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    s_axi_aclk,
    \bl.DSP48E_2_2 ,
    Q,
    A,
    P,
    \mixedSigInt_reg[19]_i_9 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]\bl.DSP48E_2_1 ;
  input s_axi_aclk;
  input \bl.DSP48E_2_2 ;
  input [7:0]Q;
  input [15:0]A;
  input [0:0]P;
  input [0:0]\mixedSigInt_reg[19]_i_9 ;

  wire [15:0]A;
  wire [0:0]P;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [0:0]\mixedSigInt_reg[19]_i_9 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_2 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_2 ),
        .RSTALUMODE(\bl.DSP48E_2_2 ),
        .RSTB(\bl.DSP48E_2_2 ),
        .RSTC(\bl.DSP48E_2_2 ),
        .RSTCTRL(\bl.DSP48E_2_2 ),
        .RSTD(\bl.DSP48E_2_2 ),
        .RSTINMODE(\bl.DSP48E_2_2 ),
        .RSTM(\bl.DSP48E_2_2 ),
        .RSTP(\bl.DSP48E_2_2 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h09)) 
    \mixedSigInt[19]_i_20 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(P),
        .I2(\mixedSigInt_reg[19]_i_9 ),
        .O(\bl.DSP48E_2_1 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60
   (\bl.DSP48E_2_0 ,
    SR,
    \bl.DSP48E_2_1 ,
    \bl.DSP48E_2_2 ,
    s_axi_aclk,
    Q,
    A,
    \mixedSigInt_reg[19]_i_15 ,
    \mixedSigInt_reg[19]_i_15_0 ,
    s_axi_aresetn);
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]SR;
  output [0:0]\bl.DSP48E_2_1 ;
  output [0:0]\bl.DSP48E_2_2 ;
  input s_axi_aclk;
  input [7:0]Q;
  input [15:0]A;
  input [1:0]\mixedSigInt_reg[19]_i_15 ;
  input [1:0]\mixedSigInt_reg[19]_i_15_0 ;
  input s_axi_aresetn;

  wire [15:0]A;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [0:0]SR;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire [0:0]\bl.DSP48E_2_1 ;
  wire [0:0]\bl.DSP48E_2_2 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [1:0]\mixedSigInt_reg[19]_i_15 ;
  wire [1:0]\mixedSigInt_reg[19]_i_15_0 ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(SR),
        .RSTALLCARRYIN(SR),
        .RSTALUMODE(SR),
        .RSTB(SR),
        .RSTC(SR),
        .RSTCTRL(SR),
        .RSTD(SR),
        .RSTINMODE(SR),
        .RSTM(SR),
        .RSTP(SR),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[19]_i_28 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_15 [1]),
        .I2(\mixedSigInt_reg[19]_i_15_0 [1]),
        .O(\bl.DSP48E_2_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[19]_i_32 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(\mixedSigInt_reg[19]_i_15 [1]),
        .I2(\mixedSigInt_reg[19]_i_15_0 [1]),
        .I3(\bl.DSP48E_2_0 [14]),
        .I4(\mixedSigInt_reg[19]_i_15 [0]),
        .I5(\mixedSigInt_reg[19]_i_15_0 [0]),
        .O(\bl.DSP48E_2_1 ));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65
   (\bl.DSP48E_2_0 ,
    S,
    DI,
    s_axi_aclk,
    \bl.DSP48E_2_1 ,
    Q,
    A,
    P,
    \mixedSigInt_reg[19]_i_18 );
  output [15:0]\bl.DSP48E_2_0 ;
  output [0:0]S;
  output [0:0]DI;
  input s_axi_aclk;
  input \bl.DSP48E_2_1 ;
  input [7:0]Q;
  input [15:0]A;
  input [1:0]P;
  input [1:0]\mixedSigInt_reg[19]_i_18 ;

  wire [15:0]A;
  wire [0:0]DI;
  wire [1:0]P;
  wire [7:0]Q;
  wire [18:0]RESULT_OUT;
  wire [0:0]S;
  wire [15:0]\bl.DSP48E_2_0 ;
  wire \bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire [1:0]\mixedSigInt_reg[19]_i_18 ;
  wire s_axi_aclk;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,\bl.DSP48E_2_0 ,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_1 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_1 ),
        .RSTALUMODE(\bl.DSP48E_2_1 ),
        .RSTB(\bl.DSP48E_2_1 ),
        .RSTC(\bl.DSP48E_2_1 ),
        .RSTCTRL(\bl.DSP48E_2_1 ),
        .RSTD(\bl.DSP48E_2_1 ),
        .RSTINMODE(\bl.DSP48E_2_1 ),
        .RSTM(\bl.DSP48E_2_1 ),
        .RSTP(\bl.DSP48E_2_1 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h96)) 
    \mixedSigInt[19]_i_52 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(P[1]),
        .I2(\mixedSigInt_reg[19]_i_18 [1]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \mixedSigInt[19]_i_56 
       (.I0(\bl.DSP48E_2_0 [15]),
        .I1(P[1]),
        .I2(\mixedSigInt_reg[19]_i_18 [1]),
        .I3(\bl.DSP48E_2_0 [14]),
        .I4(P[0]),
        .I5(\mixedSigInt_reg[19]_i_18 [0]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "unimacro_MULT_MACRO" *) 
module skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66
   (sigOut,
    s_axi_aclk,
    \bl.DSP48E_2_0 ,
    \bl.DSP48E_2_1 ,
    Q);
  output [15:0]sigOut;
  input s_axi_aclk;
  input \bl.DSP48E_2_0 ;
  input [7:0]\bl.DSP48E_2_1 ;
  input [15:0]Q;

  wire [15:0]Q;
  wire [18:0]RESULT_OUT;
  wire \bl.DSP48E_2_0 ;
  wire [7:0]\bl.DSP48E_2_1 ;
  wire \bl.DSP48E_2_n_63 ;
  wire \bl.DSP48E_2_n_80 ;
  wire \bl.DSP48E_2_n_81 ;
  wire \bl.DSP48E_2_n_82 ;
  wire \bl.DSP48E_2_n_83 ;
  wire \bl.DSP48E_2_n_84 ;
  wire \bl.DSP48E_2_n_85 ;
  wire \bl.DSP48E_2_n_86 ;
  wire s_axi_aclk;
  wire [15:0]sigOut;
  wire \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED ;
  wire [47:43]\NLW_bl.DSP48E_2_P_UNCONNECTED ;
  wire [47:0]\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \bl.DSP48E_2 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_bl.DSP48E_2_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\bl.DSP48E_2_1 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_bl.DSP48E_2_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED ),
        .P({\NLW_bl.DSP48E_2_P_UNCONNECTED [47:43],\bl.DSP48E_2_n_63 ,sigOut,\bl.DSP48E_2_n_80 ,\bl.DSP48E_2_n_81 ,\bl.DSP48E_2_n_82 ,\bl.DSP48E_2_n_83 ,\bl.DSP48E_2_n_84 ,\bl.DSP48E_2_n_85 ,\bl.DSP48E_2_n_86 ,RESULT_OUT}),
        .PATTERNBDETECT(\NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_bl.DSP48E_2_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bl.DSP48E_2_0 ),
        .RSTALLCARRYIN(\bl.DSP48E_2_0 ),
        .RSTALUMODE(\bl.DSP48E_2_0 ),
        .RSTB(\bl.DSP48E_2_0 ),
        .RSTC(\bl.DSP48E_2_0 ),
        .RSTCTRL(\bl.DSP48E_2_0 ),
        .RSTD(\bl.DSP48E_2_0 ),
        .RSTINMODE(\bl.DSP48E_2_0 ),
        .RSTM(\bl.DSP48E_2_0 ),
        .RSTP(\bl.DSP48E_2_0 ),
        .UNDERFLOW(\NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
