  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=conv2d.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=conv2d_tb.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=conv2d' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../conv2d.cpp in debug mode
   Generating csim.exe
Output channel 0:
   2.700    3.600    4.500 
   3.600    4.500    5.400 
   4.500    5.400    6.300 

Output channel 1:
   6.400    8.200   10.000 
   8.200   10.000   11.800 
  10.000   11.800   13.600 

Output channel 2:
  10.100   12.800   15.500 
  12.800   15.500   18.200 
  15.500   18.200   20.900 

Output channel 3:
  13.800   17.400   21.000 
  17.400   21.000   24.600 
  21.000   24.600   28.200 

Output channel 4:
  17.500   22.000   26.500 
  22.000   26.500   31.000 
  26.500   31.000   35.500 

Output channel 5:
  21.200   26.600   32.000 
  26.600   32.000   37.400 
  32.000   37.400   42.800 

Output channel 6:
  24.900   31.200   37.500 
  31.200   37.500   43.800 
  37.500   43.800   50.100 

Output channel 7:
  28.600   35.800   43.000 
  35.800   43.000   50.200 
  43.000   50.200   57.400 

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.079 seconds; peak allocated memory: 134.457 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 11s
