INFO: [VRFC 10-2263] Analyzing Verilog file "V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-311] analyzing module outputBuffer_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module outputBuffer_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module outputBuffer_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module outputBuffer_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module outputBuffer_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module outputBuffer_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module outputBuffer_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module outputBuffer_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module outputBuffer_fifo_generator_top
INFO: [VRFC 10-311] analyzing module outputBuffer_fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module outputBuffer_fifo_generator_v13_2_1_synth
INFO: [VRFC 10-311] analyzing module outputBuffer_memory
INFO: [VRFC 10-311] analyzing module outputBuffer_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module outputBuffer_rd_fwft
INFO: [VRFC 10-311] analyzing module outputBuffer_rd_logic
INFO: [VRFC 10-311] analyzing module outputBuffer_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module outputBuffer_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module outputBuffer_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module outputBuffer_wr_logic
INFO: [VRFC 10-311] analyzing module outputBuffer_wr_pf_ss
INFO: [VRFC 10-311] analyzing module outputBuffer_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/viv_wd/Edge_detection/Edge_detection.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
