Protel Design System Design Rule Check
PCB File : E:\MYPROJECTINHCMUT\Doan1\Hardware\IndependentSTM32\IndependentSTM32\IndependentSTM32.PcbDoc
Date     : 10/9/2017
Time     : 2:11:58 AM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=9mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-99(3843.465mil,2322.244mil) on Top Layer And Pad IC9-100(3823.78mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3843.465mil,2256.535mil)(3843.465mil,2322.244mil) on Top Layer And Pad IC9-100(3823.78mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3823.78mil,2322.244mil)(3823.78mil,2376.22mil) on Top Layer And Pad IC9-99(3843.465mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-98(3863.15mil,2322.244mil) on Top Layer And Pad IC9-99(3843.465mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3863.15mil,2322.244mil)(3863.15mil,2416.85mil) on Top Layer And Pad IC9-99(3843.465mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-97(3882.835mil,2322.244mil) on Top Layer And Pad IC9-98(3863.15mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3882.835mil,2322.244mil)(3882.835mil,2437.165mil) on Top Layer And Pad IC9-98(3863.15mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3843.465mil,2256.535mil)(3843.465mil,2322.244mil) on Top Layer And Pad IC9-98(3863.15mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-96(3902.52mil,2322.244mil) on Top Layer And Pad IC9-97(3882.835mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3902.52mil,2322.244mil)(3902.52mil,2452.48mil) on Top Layer And Pad IC9-97(3882.835mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3863.15mil,2322.244mil)(3863.15mil,2416.85mil) on Top Layer And Pad IC9-97(3882.835mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3882.835mil,2322.244mil)(3882.835mil,2437.165mil) on Top Layer And Pad IC9-96(3902.52mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-95(3922.205mil,2322.244mil) on Top Layer And Pad IC9-96(3902.52mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3922.205mil,2322.244mil)(3922.205mil,2497.795mil) on Top Layer And Pad IC9-96(3902.52mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3902.52mil,2322.244mil)(3902.52mil,2452.48mil) on Top Layer And Pad IC9-95(3922.205mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-94(3941.89mil,2322.244mil) on Top Layer And Pad IC9-95(3922.205mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3941.89mil,2246.89mil)(3941.89mil,2322.244mil) on Top Layer And Pad IC9-95(3922.205mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-93(3961.575mil,2322.244mil) on Top Layer And Pad IC9-94(3941.89mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3961.575mil,2322.244mil)(3961.575mil,2518.425mil) on Top Layer And Pad IC9-94(3941.89mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3922.205mil,2322.244mil)(3922.205mil,2497.795mil) on Top Layer And Pad IC9-94(3941.89mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-92(3981.26mil,2322.244mil) on Top Layer And Pad IC9-93(3961.575mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3981.26mil,2322.244mil)(3981.26mil,2528.74mil) on Top Layer And Pad IC9-93(3961.575mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3941.89mil,2246.89mil)(3941.89mil,2322.244mil) on Top Layer And Pad IC9-93(3961.575mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3961.575mil,2322.244mil)(3961.575mil,2518.425mil) on Top Layer And Pad IC9-92(3981.26mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-91(4000.945mil,2322.244mil) on Top Layer And Pad IC9-92(3981.26mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4000.945mil,2322.244mil)(4000.945mil,2544.055mil) on Top Layer And Pad IC9-92(3981.26mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3981.26mil,2322.244mil)(3981.26mil,2528.74mil) on Top Layer And Pad IC9-91(4000.945mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-90(4020.63mil,2322.244mil) on Top Layer And Pad IC9-91(4000.945mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4000.945mil,2322.244mil)(4000.945mil,2544.055mil) on Top Layer And Pad IC9-90(4020.63mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-87(4079.685mil,2322.244mil) on Top Layer And Pad IC9-88(4060mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4079.685mil,2322.244mil)(4079.685mil,2485.315mil) on Top Layer And Pad IC9-88(4060mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-86(4099.37mil,2322.244mil) on Top Layer And Pad IC9-87(4079.685mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4099.37mil,2322.244mil)(4099.37mil,2565.63mil) on Top Layer And Pad IC9-87(4079.685mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-85(4119.055mil,2322.244mil) on Top Layer And Pad IC9-86(4099.37mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4079.685mil,2322.244mil)(4079.685mil,2485.315mil) on Top Layer And Pad IC9-86(4099.37mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-84(4138.74mil,2322.244mil) on Top Layer And Pad IC9-85(4119.055mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4099.37mil,2322.244mil)(4099.37mil,2565.63mil) on Top Layer And Pad IC9-85(4119.055mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4138.74mil,2322.244mil)(4138.74mil,2658.74mil) on Top Layer And Pad IC9-85(4119.055mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-83(4158.425mil,2322.244mil) on Top Layer And Pad IC9-84(4138.74mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4158.425mil,2322.244mil)(4158.425mil,2498.425mil) on Top Layer And Pad IC9-84(4138.74mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-82(4178.11mil,2322.244mil) on Top Layer And Pad IC9-83(4158.425mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4178.11mil,2322.244mil)(4178.11mil,2468.11mil) on Top Layer And Pad IC9-83(4158.425mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4138.74mil,2322.244mil)(4138.74mil,2658.74mil) on Top Layer And Pad IC9-83(4158.425mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-81(4197.795mil,2322.244mil) on Top Layer And Pad IC9-82(4178.11mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4197.795mil,2322.244mil)(4197.795mil,2457.795mil) on Top Layer And Pad IC9-82(4178.11mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4158.425mil,2322.244mil)(4158.425mil,2498.425mil) on Top Layer And Pad IC9-82(4178.11mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-80(4217.48mil,2322.244mil) on Top Layer And Pad IC9-81(4197.795mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4178.11mil,2322.244mil)(4178.11mil,2468.11mil) on Top Layer And Pad IC9-81(4197.795mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4217.48mil,2322.244mil)(4217.48mil,2442.48mil) on Top Layer And Pad IC9-81(4197.795mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4197.795mil,2322.244mil)(4197.795mil,2457.795mil) on Top Layer And Pad IC9-80(4217.48mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-79(4237.165mil,2322.244mil) on Top Layer And Pad IC9-80(4217.48mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4237.165mil,2322.244mil)(4237.165mil,2427.165mil) on Top Layer And Pad IC9-80(4217.48mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4217.48mil,2322.244mil)(4217.48mil,2442.48mil) on Top Layer And Pad IC9-79(4237.165mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-78(4256.85mil,2322.244mil) on Top Layer And Pad IC9-79(4237.165mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4256.85mil,2322.244mil)(4256.85mil,2411.85mil) on Top Layer And Pad IC9-79(4237.165mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-77(4276.535mil,2322.244mil) on Top Layer And Pad IC9-78(4256.85mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4237.165mil,2322.244mil)(4237.165mil,2427.165mil) on Top Layer And Pad IC9-78(4256.85mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-76(4296.221mil,2322.244mil) on Top Layer And Pad IC9-77(4276.535mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4296.221mil,2322.244mil)(4296.221mil,2371.22mil) on Top Layer And Pad IC9-77(4276.535mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4256.85mil,2322.244mil)(4256.85mil,2411.85mil) on Top Layer And Pad IC9-77(4276.535mil,2322.244mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-74(4357.244mil,2241.535mil) on Top Layer And Pad IC9-75(4357.244mil,2261.22mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3947.244mil,2241.535mil)(4357.244mil,2241.535mil) on Top Layer And Pad IC9-75(4357.244mil,2261.22mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-73(4357.244mil,2221.85mil) on Top Layer And Pad IC9-74(4357.244mil,2241.535mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2261.22mil)(4431.221mil,2261.22mil) on Top Layer And Pad IC9-74(4357.244mil,2241.535mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2221.85mil)(4626.85mil,2221.85mil) on Top Layer And Pad IC9-74(4357.244mil,2241.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-72(4357.244mil,2202.165mil) on Top Layer And Pad IC9-73(4357.244mil,2221.85mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2202.165mil)(4542.835mil,2202.165mil) on Top Layer And Pad IC9-73(4357.244mil,2221.85mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3947.244mil,2241.535mil)(4357.244mil,2241.535mil) on Top Layer And Pad IC9-73(4357.244mil,2221.85mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-71(4357.244mil,2182.48mil) on Top Layer And Pad IC9-72(4357.244mil,2202.165mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2221.85mil)(4626.85mil,2221.85mil) on Top Layer And Pad IC9-72(4357.244mil,2202.165mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2202.165mil)(4542.835mil,2202.165mil) on Top Layer And Pad IC9-71(4357.244mil,2182.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-65(4357.244mil,2064.37mil) on Top Layer And Pad IC9-66(4357.244mil,2084.055mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2064.37mil)(4450.63mil,2064.37mil) on Top Layer And Pad IC9-66(4357.244mil,2084.055mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-64(4357.244mil,2044.685mil) on Top Layer And Pad IC9-65(4357.244mil,2064.37mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,2064.37mil)(4450.63mil,2064.37mil) on Top Layer And Pad IC9-64(4357.244mil,2044.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-56(4357.244mil,1887.205mil) on Top Layer And Pad IC9-57(4357.244mil,1906.89mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,1887.205mil)(4502.205mil,1887.205mil) on Top Layer And Pad IC9-57(4357.244mil,1906.89mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-55(4357.244mil,1867.52mil) on Top Layer And Pad IC9-56(4357.244mil,1887.205mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,1867.52mil)(4472.48mil,1867.52mil) on Top Layer And Pad IC9-56(4357.244mil,1887.205mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,1887.205mil)(4502.205mil,1887.205mil) on Top Layer And Pad IC9-55(4357.244mil,1867.52mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-54(4357.244mil,1847.835mil) on Top Layer And Pad IC9-55(4357.244mil,1867.52mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4357.244mil,1867.52mil)(4472.48mil,1867.52mil) on Top Layer And Pad IC9-54(4357.244mil,1847.835mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-49(4276.535mil,1727.756mil) on Top Layer And Pad IC9-50(4296.221mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4276.535mil,1618.465mil)(4276.535mil,1727.756mil) on Top Layer And Pad IC9-50(4296.221mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-48(4256.85mil,1727.756mil) on Top Layer And Pad IC9-49(4276.535mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4296.221mil,1653.78mil)(4296.221mil,1727.756mil) on Top Layer And Pad IC9-49(4276.535mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (4276.535mil,1618.465mil)(4276.535mil,1727.756mil) on Top Layer And Pad IC9-48(4256.85mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-28(3863.15mil,1727.756mil) on Top Layer And Pad IC9-29(3882.835mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3863.15mil,1653.15mil)(3863.15mil,1727.756mil) on Top Layer And Pad IC9-29(3882.835mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-27(3843.465mil,1727.756mil) on Top Layer And Pad IC9-28(3863.15mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3843.465mil,1727.756mil)(3843.465mil,1885.669mil) on Top Layer And Pad IC9-28(3863.15mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-26(3823.78mil,1727.756mil) on Top Layer And Pad IC9-27(3843.465mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3863.15mil,1653.15mil)(3863.15mil,1727.756mil) on Top Layer And Pad IC9-27(3843.465mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3843.465mil,1727.756mil)(3843.465mil,1885.669mil) on Top Layer And Pad IC9-26(3823.78mil,1727.756mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3667.835mil,1847.835mil)(3762.756mil,1847.835mil) on Top Layer And Pad IC9-23(3762.756mil,1828.15mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-22(3762.756mil,1847.835mil) on Top Layer And Pad IC9-23(3762.756mil,1828.15mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-21(3762.756mil,1867.52mil) on Top Layer And Pad IC9-22(3762.756mil,1847.835mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3652.52mil,1867.52mil)(3762.756mil,1867.52mil) on Top Layer And Pad IC9-22(3762.756mil,1847.835mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-20(3762.756mil,1887.205mil) on Top Layer And Pad IC9-21(3762.756mil,1867.52mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3667.835mil,1847.835mil)(3762.756mil,1847.835mil) on Top Layer And Pad IC9-21(3762.756mil,1867.52mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3762.756mil,1887.205mil)(3882.205mil,1887.205mil) on Top Layer And Pad IC9-21(3762.756mil,1867.52mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-19(3762.756mil,1906.89mil) on Top Layer And Pad IC9-20(3762.756mil,1887.205mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3652.52mil,1867.52mil)(3762.756mil,1867.52mil) on Top Layer And Pad IC9-20(3762.756mil,1887.205mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-18(3762.756mil,1926.575mil) on Top Layer And Pad IC9-19(3762.756mil,1906.89mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3762.756mil,1887.205mil)(3882.205mil,1887.205mil) on Top Layer And Pad IC9-19(3762.756mil,1906.89mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-17(3762.756mil,1946.26mil) on Top Layer And Pad IC9-18(3762.756mil,1926.575mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3631.26mil,1946.26mil)(3762.756mil,1946.26mil) on Top Layer And Pad IC9-18(3762.756mil,1926.575mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-16(3762.756mil,1965.945mil) on Top Layer And Pad IC9-17(3762.756mil,1946.26mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3631.26mil,1946.26mil)(3762.756mil,1946.26mil) on Top Layer And Pad IC9-16(3762.756mil,1965.945mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3625.315mil,2005.315mil)(3762.756mil,2005.315mil) on Top Layer And Pad IC9-15(3762.756mil,1985.63mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-14(3762.756mil,2005.315mil) on Top Layer And Pad IC9-15(3762.756mil,1985.63mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-13(3762.756mil,2025mil) on Top Layer And Pad IC9-14(3762.756mil,2005.315mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3545mil,2025mil)(3762.756mil,2025mil) on Top Layer And Pad IC9-14(3762.756mil,2005.315mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-12(3762.756mil,2044.685mil) on Top Layer And Pad IC9-13(3762.756mil,2025mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3625.315mil,2005.315mil)(3762.756mil,2005.315mil) on Top Layer And Pad IC9-13(3762.756mil,2025mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3675.315mil,2044.685mil)(3762.756mil,2044.685mil) on Top Layer And Pad IC9-13(3762.756mil,2025mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-11(3762.756mil,2064.37mil) on Top Layer And Pad IC9-12(3762.756mil,2044.685mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3762.756mil,2064.37mil)(3835.63mil,2064.37mil) on Top Layer And Pad IC9-12(3762.756mil,2044.685mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3545mil,2025mil)(3762.756mil,2025mil) on Top Layer And Pad IC9-12(3762.756mil,2044.685mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3675.315mil,2044.685mil)(3762.756mil,2044.685mil) on Top Layer And Pad IC9-11(3762.756mil,2064.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-10(3762.756mil,2084.055mil) on Top Layer And Pad IC9-11(3762.756mil,2064.37mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3762.756mil,2084.055mil)(3864.055mil,2084.055mil) on Top Layer And Pad IC9-11(3762.756mil,2064.37mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3762.756mil,2064.37mil)(3835.63mil,2064.37mil) on Top Layer And Pad IC9-10(3762.756mil,2084.055mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-9(3762.756mil,2103.74mil) on Top Layer And Pad IC9-10(3762.756mil,2084.055mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3762.756mil,2084.055mil)(3864.055mil,2084.055mil) on Top Layer And Pad IC9-9(3762.756mil,2103.74mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-6(3762.756mil,2162.795mil) on Top Layer And Pad IC9-7(3762.756mil,2143.11mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3682.795mil,2162.795mil)(3762.756mil,2162.795mil) on Top Layer And Pad IC9-7(3762.756mil,2143.11mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-5(3762.756mil,2182.48mil) on Top Layer And Pad IC9-6(3762.756mil,2162.795mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-4(3762.756mil,2202.165mil) on Top Layer And Pad IC9-5(3762.756mil,2182.48mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3632.835mil,2202.165mil)(3762.756mil,2202.165mil) on Top Layer And Pad IC9-5(3762.756mil,2182.48mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3682.795mil,2162.795mil)(3762.756mil,2162.795mil) on Top Layer And Pad IC9-5(3762.756mil,2182.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-3(3762.756mil,2221.85mil) on Top Layer And Pad IC9-4(3762.756mil,2202.165mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3648.15mil,2221.85mil)(3762.756mil,2221.85mil) on Top Layer And Pad IC9-4(3762.756mil,2202.165mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3632.835mil,2202.165mil)(3762.756mil,2202.165mil) on Top Layer And Pad IC9-3(3762.756mil,2221.85mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-2(3762.756mil,2241.535mil) on Top Layer And Pad IC9-3(3762.756mil,2221.85mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3668.465mil,2241.535mil)(3762.756mil,2241.535mil) on Top Layer And Pad IC9-3(3762.756mil,2221.85mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3648.15mil,2221.85mil)(3762.756mil,2221.85mil) on Top Layer And Pad IC9-2(3762.756mil,2241.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9mil) Between Pad IC9-1(3762.756mil,2261.22mil) on Top Layer And Pad IC9-2(3762.756mil,2241.535mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3691.22mil,2261.22mil)(3762.756mil,2261.22mil) on Top Layer And Pad IC9-2(3762.756mil,2241.535mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9mil) Between Track (3668.465mil,2241.535mil)(3762.756mil,2241.535mil) on Top Layer And Pad IC9-1(3762.756mil,2261.22mil) on Top Layer 
Rule Violations :140

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad LCD-Hole 0(5645mil,3710mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad LCD-Hole 0(5640mil,1760mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad LCD-Hole 0(2100mil,3710mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad LCD-Hole 0(2100mil,1755mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (216.535mil > 100mil) Pad SW1-2(1423.937mil,3029.843mil) on Multi-Layer Actual Rectangular Hole Width = 216.535mil
   Violation between Hole Size Constraint: (216.535mil > 100mil) Pad SW1-1(1423.937mil,2742.441mil) on Multi-Layer Actual Rectangular Hole Width = 216.535mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-2(5129.842mil,1305.748mil) on Top Layer And Pad J8-1(5173.15mil,1290mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-3(5086.535mil,1290mil) on Top Layer And Pad J8-2(5129.842mil,1305.748mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-4(5043.228mil,1282.126mil) on Top Layer And Pad J8-3(5086.535mil,1290mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-5(4999.921mil,1290mil) on Top Layer And Pad J8-4(5043.228mil,1282.126mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-6(4956.614mil,1282.126mil) on Top Layer And Pad J8-5(4999.921mil,1290mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-7(4913.307mil,1290mil) on Top Layer And Pad J8-6(4956.614mil,1282.126mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J8-8(4870mil,1290mil) on Top Layer And Pad J8-7(4913.307mil,1290mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.725mil < 10mil) Between Via (5065mil,2322.795mil) from Top Layer to Bottom Layer And Pad SW64-2(5112.205mil,2370mil) on Top Layer [Top Solder] Mask Sliver [4.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.765mil < 10mil) Between Via (4795mil,2540mil) from Top Layer to Bottom Layer And Via (4805mil,2605mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.765mil] / [Bottom Solder] Mask Sliver [7.765mil]
Rule Violations :9

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Arc (4465mil,1429.04mil) on Top Overlay And Pad C92-1(4465mil,1530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Arc (4465mil,1429.04mil) on Top Overlay And Pad C92-2(4465mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Arc (4465.603mil,1428.483mil) on Top Overlay And Pad C92-1(4465mil,1530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Arc (4465.603mil,1428.483mil) on Top Overlay And Pad C92-2(4465mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Arc (3459.04mil,1415mil) on Top Overlay And Pad C90-2(3360mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Arc (3459.04mil,1415mil) on Top Overlay And Pad C90-1(3560mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Arc (3458.483mil,1414.397mil) on Top Overlay And Pad C90-2(3360mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Arc (3458.483mil,1414.397mil) on Top Overlay And Pad C90-1(3560mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Arc (4835mil,2320.96mil) on Top Overlay And Pad C91-1(4835mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Arc (4835mil,2320.96mil) on Top Overlay And Pad C91-2(4835mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Arc (4834.397mil,2321.517mil) on Top Overlay And Pad C91-1(4835mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Arc (4834.397mil,2321.517mil) on Top Overlay And Pad C91-2(4835mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Arc (1880mil,2919.04mil) on Top Overlay And Pad C15-2(1880mil,2820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Arc (1880mil,2919.04mil) on Top Overlay And Pad C15-1(1880mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Arc (1880.603mil,2918.483mil) on Top Overlay And Pad C15-2(1880mil,2820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Arc (1880.603mil,2918.483mil) on Top Overlay And Pad C15-1(1880mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Arc (2445mil,2894.04mil) on Top Overlay And Pad C16-2(2445mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Arc (2445mil,2894.04mil) on Top Overlay And Pad C16-1(2445mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Arc (2445.603mil,2893.483mil) on Top Overlay And Pad C16-2(2445mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Arc (2445.603mil,2893.483mil) on Top Overlay And Pad C16-1(2445mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Arc (2655mil,2894.04mil) on Top Overlay And Pad C17-2(2655mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Arc (2655mil,2894.04mil) on Top Overlay And Pad C17-1(2655mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Arc (2655.603mil,2893.483mil) on Top Overlay And Pad C17-2(2655mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Arc (2655.603mil,2893.483mil) on Top Overlay And Pad C17-1(2655mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.496mil,2182.362mil) on Top Overlay And Pad J1-1(1333.465mil,2180.394mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1331.496mil,2360.512mil) on Top Overlay And Pad J1-2(1333.465mil,2357.559mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.272mil < 10mil) Between Arc (2386.211mil,1997.053mil) on Top Overlay And Pad R11-1(2440mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.272mil < 10mil) Between Arc (5476.211mil,4057.947mil) on Bottom Overlay And Pad R70-1(5530mil,4110mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [2.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5640.057mil,1759mil) on Bottom Overlay And Pad LCD-Hole 0(5640mil,1760mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5646.057mil,3710mil) on Bottom Overlay And Pad LCD-Hole 0(5645mil,3710mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2100.057mil,3710mil) on Bottom Overlay And Pad LCD-Hole 0(2100mil,3710mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2100.057mil,1757mil) on Bottom Overlay And Pad LCD-Hole 0(2100mil,1755mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.387mil < 10mil) Between Track (3957.795mil,4196.575mil)(3957.795mil,4739.882mil) on Top Overlay And Pad P24-8(4024.331mil,4491.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.387mil < 10mil) Between Track (3192.795mil,4196.575mil)(3192.795mil,4739.882mil) on Top Overlay And Pad P23-8(3259.331mil,4491.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.387mil < 10mil) Between Track (4722.795mil,4196.575mil)(4722.795mil,4739.882mil) on Top Overlay And Pad P25-8(4789.331mil,4491.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3075mil,3095mil)(3075mil,3125mil) on Top Overlay And Pad D50-2(3075mil,3050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.376mil < 10mil) Between Track (3075mil,3325mil)(3075mil,3355mil) on Top Overlay And Pad D50-1(3075mil,3400mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(5436mil,1968mil) on Bottom Overlay And Pad P?-2(4805mil,1985mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2520mil,2125mil)(5286mil,2125mil) on Bottom Overlay And Pad P?-1(4805mil,2085mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.924mil < 10mil) Between Track (3411mil,2280mil)(3411mil,2310mil) on Top Overlay And Pad X1-2(3410mil,2360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.931mil < 10mil) Between Track (3411mil,2208mil)(3411mil,2239mil) on Top Overlay And Pad X1-1(3410mil,2160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2520mil,2125mil)(5286mil,2125mil) on Bottom Overlay And Pad X1-1(3410mil,2160mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5436mil,1968mil)(5436mil,3483mil) on Bottom Overlay And Pad IC6-21(5458mil,2764mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5286mil,2125mil)(5286mil,3308mil) on Bottom Overlay And Pad IC6-19(5300mil,2764mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (4920mil,3310mil)(4920mil,3390mil) on Top Overlay And Pad IC6-9(4904mil,3268mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (2520mil,3308mil)(5286mil,3308mil) on Bottom Overlay And Pad IC6-9(4904mil,3268mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5436mil,1968mil)(5436mil,3483mil) on Bottom Overlay And Pad IC6-2(5458mil,3378mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4920mil,2750mil)(4950mil,2750mil) on Top Overlay And Pad IC6-15(4985mil,2763mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.387mil < 10mil) Between Track (2417.795mil,4196.575mil)(2417.795mil,4739.882mil) on Top Overlay And Pad P21-8(2484.331mil,4491.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.387mil < 10mil) Between Track (1647.795mil,4196.575mil)(1647.795mil,4739.882mil) on Top Overlay And Pad P22-8(1714.331mil,4491.063mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,1600mil)(5800mil,3870mil) on Bottom Overlay And Pad P40-6(5835mil,2105mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,1600mil)(5800mil,3870mil) on Bottom Overlay And Pad P40-5(5835mil,2205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,1600mil)(5800mil,3870mil) on Bottom Overlay And Pad P40-4(5835mil,2305mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,1600mil)(5800mil,3870mil) on Bottom Overlay And Pad P40-3(5835mil,2405mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,1600mil)(5800mil,3870mil) on Bottom Overlay And Pad P40-2(5835mil,2505mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,1600mil)(5800mil,3870mil) on Bottom Overlay And Pad P40-1(5835mil,2605mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3840mil)(2670mil,3840mil) on Top Overlay And Pad IC2-5(2620mil,3790mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3840mil)(2670mil,3840mil) on Top Overlay And Pad IC2-6(2520mil,3790mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3840mil)(2670mil,3840mil) on Top Overlay And Pad IC2-7(2420mil,3790mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3840mil)(2670mil,3840mil) on Top Overlay And Pad IC2-8(2320mil,3790mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3440mil)(2670mil,3440mil) on Top Overlay And Pad IC2-4(2620mil,3490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,3483mil)(5436mil,3483mil) on Bottom Overlay And Pad IC2-4(2620mil,3490mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3440mil)(2670mil,3440mil) on Top Overlay And Pad IC2-3(2520mil,3490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,3483mil)(5436mil,3483mil) on Bottom Overlay And Pad IC2-3(2520mil,3490mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.407mil < 10mil) Between Track (2270mil,3440mil)(2670mil,3440mil) on Top Overlay And Pad IC2-2(2420mil,3490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,3483mil)(5436mil,3483mil) on Bottom Overlay And Pad IC2-2(2420mil,3490mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2270mil,3440mil)(2670mil,3440mil) on Top Overlay And Pad IC2-1(2320mil,3490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(2349mil,3483mil) on Bottom Overlay And Pad IC2-1(2320mil,3490mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,3483mil)(5436mil,3483mil) on Bottom Overlay And Pad IC2-1(2320mil,3490mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1272.441mil,2081.968mil)(1272.441mil,2454.016mil) on Top Overlay And Pad J1-2(1333.465mil,2357.559mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1305.906mil,2412.677mil)(1384.646mil,2333.937mil) on Top Overlay And Pad J1-2(1333.465mil,2357.559mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1277.854mil,2385.61mil)(1356.594mil,2306.87mil) on Top Overlay And Pad J1-2(1333.465mil,2357.559mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1272.441mil,2081.968mil)(1272.441mil,2454.016mil) on Top Overlay And Pad J1-1(1333.465mil,2180.394mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1305.906mil,2234.528mil)(1384.646mil,2155.787mil) on Top Overlay And Pad J1-1(1333.465mil,2180.394mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1277.854mil,2207.461mil)(1356.594mil,2128.72mil) on Top Overlay And Pad J1-1(1333.465mil,2180.394mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(5436mil,1968mil) on Bottom Overlay And Pad R11-1(2440mil,1945mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(5436mil,1968mil) on Bottom Overlay And Pad R11-2(2540mil,1945mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(5436mil,1968mil) on Bottom Overlay And Pad R11-3(2640mil,1945mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1940mil,1600mil)(1940mil,3870mil) on Bottom Overlay And Pad P10-6(1915mil,3210mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1940mil,1600mil)(1940mil,3870mil) on Bottom Overlay And Pad P10-5(1915mil,3310mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2520mil,2125mil)(2520mil,3308mil) on Bottom Overlay And Pad P11-2(2530mil,3205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(2349mil,3483mil) on Bottom Overlay And Pad P11-6(2330mil,3205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2520mil,2125mil)(2520mil,3308mil) on Bottom Overlay And Pad P11-1(2530mil,3305mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2520mil,3308mil)(5286mil,3308mil) on Bottom Overlay And Pad P11-1(2530mil,3305mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2349mil,1968mil)(2349mil,3483mil) on Bottom Overlay And Pad P11-5(2330mil,3305mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R83" (5420mil,1720mil) on Top Overlay And Pad LCD-Hole 0(5640mil,1760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-16(3925mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-15(4025mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-14(4125mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-13(4225mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-12(4325mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-11(4425mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-10(4525mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-9(4625mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-8(4725mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-7(4825mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-6(4925mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-5(5025mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-4(5125mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-3(5225mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.404mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-2(5325mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (1940mil,3870mil)(5800mil,3870mil) on Bottom Overlay And Pad LCD-1(5425mil,3820mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "IC2" (2235mil,3680mil) on Top Overlay And Pad LCD-Hole 0(2100mil,3710mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,4185mil)(6582.481mil,4635mil) on Bottom Overlay And Pad SW31-4(6583.481mil,4310mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,4185mil)(6582.481mil,4635mil) on Bottom Overlay And Pad SW31-3(6582.481mil,4510mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,4185mil)(6082.481mil,4635mil) on Bottom Overlay And Pad SW31-2(6082.481mil,4510mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,4185mil)(6082.481mil,4635mil) on Bottom Overlay And Pad SW31-1(6082.481mil,4310mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,3403.333mil)(6582.481mil,3853.333mil) on Bottom Overlay And Pad SW32-4(6583.481mil,3528.333mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,3403.333mil)(6582.481mil,3853.333mil) on Bottom Overlay And Pad SW32-3(6582.481mil,3728.333mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,3403.333mil)(6082.481mil,3853.333mil) on Bottom Overlay And Pad SW32-2(6082.481mil,3728.333mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SW63" (6005.5mil,3592.5mil) on Top Overlay And Pad SW32-1(6082.481mil,3528.333mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,3403.333mil)(6082.481mil,3853.333mil) on Bottom Overlay And Pad SW32-1(6082.481mil,3528.333mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,2621.667mil)(6582.481mil,3071.667mil) on Bottom Overlay And Pad SW33-4(6583.481mil,2746.667mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,2621.667mil)(6582.481mil,3071.667mil) on Bottom Overlay And Pad SW33-3(6582.481mil,2946.667mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,2621.667mil)(6082.481mil,3071.667mil) on Bottom Overlay And Pad SW33-2(6082.481mil,2946.667mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,2621.667mil)(6082.481mil,3071.667mil) on Bottom Overlay And Pad SW33-1(6082.481mil,2746.667mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,1840mil)(6582.481mil,2290mil) on Bottom Overlay And Pad SW34-4(6583.481mil,1965mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6582.481mil,1840mil)(6582.481mil,2290mil) on Bottom Overlay And Pad SW34-3(6582.481mil,2165mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,1840mil)(6082.481mil,2290mil) on Bottom Overlay And Pad SW34-2(6082.481mil,2165mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6082.481mil,1840mil)(6082.481mil,2290mil) on Bottom Overlay And Pad SW34-1(6082.481mil,1965mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (4218mil,3071mil)(4218mil,3132mil) on Bottom Overlay And Pad BT?-1(4205mil,3195mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4219mil,3254mil)(4219mil,3316mil) on Bottom Overlay And Pad BT?-1(4205mil,3195mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.463mil < 10mil) Between Track (4810mil,1120mil)(4810mil,1127.5mil) on Top Overlay And Pad J8-9(4838.898mil,1177.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4810mil,1125mil)(4810mil,1715mil) on Top Overlay And Pad J8-9(4838.898mil,1177.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5385mil,1090mil)(5385mil,1715mil) on Top Overlay And Pad J8-9(5355.496mil,1138.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.524mil < 10mil) Between Track (5260mil,1090mil)(5385mil,1090mil) on Top Overlay And Pad J8-9(5355.496mil,1138.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,4473mil)(6647mil,4627mil) on Top Overlay And Pad R31-2(6680mil,4590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,4473mil)(6713mil,4627mil) on Top Overlay And Pad R31-2(6680mil,4590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,4473mil)(6647mil,4627mil) on Top Overlay And Pad R31-1(6680mil,4510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,4473mil)(6713mil,4627mil) on Top Overlay And Pad R31-1(6680mil,4510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,3688mil)(6647mil,3842mil) on Top Overlay And Pad R32-2(6680mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,3688mil)(6713mil,3842mil) on Top Overlay And Pad R32-2(6680mil,3805mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,3688mil)(6647mil,3842mil) on Top Overlay And Pad R32-1(6680mil,3725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,3688mil)(6713mil,3842mil) on Top Overlay And Pad R32-1(6680mil,3725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,2923mil)(6647mil,3077mil) on Top Overlay And Pad R33-2(6680mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,2923mil)(6713mil,3077mil) on Top Overlay And Pad R33-2(6680mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,2923mil)(6647mil,3077mil) on Top Overlay And Pad R33-1(6680mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,2923mil)(6713mil,3077mil) on Top Overlay And Pad R33-1(6680mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,2133mil)(6647mil,2287mil) on Top Overlay And Pad R34-2(6680mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,2133mil)(6713mil,2287mil) on Top Overlay And Pad R34-2(6680mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6647mil,2133mil)(6647mil,2287mil) on Top Overlay And Pad R34-1(6680mil,2170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (6713mil,2133mil)(6713mil,2287mil) on Top Overlay And Pad R34-1(6680mil,2170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5427mil,1163mil)(5427mil,1317mil) on Top Overlay And Pad R80-2(5460mil,1280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5493mil,1163mil)(5493mil,1317mil) on Top Overlay And Pad R80-2(5460mil,1280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5427mil,1163mil)(5427mil,1317mil) on Top Overlay And Pad R80-1(5460mil,1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5493mil,1163mil)(5493mil,1317mil) on Top Overlay And Pad R80-1(5460mil,1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4712mil,1183mil)(4712mil,1337mil) on Top Overlay And Pad R81-2(4745mil,1300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4778mil,1183mil)(4778mil,1337mil) on Top Overlay And Pad R81-2(4745mil,1300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4712mil,1183mil)(4712mil,1337mil) on Top Overlay And Pad R81-1(4745mil,1220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4778mil,1183mil)(4778mil,1337mil) on Top Overlay And Pad R81-1(4745mil,1220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5427mil,1348mil)(5427mil,1502mil) on Top Overlay And Pad R82-2(5460mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5493mil,1348mil)(5493mil,1502mil) on Top Overlay And Pad R82-2(5460mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5427mil,1348mil)(5427mil,1502mil) on Top Overlay And Pad R82-1(5460mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5493mil,1348mil)(5493mil,1502mil) on Top Overlay And Pad R82-1(5460mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5427mil,1538mil)(5427mil,1692mil) on Top Overlay And Pad R83-2(5460mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5493mil,1538mil)(5493mil,1692mil) on Top Overlay And Pad R83-2(5460mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5427mil,1538mil)(5427mil,1692mil) on Top Overlay And Pad R83-1(5460mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5493mil,1538mil)(5493mil,1692mil) on Top Overlay And Pad R83-1(5460mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4712mil,1358mil)(4712mil,1512mil) on Top Overlay And Pad R84-2(4745mil,1395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4778mil,1358mil)(4778mil,1512mil) on Top Overlay And Pad R84-2(4745mil,1395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4712mil,1358mil)(4712mil,1512mil) on Top Overlay And Pad R84-1(4745mil,1475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4778mil,1358mil)(4778mil,1512mil) on Top Overlay And Pad R84-1(4745mil,1475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Track (4487.211mil,1350mil)(4550mil,1350mil) on Top Overlay And Pad C92-2(4465mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Track (4380mil,1350mil)(4442.743mil,1350mil) on Top Overlay And Pad C92-2(4465mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C92-2(4465mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Track (4407.205mil,1510mil)(4442.367mil,1510mil) on Top Overlay And Pad C92-1(4465mil,1530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Track (4487.86mil,1510mil)(4520.827mil,1510mil) on Top Overlay And Pad C92-1(4465mil,1530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,2987mil)(4177mil,2987mil) on Top Overlay And Pad R54-2(4140mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3053mil)(4177mil,3053mil) on Top Overlay And Pad R54-2(4140mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.607mil < 10mil) Between Text "R54" (4190mil,3115mil) on Top Overlay And Pad R54-2(4140mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,2987mil)(4177mil,2987mil) on Top Overlay And Pad R54-1(4060mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3053mil)(4177mil,3053mil) on Top Overlay And Pad R54-1(4060mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Text "R54" (4190mil,3115mil) on Top Overlay And Pad R54-1(4060mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,2897mil)(4177mil,2897mil) on Top Overlay And Pad R53-2(4140mil,2930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,2963mil)(4177mil,2963mil) on Top Overlay And Pad R53-2(4140mil,2930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,2897mil)(4177mil,2897mil) on Top Overlay And Pad R53-1(4060mil,2930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,2963mil)(4177mil,2963mil) on Top Overlay And Pad R53-1(4060mil,2930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3743mil,3503mil)(3897mil,3503mil) on Top Overlay And Pad R50-2(3860mil,3470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3743mil,3437mil)(3897mil,3437mil) on Top Overlay And Pad R50-2(3860mil,3470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3743mil,3503mil)(3897mil,3503mil) on Top Overlay And Pad R50-1(3780mil,3470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3743mil,3437mil)(3897mil,3437mil) on Top Overlay And Pad R50-1(3780mil,3470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (3132mil,1901mil)(3177mil,1901mil) on Top Overlay And Pad SW95-1(3205mil,1927.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (3233mil,1901mil)(3278mil,1901mil) on Top Overlay And Pad SW95-1(3205mil,1927.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (3132mil,1679mil)(3177mil,1679mil) on Top Overlay And Pad SW95-2(3205mil,1652.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (3233mil,1679mil)(3278mil,1679mil) on Top Overlay And Pad SW95-2(3205mil,1652.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3397mil)(4177mil,3397mil) on Top Overlay And Pad R52-2(4140mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3463mil)(4177mil,3463mil) on Top Overlay And Pad R52-2(4140mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3397mil)(4177mil,3397mil) on Top Overlay And Pad R52-1(4060mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3463mil)(4177mil,3463mil) on Top Overlay And Pad R52-1(4060mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3297mil)(4177mil,3297mil) on Top Overlay And Pad R51-2(4140mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3363mil)(4177mil,3363mil) on Top Overlay And Pad R51-2(4140mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3297mil)(4177mil,3297mil) on Top Overlay And Pad R51-1(4060mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4023mil,3363mil)(4177mil,3363mil) on Top Overlay And Pad R51-1(4060mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.175mil < 10mil) Between Text "R50" (3930.5mil,3496.5mil) on Top Overlay And Pad U5-1(3910mil,3365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.175mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Track (3380mil,1437.257mil)(3380mil,1500mil) on Top Overlay And Pad C90-2(3360mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Track (3380mil,1330mil)(3380mil,1392.79mil) on Top Overlay And Pad C90-2(3360mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C90-2(3360mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Track (3540mil,1359.173mil)(3540mil,1392.14mil) on Top Overlay And Pad C90-1(3560mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Track (3540mil,1437.633mil)(3540mil,1472.795mil) on Top Overlay And Pad C90-1(3560mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3327mil,1808mil)(3327mil,1962mil) on Top Overlay And Pad R95-2(3360mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3393mil,1808mil)(3393mil,1962mil) on Top Overlay And Pad R95-2(3360mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3327mil,1808mil)(3327mil,1962mil) on Top Overlay And Pad R95-1(3360mil,1845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3393mil,1808mil)(3393mil,1962mil) on Top Overlay And Pad R95-1(3360mil,1845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Track (4750mil,2400mil)(4812.789mil,2400mil) on Top Overlay And Pad C91-2(4835mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Track (4857.257mil,2400mil)(4920mil,2400mil) on Top Overlay And Pad C91-2(4835mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C91-2(4835mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Track (4779.173mil,2240mil)(4812.14mil,2240mil) on Top Overlay And Pad C91-1(4835mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Track (4857.633mil,2240mil)(4892.795mil,2240mil) on Top Overlay And Pad C91-1(4835mil,2220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5699mil,3452mil)(5699mil,3497mil) on Top Overlay And Pad SW63-1(5672.205mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5699mil,3553mil)(5699mil,3598mil) on Top Overlay And Pad SW63-1(5672.205mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R63" (5600mil,3605mil) on Top Overlay And Pad SW63-1(5672.205mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5921mil,3452mil)(5921mil,3497mil) on Top Overlay And Pad SW63-2(5947.795mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5921mil,3553mil)(5921mil,3598mil) on Top Overlay And Pad SW63-2(5947.795mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5361mil,2398mil)(5361mil,2443mil) on Top Overlay And Pad SW64-1(5387.795mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5361mil,2297mil)(5361mil,2342mil) on Top Overlay And Pad SW64-1(5387.795mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5139mil,2398mil)(5139mil,2443mil) on Top Overlay And Pad SW64-2(5112.205mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (5139mil,2297mil)(5139mil,2342mil) on Top Overlay And Pad SW64-2(5112.205mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5347mil,3458mil)(5347mil,3612mil) on Top Overlay And Pad R60-2(5380mil,3495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5413mil,3458mil)(5413mil,3612mil) on Top Overlay And Pad R60-2(5380mil,3495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5347mil,3458mil)(5347mil,3612mil) on Top Overlay And Pad R60-1(5380mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5413mil,3458mil)(5413mil,3612mil) on Top Overlay And Pad R60-1(5380mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5183mil,2503mil)(5183mil,2657mil) on Top Overlay And Pad R61-2(5150mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5117mil,2503mil)(5117mil,2657mil) on Top Overlay And Pad R61-2(5150mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5183mil,2503mil)(5183mil,2657mil) on Top Overlay And Pad R61-1(5150mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5117mil,2503mil)(5117mil,2657mil) on Top Overlay And Pad R61-1(5150mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4933mil,2592mil)(5087mil,2592mil) on Top Overlay And Pad R62-2(5050mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4933mil,2658mil)(5087mil,2658mil) on Top Overlay And Pad R62-2(5050mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4933mil,2592mil)(5087mil,2592mil) on Top Overlay And Pad R62-1(4970mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4933mil,2658mil)(5087mil,2658mil) on Top Overlay And Pad R62-1(4970mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5507mil,3458mil)(5507mil,3612mil) on Top Overlay And Pad R63-2(5540mil,3495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5573mil,3458mil)(5573mil,3612mil) on Top Overlay And Pad R63-2(5540mil,3495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5507mil,3458mil)(5507mil,3612mil) on Top Overlay And Pad R63-1(5540mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5573mil,3458mil)(5573mil,3612mil) on Top Overlay And Pad R63-1(5540mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5212mil,2503mil)(5212mil,2657mil) on Top Overlay And Pad R64-2(5245mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5278mil,2503mil)(5278mil,2657mil) on Top Overlay And Pad R64-2(5245mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5212mil,2503mil)(5212mil,2657mil) on Top Overlay And Pad R64-1(5245mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (5278mil,2503mil)(5278mil,2657mil) on Top Overlay And Pad R64-1(5245mil,2540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C110" (2070mil,2255mil) on Top Overlay And Pad C110-1(2221.756mil,2305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (1910.039mil,1153.858mil)(1910.039mil,1199.134mil) on Top Overlay And Pad D10-2(1912.795mil,1270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (1910.039mil,1340.866mil)(1910.039mil,1386.142mil) on Top Overlay And Pad D10-2(1912.795mil,1270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (1639.961mil,1153.858mil)(1639.961mil,1199.134mil) on Top Overlay And Pad D10-1(1637.205mil,1270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (1639.961mil,1340.866mil)(1639.961mil,1386.142mil) on Top Overlay And Pad D10-1(1637.205mil,1270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Track (1795mil,2840mil)(1857.743mil,2840mil) on Top Overlay And Pad C15-2(1880mil,2820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C15-2(1880mil,2820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Track (1902.21mil,2840mil)(1965mil,2840mil) on Top Overlay And Pad C15-2(1880mil,2820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Track (1902.86mil,3000mil)(1935.827mil,3000mil) on Top Overlay And Pad C15-1(1880mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Track (1822.205mil,3000mil)(1857.367mil,3000mil) on Top Overlay And Pad C15-1(1880mil,3020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Track (2360mil,2815mil)(2422.743mil,2815mil) on Top Overlay And Pad C16-2(2445mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Track (2467.211mil,2815mil)(2530mil,2815mil) on Top Overlay And Pad C16-2(2445mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C16-2(2445mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Track (2467.86mil,2975mil)(2500.827mil,2975mil) on Top Overlay And Pad C16-1(2445mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Track (2387.205mil,2975mil)(2422.367mil,2975mil) on Top Overlay And Pad C16-1(2445mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mil < 10mil) Between Track (2570mil,2815mil)(2632.743mil,2815mil) on Top Overlay And Pad C17-2(2655mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mil < 10mil) Between Track (2677.211mil,2815mil)(2740mil,2815mil) on Top Overlay And Pad C17-2(2655mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C17-2(2655mil,2795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.448mil < 10mil) Between Track (2597.205mil,2975mil)(2632.367mil,2975mil) on Top Overlay And Pad C17-1(2655mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Track (2677.86mil,2975mil)(2710.827mil,2975mil) on Top Overlay And Pad C17-1(2655mil,2995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (1292.48mil,1908.386mil)(1339.724mil,1908.386mil) on Top Overlay And Pad C10-1(1385mil,1882.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (1430.276mil,1908.386mil)(1477.52mil,1908.386mil) on Top Overlay And Pad C10-1(1385mil,1882.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (1430.276mil,1581.614mil)(1548.386mil,1581.614mil) on Top Overlay And Pad C10-2(1385mil,1607.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (1221.614mil,1581.614mil)(1339.724mil,1581.614mil) on Top Overlay And Pad C10-2(1385mil,1607.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (2852.48mil,1653.386mil)(2899.724mil,1653.386mil) on Top Overlay And Pad C13-1(2945mil,1627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (2990.276mil,1653.386mil)(3037.52mil,1653.386mil) on Top Overlay And Pad C13-1(2945mil,1627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (2781.614mil,1326.614mil)(2899.724mil,1326.614mil) on Top Overlay And Pad C13-2(2945mil,1352.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (2990.276mil,1326.614mil)(3108.386mil,1326.614mil) on Top Overlay And Pad C13-2(2945mil,1352.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2232mil,1958mil)(2232mil,2112mil) on Top Overlay And Pad R10-2(2265mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2298mil,1958mil)(2298mil,2112mil) on Top Overlay And Pad R10-2(2265mil,1995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2232mil,1958mil)(2232mil,2112mil) on Top Overlay And Pad R10-1(2265mil,2075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2298mil,1958mil)(2298mil,2112mil) on Top Overlay And Pad R10-1(2265mil,2075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.903mil < 10mil) Between Text "C112" (2175mil,2110mil) on Top Overlay And Pad R10-1(2265mil,2075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2863mil,1763mil)(2863mil,1917mil) on Top Overlay And Pad R12-2(2830mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2797mil,1763mil)(2797mil,1917mil) on Top Overlay And Pad R12-2(2830mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2863mil,1763mil)(2863mil,1917mil) on Top Overlay And Pad R12-1(2830mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2797mil,1763mil)(2797mil,1917mil) on Top Overlay And Pad R12-1(2830mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2487mil,2268mil)(2487mil,2422mil) on Top Overlay And Pad R13-2(2520mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2553mil,2268mil)(2553mil,2422mil) on Top Overlay And Pad R13-2(2520mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2487mil,2268mil)(2487mil,2422mil) on Top Overlay And Pad R13-1(2520mil,2305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2553mil,2268mil)(2553mil,2422mil) on Top Overlay And Pad R13-1(2520mil,2305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.956mil < 10mil) Between Text "P22" (2264.5mil,4022.5mil) on Top Overlay And Pad R22-2(2295mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2178mil,3902mil)(2332mil,3902mil) on Top Overlay And Pad R22-2(2295mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2178mil,3968mil)(2332mil,3968mil) on Top Overlay And Pad R22-2(2295mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "P22" (2264.5mil,4022.5mil) on Top Overlay And Pad R22-1(2215mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2178mil,3902mil)(2332mil,3902mil) on Top Overlay And Pad R22-1(2215mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2178mil,3968mil)(2332mil,3968mil) on Top Overlay And Pad R22-1(2215mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2008.11mil,2915.118mil)(2271.89mil,2915.118mil) on Top Overlay And Pad U1-1(2230.551mil,2974.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2008.11mil,2915.118mil)(2271.89mil,2915.118mil) on Top Overlay And Pad U1-2(2140mil,2974.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2008.11mil,2915.118mil)(2271.89mil,2915.118mil) on Top Overlay And Pad U1-3(2049.449mil,2974.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2008.11mil,2804.882mil)(2271.89mil,2804.882mil) on Top Overlay And Pad U1-4(2140mil,2745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C111" (1960mil,2115mil) on Top Overlay And Pad U10-3(1785mil,2116.931mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (1588.15mil,1588mil) (1981.85mil,2022mil) on Top Overlay And Pad U10-3(1785mil,2116.931mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2398mil,3902mil)(2552mil,3902mil) on Top Overlay And Pad R21-2(2515mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2398mil,3968mil)(2552mil,3968mil) on Top Overlay And Pad R21-2(2515mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2398mil,3902mil)(2552mil,3902mil) on Top Overlay And Pad R21-1(2435mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2398mil,3968mil)(2552mil,3968mil) on Top Overlay And Pad R21-1(2435mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2618mil,3902mil)(2772mil,3902mil) on Top Overlay And Pad R20-2(2735mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2618mil,3968mil)(2772mil,3968mil) on Top Overlay And Pad R20-2(2735mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2618mil,3902mil)(2772mil,3902mil) on Top Overlay And Pad R20-1(2655mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (2618mil,3968mil)(2772mil,3968mil) on Top Overlay And Pad R20-1(2655mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
Rule Violations :298

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (3930.5mil,3496.5mil) on Top Overlay And Arc (3943.465mil,3365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R54" (4190mil,3115mil) on Top Overlay And Track (4177mil,2987mil)(4177mil,3052mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R54" (4190mil,3115mil) on Top Overlay And Track (4023mil,3053mil)(4177mil,3053mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.873mil < 10mil) Between Text "R54" (4190mil,3115mil) on Top Overlay And Track (4023mil,2987mil)(4023mil,3053mil) on Top Overlay Silk Text to Silk Clearance [7.873mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C80" (4650mil,1755mil) on Top Overlay And Track (4745mil,1825mil)(4865mil,1825mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.181mil < 10mil) Between Text "C80" (4650mil,1755mil) on Top Overlay And Track (4745mil,1825mil)(4745mil,2145mil) on Top Overlay Silk Text to Silk Clearance [1.181mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (2404.5mil,4001.5mil) on Top Overlay And Track (2418.976mil,4057.598mil)(2418.976mil,4195.394mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (2404.5mil,4001.5mil) on Top Overlay And Track (2418.976mil,4057.598mil)(3033.15mil,4057.598mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.238mil < 10mil) Between Text "R22" (2145mil,3885mil) on Top Overlay And Track (1648.976mil,4057.598mil)(2263.15mil,4057.598mil) on Top Overlay Silk Text to Silk Clearance [2.238mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C110" (2070mil,2255mil) on Top Overlay And Track (2188.756mil,2268mil)(2254.756mil,2268mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.346mil < 10mil) Between Text "C110" (2070mil,2255mil) on Top Overlay And Track (2282.63mil,2268mil)(2348.63mil,2268mil) on Top Overlay Silk Text to Silk Clearance [3.346mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW95" (3272.5mil,1594.5mil) on Top Overlay And Track (3108.386mil,1326.614mil)(3108.386mil,1582.52mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW95" (3272.5mil,1594.5mil) on Top Overlay And Track (3037.52mil,1653.386mil)(3108.386mil,1582.52mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C112" (2175mil,2110mil) on Top Overlay And Track (2232mil,1958mil)(2232mil,2112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.004mil < 10mil) Between Text "R10" (2235mil,2130mil) on Top Overlay And Track (2232mil,1958mil)(2232mil,2112mil) on Top Overlay Silk Text to Silk Clearance [9.004mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C112" (2175mil,2110mil) on Top Overlay And Track (2298mil,1958mil)(2298mil,2112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.651mil < 10mil) Between Text "R10" (2235mil,2130mil) on Top Overlay And Track (2298mil,1958mil)(2298mil,2112mil) on Top Overlay Silk Text to Silk Clearance [8.651mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C112" (2175mil,2110mil) on Top Overlay And Track (2232mil,2112mil)(2298mil,2112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.651mil < 10mil) Between Text "R10" (2235mil,2130mil) on Top Overlay And Track (2232mil,2112mil)(2298mil,2112mil) on Top Overlay Silk Text to Silk Clearance [8.651mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P22" (2264.5mil,4022.5mil) on Top Overlay And Track (2178mil,3968mil)(2332mil,3968mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P22" (2264.5mil,4022.5mil) on Top Overlay And Track (2178mil,3902mil)(2178mil,3968mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.607mil < 10mil) Between Text "U1" (2035mil,3070mil) on Top Overlay And Track (1855mil,3150mil)(2175mil,3150mil) on Top Overlay Silk Text to Silk Clearance [9.607mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P11" (2235.5mil,3149.5mil) on Top Overlay And Track (1855mil,3150mil)(2175mil,3150mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P11" (2235.5mil,3149.5mil) on Top Overlay And Track (2175mil,3150mil)(2175mil,3370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BT?" (3173.5mil,3643.5mil) on Bottom Overlay And Track (2349mil,3483mil)(5436mil,3483mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.752mil < 10mil) Between Text "J1" (1543.5mil,1986.5mil) on Top Overlay And Text "C10" (1315mil,2000mil) on Top Overlay Silk Text to Silk Clearance [5.752mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R62" (4845mil,2710mil) on Top Overlay And Text "C91" (4757.5mil,2493.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (2235mil,2130mil) on Top Overlay And Text "C112" (2175mil,2110mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (2145mil,3885mil) on Top Overlay And Text "P22" (2264.5mil,4022.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (2410mil,2110mil) on Top Overlay And Text "R11" (2510mil,2085mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :30

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 483
Time Elapsed        : 00:00:11