<root><simulation><result_generated_time />2023-11-08 01:40:07<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 10, 'OX': 10, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 512}<im2col_enable />False<total_MAC_operation />460800<total_data_size_element />{'W': 4608, 'I': 225792, 'O': 51200}<total_data_reuse />{'W': 100, 'I': 2.0408163265306123, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('OY', 2), ('OX', 2), ('OY', 5)], [('FX', 3), ('FY', 3)], []]<I />[[], [('OX', 5), ('OY', 2), ('OX', 2), ('OY', 5), ('FX', 3), ('FY', 3)], []]<O />[[], [('OX', 5), ('OY', 2), ('OX', 2), ('OY', 5), ('FX', 3), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 100, 1, 1], 'I': [1.0, 1.0, 2.04, 1.0], 'O': [1.0, 1, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [8, 3528, 3528], 'O': [8, 800, 800], 'O_partial': [8, 800, 0], 'O_final': [0, 0, 800]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 24, 72], 'I': [8, 3528, 3528], 'O': [8, 800, 800], 'O_partial': [8, 800, 0], 'O_final': [0, 0, 800]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4608, 4608], [4718592, 4608], [4608, 0]]<I />[[460800, 460800], [14745600, 225792], [225792, 0]]<O />[[(409600, 460800), (460800, 409600)], [(13107200, 14745600), (51200, 0)], [(0, 51200), (0, 0)]]<O_partial />[[(409600, 460800), (460800, 409600)], [(13107200, 14745600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (51200, 0)], [(0, 51200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[576, 576], [73728, 72], [18, 0]]<I />[[57600, 57600], [230400, 3528], [882, 0]]<O />[[(51200, 57600), (57600, 51200)], [(204800, 230400), (800, 0)], [(0, 200), (0, 0)]]<O_partial />[([51200, 57600], [57600, 51200]), ([204800, 230400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [800, 0]), ([0, 200], [0, 0])]</mem_access_count_word><mac_count><active />460800<idle />471398400</mac_count></basic_info><energy><total_energy />24654215.0<mem_energy_breakdown><W />[0.0, 7782.4, 0.0]<I />[51.2, 24576.0, 1177.6]<O />[51.2, 43059.2, 256.0]</mem_energy_breakdown><MAC_energy><active_MAC />1007308.8<idle_MAC />23569920.0<total />24577228.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0007<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.7109<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />648192<latency_cycle_without_data_loading />460800<ideal_computing_cycle />460800<data_loading><load_cycle_total />187392<load_cycle_individual />{'W': [8192, 73728, 0], 'I': [512, 113152, 0]}<load_cycle_combined />{'W': 73728, 'I': 113152}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-460288], [-409600, -344064], [-460800, -460800]], 'I': [[-460288], [-460288, 0], [-460800, -460800]], 'O': [[-460800], [-460800, 0], [-435200, -454656]]}<mem_stall_cycle_shared />{'W': [[-460288], [-409600, 0], [0, 0]], 'I': [[-460288], [-460288, 0], [0, 0]], 'O': [[-460800], [-460800, 0], [-435200, -454656]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [8, 3528, 3528], 'O': [8, 800, 800], 'O_partial': [8, 800, 0], 'O_final': [0, 0, 800]}<data_size_each_level_total />{'W': [8192, 72, 72], 'I': [256, 3528, 3528], 'O': [256, 800, 800]}<loop_cycles_each_level />{'W': [100, 900, 900], 'I': [1, 900, 900], 'O': [1, 900, 900]}<top_ir_loop_size />{'W': [100, 1, 1], 'I': [1, 9, 1], 'O': [1, 9, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [81.9, 81.9], [81.9, 81.9]], 'I': [[8.0, 8.0], [256.0, 125.4], [125.4, 125.4]], 'O': [[8.0, 8.0], [256.0, 28.4], [28.4, 28.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 81.9], [81.9, 81.9]], 'I': [[8.0, 8.0], [256.0, 1129.0], [1129.0, 125.4]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 28.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [81.9, 81.9], [81.9, 0]], 'I': [[8.0, 8.0], [256.0, 125.4], [125.4, 0]], 'O': [[8.0, 8.0], [256.0, 28.4], [28.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [622.4, 463.4], [207.4, 28.4]], 'I': [[8.0, 8.0], [622.4, 463.4], [207.4, 28.4]], 'O': [[8.0, 8.0], [622.4, 463.4], [207.4, 28.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 900], [100, 100, 9], [900, 900, 1]], 'I': [[1, 1, 900], [1, 1, 900], [900, 900, 1]], 'O': [[1, 1, 900], [1, 1, 900], [900, 900, 1]]}<trans_time_real />{'W': [[0, 1, 900], [[0, 100, 9], [16, 100, 9]], [[144, 900, 1], [36, 900, 1]]], 'I': [[0, 1, 900], [[0, 1, 900], [0, 1, 900]], [[220, 900, 1], [55, 900, 1]]], 'O': [[0, 1, 900], [[0, 1, 900], [0, 1, 900]], [[50, 900, 1], [12, 900, 1]]]}<single_stall_cycle />{'W': [[-1], [-100, -84], [-756, -864]], 'I': [[-1], [-1, 0], [-680, -845]], 'O': [[-1], [-1, 0], [-850, -888]]}<single_stall_count />{'W': [899, 8, 0], 'I': [899, 899, 0], 'O': [900, 900, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [128, 0], 'I': [0, 0], 'O': [0, 50]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [50, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-772, -900], [-900, -850]], 1: [[-900, -900], [-850, -900]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />893.3<mem_area />121.1<mem_area_percentage />13.6 %</area></results><elapsed_time_second />0</simulation></root>