

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  24:128:16,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     16:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        6,1,1,6,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_reg_optimization                    7 # Optimization to be applied (default=6 which is none)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:128:8,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file    gpuwattch_k20x.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    1 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 732.0:732.0:732.0:1300.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_latency_clear                    1 # Opcode latencies for CLEAR INSTRUCTIONDefault 1
-ptx_opcode_initiation_clear                    1 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 732000000.000000:732000000.000000:732000000.000000:1300000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136612021858:0.00000000136612021858:0.00000000136612021858:0.00000000076923076923
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
0fbb49c3210ada62dd2f0d2fdc453b0d  /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall > _cuobjdump_complete_output_hZC7W6"
Parsing file _cuobjdump_complete_output_hZC7W6
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6kernelv : hostFun 0x0x4023c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "d_unique" from 0x100 to 0x5880 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "d_common" from 0x5880 to 0x5a88 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "d_common_change" from 0x5a90 to 0x5aa0 (global memory space) 3
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43780_30_non_const_par_max_coo33748" from 0x0 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43779_32_non_const_par_max_val34272" from 0x280 to 0x48c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43772_32_non_const_in_final_sum" from 0x48c to 0x490 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43778_32_non_const_denomT" from 0x490 to 0x494 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936" from 0x500 to 0x2da4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340" from 0x2e00 to 0x2ecc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544" from 0x2f00 to 0x2fcc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43773_32_non_const_in_sqr_final_sum" from 0x2fcc to 0x2fd0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6kernelv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6kernelv'...
GPGPU-Sim PTX: Finding dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6kernelv'...
GPGPU-Sim PTX: reconvergence points for _Z6kernelv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:1077) @%p2 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:1093) @%p16 bra BB_1_5; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:1116) mov.s32 %r35, %r14; 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x150 (_1.ptx:1119) @%p37 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x218 (_1.ptx:1146) @%p59 bra BB_1_9; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (_1.ptx:1151) ld.global.s32 %r60, [%r48]; 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:1171) @%p77 bra BB_1_7; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2f0 (_1.ptx:1176) @!%p79 bra BB_1_231; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2888) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x398 (_1.ptx:1198) @%p90 bra BB_1_16; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x448 (_1.ptx:1222) @%p106 bra BB_1_15; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:1227) add.s32 %r107, %r56, %r86; 
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4c8 (_1.ptx:1240) @%p116 bra BB_1_13; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x520 (_1.ptx:1252) @%p121 bra BB_1_21; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5c0 (_1.ptx:1274) @%p135 bra BB_1_20; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_1.ptx:1279) sub.s32 %r136, %r52, %r57; 
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x640 (_1.ptx:1292) @%p145 bra BB_1_18; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x670 (_1.ptx:1299) @!%p147 bra BB_1_35; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:1409) bar.sync 0; 
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x730 (_1.ptx:1325) @%p168 bra BB_1_25; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:1330) add.s32 %r169, %r166, %r158; 
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7a0 (_1.ptx:1341) @%p179 bra BB_1_32; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:1474) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x838 (_1.ptx:1362) @!%p193 bra BB_1_30; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x938 (_1.ptx:1396) @%p221 bra BB_1_29; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x950 (_1.ptx:1400) @%p222 bra BB_1_27; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:1474) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x968 (_1.ptx:1405) bra.uni BB_1_222; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2888) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x998 (_1.ptx:1413) @!%p225 bra BB_1_47; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_1.ptx:1490) bar.sync 0; 
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xa48 (_1.ptx:1437) @%p242 bra BB_1_40; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (_1.ptx:1442) setp.ge.s32 %p243, %r235, %r56; 
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xa68 (_1.ptx:1443) @%p243 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa88 (_1.ptx:1448) @%p245 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xaa8 (_1.ptx:1453) @%p248 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xac8 (_1.ptx:1458) @%p251 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xb20 (_1.ptx:1470) bra.uni BB_1_46; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xb50 (_1.ptx:1478) @%p223 bra BB_1_23; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:1480) bra.uni BB_1_36; 
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xb58 (_1.ptx:1480) bra.uni BB_1_36; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:1409) bar.sync 0; 
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xb88 (_1.ptx:1488) @%p262 bra BB_1_38; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_1.ptx:1490) bar.sync 0; 
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xbb0 (_1.ptx:1494) @!%p264 bra BB_1_53; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_1.ptx:1536) bar.sync 0; 
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xc30 (_1.ptx:1512) @%p278 bra BB_1_52; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:1531) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xca8 (_1.ptx:1529) @%p287 bra BB_1_51; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:1531) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xcc8 (_1.ptx:1534) @%p288 bra BB_1_49; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_1.ptx:1536) bar.sync 0; 
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xcf0 (_1.ptx:1540) @!%p290 bra BB_1_58; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:1586) bar.sync 0; 
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xdb0 (_1.ptx:1566) @%p307 bra BB_1_57; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc8 (_1.ptx:1571) add.s32 %r308, %r56, %r302; 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xe30 (_1.ptx:1584) @%p317 bra BB_1_55; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:1586) bar.sync 0; 
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xe58 (_1.ptx:1590) @!%p319 bra BB_1_64; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:1640) bar.sync 0; 
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xf18 (_1.ptx:1616) @%p336 bra BB_1_62; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_1.ptx:1621) add.s32 %r337, %r56, %r331; 
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xf98 (_1.ptx:1634) @%p346 bra BB_1_60; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:1636) bra.uni BB_1_65; 
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xfa0 (_1.ptx:1636) bra.uni BB_1_65; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:1640) bar.sync 0; 
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xfc0 (_1.ptx:1642) @!%p319 bra BB_1_68; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:1669) bar.sync 0; 
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1078 (_1.ptx:1667) @%p359 bra BB_1_67; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:1669) bar.sync 0; 
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1098 (_1.ptx:1672) @!%p360 bra BB_1_74; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (_1.ptx:1709) bar.sync 0; 
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1686) @%p370 bra BB_1_73; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1178 (_1.ptx:1705) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1170 (_1.ptx:1703) @%p378 bra BB_1_72; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1178 (_1.ptx:1705) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1188 (_1.ptx:1707) @%p379 bra BB_1_70; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (_1.ptx:1709) bar.sync 0; 
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x11b0 (_1.ptx:1713) @!%p381 bra BB_1_79; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (_1.ptx:1758) bar.sync 0; 
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1268 (_1.ptx:1738) @%p398 bra BB_1_78; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (_1.ptx:1743) add.s32 %r399, %r56, %r393; 
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x12e8 (_1.ptx:1756) @%p408 bra BB_1_76; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (_1.ptx:1758) bar.sync 0; 
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1310 (_1.ptx:1762) @!%p410 bra BB_1_84; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1807) bar.sync 0; 
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x13c8 (_1.ptx:1787) @%p427 bra BB_1_83; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e0 (_1.ptx:1792) add.s32 %r428, %r56, %r422; 
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1448 (_1.ptx:1805) @%p437 bra BB_1_81; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1807) bar.sync 0; 
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1460 (_1.ptx:1809) @!%p410 bra BB_1_87; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:1836) bar.sync 0; 
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1518 (_1.ptx:1834) @%p450 bra BB_1_86; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:1836) bar.sync 0; 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1540 (_1.ptx:1840) @%p452 bra BB_1_90; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (_1.ptx:1866) bar.sync 0; 
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1864) @%p466 bra BB_1_89; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (_1.ptx:1866) bar.sync 0; 
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1608 (_1.ptx:1868) @!%p225 bra BB_1_101; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (_1.ptx:1935) bar.sync 0; 
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1892) @%p477 bra BB_1_94; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_1.ptx:1897) setp.ge.s32 %p478, %r235, %r56; 
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x16d8 (_1.ptx:1898) @%p478 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x16f8 (_1.ptx:1903) @%p481 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1718 (_1.ptx:1908) @%p483 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1738 (_1.ptx:1913) @%p486 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1790 (_1.ptx:1925) bra.uni BB_1_100; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1933) @%p497 bra BB_1_92; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (_1.ptx:1935) bar.sync 0; 
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1937) @!%p264 bra BB_1_107; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1979) bar.sync 0; 
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1858 (_1.ptx:1955) @%p507 bra BB_1_106; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d8 (_1.ptx:1974) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x18d0 (_1.ptx:1972) @%p514 bra BB_1_105; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d8 (_1.ptx:1974) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x18f0 (_1.ptx:1977) @%p515 bra BB_1_103; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1979) bar.sync 0; 
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1908 (_1.ptx:1981) @!%p290 bra BB_1_112; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:2027) bar.sync 0; 
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x19c8 (_1.ptx:2007) @%p527 bra BB_1_111; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (_1.ptx:2012) add.s32 %r528, %r56, %r302; 
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1a48 (_1.ptx:2025) @%p537 bra BB_1_109; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:2027) bar.sync 0; 
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1a60 (_1.ptx:2029) @!%p319 bra BB_1_117; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba0 (_1.ptx:2074) bar.sync 0; 
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1b18 (_1.ptx:2054) @%p549 bra BB_1_116; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:2059) add.s32 %r550, %r56, %r331; 
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1b98 (_1.ptx:2072) @%p559 bra BB_1_114; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba0 (_1.ptx:2074) bar.sync 0; 
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:2076) @!%p319 bra BB_1_120; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c70 (_1.ptx:2103) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1c68 (_1.ptx:2101) @%p572 bra BB_1_119; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c70 (_1.ptx:2103) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1c78 (_1.ptx:2104) @!%p360 bra BB_1_126; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:2141) bar.sync 0; 
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1cd8 (_1.ptx:2118) @%p581 bra BB_1_125; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:2137) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1d50 (_1.ptx:2135) @%p587 bra BB_1_124; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:2137) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1d68 (_1.ptx:2139) @%p588 bra BB_1_122; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:2141) bar.sync 0; 
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1d80 (_1.ptx:2143) @!%p381 bra BB_1_131; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:2188) bar.sync 0; 
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1e38 (_1.ptx:2168) @%p600 bra BB_1_130; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_1.ptx:2173) add.s32 %r601, %r56, %r393; 
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1eb8 (_1.ptx:2186) @%p610 bra BB_1_128; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:2188) bar.sync 0; 
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1ed0 (_1.ptx:2190) @!%p410 bra BB_1_136; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:2235) bar.sync 0; 
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1f88 (_1.ptx:2215) @%p624 bra BB_1_135; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (_1.ptx:2220) add.s32 %r625, %r56, %r422; 
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2008 (_1.ptx:2233) @%p634 bra BB_1_133; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:2235) bar.sync 0; 
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x2020 (_1.ptx:2237) @!%p410 bra BB_1_139; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:2264) bar.sync 0; 
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x20d8 (_1.ptx:2262) @%p647 bra BB_1_138; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:2264) bar.sync 0; 
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x20f0 (_1.ptx:2266) @!%p410 bra BB_1_142; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f0 (_1.ptx:2301) bar.sync 0; 
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x21e8 (_1.ptx:2299) @%p666 bra BB_1_141; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f0 (_1.ptx:2301) bar.sync 0; 
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x2210 (_1.ptx:2305) @%p668 bra BB_1_145; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c0 (_1.ptx:2330) bar.sync 0; 
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x22b8 (_1.ptx:2328) @%p682 bra BB_1_144; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c0 (_1.ptx:2330) bar.sync 0; 
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x22d8 (_1.ptx:2333) @%p683 bra BB_1_153; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2410 (_1.ptx:2380) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x2358 (_1.ptx:2351) @!%p693 bra BB_1_151; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e8 (_1.ptx:2374) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x23d0 (_1.ptx:2368) @%p706 bra BB_1_149; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d8 (_1.ptx:2370) bra.uni BB_1_152; 
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x23d8 (_1.ptx:2370) bra.uni BB_1_152; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e8 (_1.ptx:2374) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2408 (_1.ptx:2378) @%p707 bra BB_1_147; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2410 (_1.ptx:2380) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x2438 (_1.ptx:2385) @%p709 bra BB_1_161; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_1.ptx:2435) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x24c0 (_1.ptx:2404) @!%p721 bra BB_1_159; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2558 (_1.ptx:2428) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x2540 (_1.ptx:2422) @%p735 bra BB_1_157; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_1.ptx:2424) bra.uni BB_1_160; 
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x2548 (_1.ptx:2424) bra.uni BB_1_160; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2558 (_1.ptx:2428) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x2580 (_1.ptx:2433) @%p736 bra BB_1_155; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_1.ptx:2435) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x25a8 (_1.ptx:2439) @!%p738 bra BB_1_167; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x25c8 (_1.ptx:2444) @%p741 bra BB_1_166; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x2618 (_1.ptx:2456) @%p746 bra BB_1_164; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (_1.ptx:2458) st.shared.f32 [__cuda_local_var_43772_32_non_const_in_final_sum], %r739; 
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x2628 (_1.ptx:2459) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x2640 (_1.ptx:2463) @%p748 bra BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x2668 (_1.ptx:2469) @%p751 bra BB_1_172; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x26b8 (_1.ptx:2481) @%p756 bra BB_1_170; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (_1.ptx:2483) st.shared.f32 [__cuda_local_var_43773_32_non_const_in_sqr_final_sum], %r749; 
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x26c8 (_1.ptx:2484) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x26d8 (_1.ptx:2487) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2492) @!%p738 bra BB_1_230; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (_1.ptx:2509) bar.sync 0; 
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x2778 (_1.ptx:2511) @!%p410 bra BB_1_178; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:2536) bar.sync 0; 
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x2820 (_1.ptx:2534) @%p780 bra BB_1_177; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:2536) bar.sync 0; 
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x2838 (_1.ptx:2538) @!%p147 bra BB_1_181; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (_1.ptx:2570) bar.sync 0; 
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x2918 (_1.ptx:2568) @%p794 bra BB_1_180; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (_1.ptx:2570) bar.sync 0; 
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2930 (_1.ptx:2572) @!%p410 bra BB_1_184; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:2599) bar.sync 0; 
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x29e8 (_1.ptx:2597) @%p807 bra BB_1_183; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:2599) bar.sync 0; 
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2aa8 (_1.ptx:2622) @%p827 bra BB_1_187; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2650) bar.sync 0; 
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2b68 (_1.ptx:2648) @%p845 bra BB_1_186; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2650) bar.sync 0; 
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2b90 (_1.ptx:2654) @%p847 bra BB_1_201; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_1.ptx:2753) bar.sync 0; 
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2682) @%p866 bra BB_1_191; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c78 (_1.ptx:2687) add.s32 %r867, %r166, %r860; 
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2cd0 (_1.ptx:2698) @%p876 bra BB_1_198; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b0 (_1.ptx:2847) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2d68 (_1.ptx:2719) @!%p892 bra BB_1_196; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2e00 (_1.ptx:2740) @%p908 bra BB_1_195; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2e18 (_1.ptx:2744) @%p909 bra BB_1_193; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e20 (_1.ptx:2746) bra.uni BB_1_199; 
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2e20 (_1.ptx:2746) bra.uni BB_1_199; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b0 (_1.ptx:2847) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2e30 (_1.ptx:2749) bra.uni BB_1_175; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (_1.ptx:2509) bar.sync 0; 
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2e58 (_1.ptx:2756) @%p913 bra BB_1_210; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2811) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2ef8 (_1.ptx:2778) @!%p925 bra BB_1_209; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (_1.ptx:2803) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2f60 (_1.ptx:2793) @!%p942 bra BB_1_208; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f78 (_1.ptx:2798) add.s32 %r933, %r933, 1; 
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2f90 (_1.ptx:2801) @%p943 bra BB_1_206; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (_1.ptx:2803) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2809) @%p944 bra BB_1_204; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2811) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x2fe8 (_1.ptx:2814) @!%p738 bra BB_1_221; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b8 (_1.ptx:2886) bar.sync 0; 
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3000 (_1.ptx:2818) @%p946 bra BB_1_217; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2860) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3050 (_1.ptx:2830) @!%p954 bra BB_1_215; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3078 (_1.ptx:2837) add.s32 %r732, %r732, 1; 
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x3098 (_1.ptx:2841) @%p956 bra BB_1_213; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30a0 (_1.ptx:2843) bra.uni BB_1_218; 
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x30a0 (_1.ptx:2843) bra.uni BB_1_218; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2860) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x30e8 (_1.ptx:2854) @%p912 bra BB_1_189; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30f0 (_1.ptx:2856) bra.uni BB_1_202; 
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x30f0 (_1.ptx:2856) bra.uni BB_1_202; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_1.ptx:2753) bar.sync 0; 
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3130 (_1.ptx:2866) @%p962 bra BB_1_220; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_1.ptx:2871) sub.s32 %r963, %r84, %r808; 
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x3248 (_1.ptx:2905) @%p990 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x3330 (_1.ptx:2935) @%p1005 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x3400 (_1.ptx:2963) @%p1020 bra BB_1_227; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3418 (_1.ptx:2968) ld.global.f32 %r1021, [%r677]; 
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x34c8 (_1.ptx:2990) @%p1039 bra BB_1_225; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: ... end of reconvergence points for _Z6kernelv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6kernelv'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_a0Ga0d"
Running: cat _ptx_a0Ga0d | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_U7yf3k
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_U7yf3k --output-file  /dev/null 2> _ptx_a0Ga0dinfo"
GPGPU-Sim PTX: Kernel '_Z6kernelv' : regs=28, lmem=0, smem=11872, cmem=22980
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_a0Ga0d _ptx2_U7yf3k _ptx_a0Ga0dinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c10; deviceAddress = d_common_change; deviceName = d_common_change
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16 bytes
GPGPU-Sim PTX registering constant d_common_change (16 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c20; deviceAddress = d_common; deviceName = d_common
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 520 bytes
GPGPU-Sim PTX registering constant d_common (520 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628e40; deviceAddress = d_unique; deviceName = d_unique
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 22400 bytes
GPGPU-Sim PTX registering constant d_unique (22400 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c20
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 520 bytes  to  symbol d_common+0 @0x5880 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628e40
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 22400 bytes  to  symbol d_unique+0 @0x100 ...
frame progress: GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c10
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16 bytes  to  symbol d_common_change+0 @0x5a90 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x4023c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6kernelv' to stream 0, gridDim= (140,1,1) blockDim = (128,1,1) 
kernel '_Z6kernelv' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 10, limited by: shmem
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16576 (ipc=33.2) sim_rate=16576 (inst/sec) elapsed = 0:0:00:01 / Thu Feb 11 17:36:02 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 179154 (ipc=119.4) sim_rate=89577 (inst/sec) elapsed = 0:0:00:02 / Thu Feb 11 17:36:03 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 432928 (ipc=173.2) sim_rate=144309 (inst/sec) elapsed = 0:0:00:03 / Thu Feb 11 17:36:04 2016
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1185066 (ipc=296.3) sim_rate=296266 (inst/sec) elapsed = 0:0:00:04 / Thu Feb 11 17:36:05 2016
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1485976 (ipc=330.2) sim_rate=297195 (inst/sec) elapsed = 0:0:00:05 / Thu Feb 11 17:36:06 2016
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1973982 (ipc=358.9) sim_rate=328997 (inst/sec) elapsed = 0:0:00:06 / Thu Feb 11 17:36:07 2016
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2504835 (ipc=385.4) sim_rate=357833 (inst/sec) elapsed = 0:0:00:07 / Thu Feb 11 17:36:08 2016
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2753373 (ipc=393.3) sim_rate=344171 (inst/sec) elapsed = 0:0:00:08 / Thu Feb 11 17:36:09 2016
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3220398 (ipc=402.5) sim_rate=357822 (inst/sec) elapsed = 0:0:00:09 / Thu Feb 11 17:36:10 2016
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3655003 (ipc=406.1) sim_rate=365500 (inst/sec) elapsed = 0:0:00:10 / Thu Feb 11 17:36:11 2016
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4067807 (ipc=406.8) sim_rate=369800 (inst/sec) elapsed = 0:0:00:11 / Thu Feb 11 17:36:12 2016
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4524049 (ipc=411.3) sim_rate=377004 (inst/sec) elapsed = 0:0:00:12 / Thu Feb 11 17:36:13 2016
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4796843 (ipc=417.1) sim_rate=368987 (inst/sec) elapsed = 0:0:00:13 / Thu Feb 11 17:36:14 2016
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5242874 (ipc=419.4) sim_rate=374491 (inst/sec) elapsed = 0:0:00:14 / Thu Feb 11 17:36:15 2016
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5694225 (ipc=421.8) sim_rate=379615 (inst/sec) elapsed = 0:0:00:15 / Thu Feb 11 17:36:16 2016
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6159423 (ipc=424.8) sim_rate=384963 (inst/sec) elapsed = 0:0:00:16 / Thu Feb 11 17:36:17 2016
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6381977 (ipc=425.5) sim_rate=375410 (inst/sec) elapsed = 0:0:00:17 / Thu Feb 11 17:36:18 2016
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 6856169 (ipc=428.5) sim_rate=380898 (inst/sec) elapsed = 0:0:00:18 / Thu Feb 11 17:36:19 2016
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7293901 (ipc=429.1) sim_rate=383889 (inst/sec) elapsed = 0:0:00:19 / Thu Feb 11 17:36:20 2016
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7710126 (ipc=428.3) sim_rate=385506 (inst/sec) elapsed = 0:0:00:20 / Thu Feb 11 17:36:21 2016
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7954838 (ipc=430.0) sim_rate=378801 (inst/sec) elapsed = 0:0:00:21 / Thu Feb 11 17:36:22 2016
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 8306560 (ipc=426.0) sim_rate=377570 (inst/sec) elapsed = 0:0:00:22 / Thu Feb 11 17:36:23 2016
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 8724139 (ipc=425.6) sim_rate=379310 (inst/sec) elapsed = 0:0:00:23 / Thu Feb 11 17:36:24 2016
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 9183481 (ipc=427.1) sim_rate=382645 (inst/sec) elapsed = 0:0:00:24 / Thu Feb 11 17:36:25 2016
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 9620353 (ipc=427.6) sim_rate=384814 (inst/sec) elapsed = 0:0:00:25 / Thu Feb 11 17:36:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23786,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23940,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23950,0), 9 CTAs running
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 10211048 (ipc=425.5) sim_rate=392732 (inst/sec) elapsed = 0:0:00:26 / Thu Feb 11 17:36:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24054,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24070,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24073,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24236,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24615,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24816,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24937,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24963,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24982,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25015,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25060,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25164,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25369,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25378,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25409,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25439,0), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 10737850 (ipc=421.1) sim_rate=397698 (inst/sec) elapsed = 0:0:00:27 / Thu Feb 11 17:36:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25617,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25636,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25650,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (25651,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25653,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (25654,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (25659,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (25665,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25668,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (25675,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25678,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (25747,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25765,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25766,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (25774,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25778,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (25788,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25819,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25861,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25862,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25901,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25910,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25918,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25993,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26007,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26008,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26023,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26061,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26113,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26138,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26144,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26158,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26276,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (26280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26280,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26369,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26443,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26449,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (26452,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26470,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26583,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26609,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26657,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (26682,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26688,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26760,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (26765,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26778,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26810,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26824,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26830,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (26831,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26841,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (26871,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (26961,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26966,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26977,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (26982,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27030,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27127,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27159,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27188,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27255,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (27269,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27293,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (27326,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (27332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (27420,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 12 finished CTA #8 (27449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27473,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27533,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27589,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27598,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (27627,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27709,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (27735,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27770,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (27801,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (27833,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27849,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27865,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27871,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (27879,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (27911,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (27920,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 10 finished CTA #8 (27940,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (27973,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 11243092 (ipc=401.5) sim_rate=401539 (inst/sec) elapsed = 0:0:00:28 / Thu Feb 11 17:36:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #6 (28062,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (28098,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28106,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28138,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (28148,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (28251,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (28259,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (28281,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #9 (28283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (28333,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28384,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28414,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (28496,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (28498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (28569,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (28574,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (28582,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (28821,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 6 finished CTA #8 (28849,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (29013,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (29049,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (29235,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (29266,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29543,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (29573,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (29769,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (29786,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (29840,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 4 finished CTA #7 (29872,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #7 (30106,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 0 finished CTA #7 (30386,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: GPU detected kernel '_Z6kernelv' finished on shader 0.
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 30387
gpu_sim_insn = 11316760
gpu_ipc =     372.4211
gpu_tot_sim_cycle = 30387
gpu_tot_sim_insn = 11316760
gpu_tot_ipc =     372.4211
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17926
gpu_stall_icnt2sh    = 91464
gpu_total_sim_rate=404170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 202325
	L1I_total_cache_misses = 1425
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5486
L1D_cache:
	L1D_cache_core[0]: Access = 5432, Miss = 2757, Miss_rate = 0.508, Pending_hits = 536, Reservation_fails = 14562
	L1D_cache_core[1]: Access = 5280, Miss = 2880, Miss_rate = 0.545, Pending_hits = 516, Reservation_fails = 13868
	L1D_cache_core[2]: Access = 5426, Miss = 3010, Miss_rate = 0.555, Pending_hits = 410, Reservation_fails = 14490
	L1D_cache_core[3]: Access = 5418, Miss = 2871, Miss_rate = 0.530, Pending_hits = 527, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 5431, Miss = 2931, Miss_rate = 0.540, Pending_hits = 447, Reservation_fails = 14366
	L1D_cache_core[5]: Access = 5343, Miss = 2719, Miss_rate = 0.509, Pending_hits = 561, Reservation_fails = 13500
	L1D_cache_core[6]: Access = 5411, Miss = 2850, Miss_rate = 0.527, Pending_hits = 453, Reservation_fails = 14940
	L1D_cache_core[7]: Access = 5357, Miss = 2755, Miss_rate = 0.514, Pending_hits = 572, Reservation_fails = 13804
	L1D_cache_core[8]: Access = 5427, Miss = 2879, Miss_rate = 0.530, Pending_hits = 554, Reservation_fails = 13760
	L1D_cache_core[9]: Access = 5459, Miss = 2758, Miss_rate = 0.505, Pending_hits = 648, Reservation_fails = 13238
	L1D_cache_core[10]: Access = 5453, Miss = 2665, Miss_rate = 0.489, Pending_hits = 554, Reservation_fails = 13602
	L1D_cache_core[11]: Access = 5351, Miss = 2576, Miss_rate = 0.481, Pending_hits = 655, Reservation_fails = 13066
	L1D_cache_core[12]: Access = 5436, Miss = 2695, Miss_rate = 0.496, Pending_hits = 533, Reservation_fails = 13331
	L1D_cache_core[13]: Access = 5425, Miss = 2667, Miss_rate = 0.492, Pending_hits = 591, Reservation_fails = 13787
	L1D_total_cache_accesses = 75649
	L1D_total_cache_misses = 39013
	L1D_total_cache_miss_rate = 0.5157
	L1D_total_cache_pending_hits = 7557
	L1D_total_cache_reservation_fails = 194912
	L1D_cache_data_port_util = 0.072
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 6440
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.1491
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 26962
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117196
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5480
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 26962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 77716
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 200900
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1425
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5486
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
787, 762, 737, 749, 788, 765, 741, 754, 791, 765, 749, 753, 785, 769, 742, 761, 786, 767, 743, 762, 787, 767, 756, 765, 790, 769, 751, 764, 787, 769, 757, 769, 792, 765, 739, 749, 790, 766, 739, 756, 
gpgpu_n_tot_thrd_icount = 12015360
gpgpu_n_tot_w_icount = 375480
gpgpu_n_stall_shd_mem = 251043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16283
gpgpu_n_mem_write_global = 22730
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 252
gpgpu_n_load_insn  = 1092700
gpgpu_n_store_insn = 364420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 180040
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 26962
gpgpu_stall_shd_mem[c_mem][bk_conf] = 26962
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 224081
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:729556	W0_Idle:232341	W0_Scoreboard:335749	W1:17080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3920	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:354480
Stall[0]:  57226 Stall[1]:  47022 Stall[2]:  57318 Stall[3]:  53881 Stall[4]:  55718 Stall[5]:  46153 Stall[6]:  57276 Stall[7]:  47938 Stall[8]:  54539 Stall[9]:  46574 Stall[10]:  53397 Stall[11]:  48529 Stall[12]:  53957 Stall[13]:  50028 
traffic_breakdown_coretomem[CONST_ACC_R] = 2016 {8:252,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 130264 {8:16283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2146000 {40:6020,72:5740,136:10970,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 18144 {72:252,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2214488 {136:16283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 181840 {8:22730,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmrqlatency = 335 
maxdqlatency = 0 
maxmflatency = 943 
averagemflatency = 336 
max_icnt2mem_latency = 544 
max_icnt2sh_latency = 30381 
mrq_lat_table:11375 	561 	708 	4047 	5478 	5073 	2606 	551 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11209 	25450 	2606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3423 	2409 	4331 	21454 	6432 	1354 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2766 	7860 	5621 	288 	0 	0 	0 	0 	374 	4533 	8228 	9595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        15         8         6        17        14        38        32         9         8        10        10         7         6        10        11 
dram[1]:        10        14         8         9        14        12        34        34         7        12         7        11         7         6        12         7 
dram[2]:        14        14         8         7        11        10        34        34         9        11         7         8         7         8        10         9 
dram[3]:        16        14         7         6        13        12        34        34         8         9         6         8         6         7         8         7 
dram[4]:        16        14         6        10        14        14        34        34         8        10         9        10         7         7         9        10 
dram[5]:        15        14         8         7        12        12        34        34         6         9        11         8         7         6         8        10 
maximum service time to same row:
dram[0]:      2441      3680      3550      3559      2413      2422      2425      2456      3599      3887      3648      3622      3577      3682      4049      3537 
dram[1]:      1822      3653      3537      3545      2407      2419      2436      2472      3352      3624      4135      3603      3887      3599      4045      3541 
dram[2]:      2688      4422      3541      3545      2183      2425      2897      2454      2820      3658      4130      3608      3909      3603      4069      3983 
dram[3]:      3595      3630      3586      3538      2427      2416      2443      2452      4045      3581      3929      3554      3635      4208      3956      3608 
dram[4]:      3885      3605      3532      3537      2437      2139      2463      2429      3378      3582      3630      3560      3636      3622      3584      3612 
dram[5]:      4068      3595      3534      3572      2443      2149      2458      2440      4077      3627      3871      3662      4001      3573      3591      4137 
average row accesses per activate:
dram[0]:  2.354839  2.930693  3.068493  2.184397  2.253425  2.804598  2.730769  2.142857  2.242424  2.525424  2.735849  2.158823  2.272152  2.745283  2.890000  2.496504 
dram[1]:  2.412162  2.885714  2.542553  2.307087  2.392593  2.639175  2.495935  2.291667  2.122807  2.796460  2.488000  2.219355  2.151899  2.293233  2.565217  2.315436 
dram[2]:  2.446809  2.545455  2.480392  2.291339  2.365854  2.440367  2.345588  2.088235  2.248408  2.677686  2.507812  2.312925  2.373134  2.469697  2.570248  2.601626 
dram[3]:  2.515385  2.451852  2.408696  2.339286  3.032967  2.454545  2.259740  2.515152  2.434783  2.298013  2.206452  2.407692  2.306569  2.241830  2.366906  2.537190 
dram[4]:  2.561984  2.324503  2.175183  2.608696  2.726316  2.244755  2.176471  2.724771  2.492064  2.303797  2.299363  2.712963  2.450820  2.216049  2.283019  2.800000 
dram[5]:  2.846154  2.430464  2.147887  2.734940  2.821429  2.321918  2.212644  2.794118  2.619469  2.117318  2.269939  2.456140  2.449152  2.010989  2.172619  2.708738 
average row locality = 30425/12618 = 2.411238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       193       150       115       176       199       129       149       220       193       146       139       191       181       140       139       188 
dram[1]:       188       156       123       169       188       134       157       216       191       158       154       177       170       152       146       178 
dram[2]:       183       161       134       163       165       144       169       198       179       163       159       174       161       166       155       154 
dram[3]:       172       174       151       144       151       164       186       183       171       177       175       157       158       172       170       150 
dram[4]:       163       189       169       125       138       188       202       158       156       189       186       145       147       184       187       142 
dram[5]:       150       193       174       117       124       201       217       144       149       201       195       139       138       188       195       135 
total reads: 15916
bank skew: 220/115 = 1.91
chip skew: 2668/2628 = 1.02
number of total write accesses:
dram[0]:       172       146       109       132       130       115       135       170       177       152       151       176       178       151       150       169 
dram[1]:       169       147       116       124       135       122       150       169       172       158       157       167       170       153       149       167 
dram[2]:       162       147       119       128       126       122       150       157       174       161       162       166       157       160       156       166 
dram[3]:       155       157       126       118       125       133       162       149       165       170       167       156       158       171       159       157 
dram[4]:       147       162       129       115       121       133       168       139       158       175       175       148       152       175       176       152 
dram[5]:       146       174       131       110       113       138       168       141       147       178       175       141       151       178       170       144 
total reads: 14509
bank skew: 178/109 = 1.63
chip skew: 2428/2405 = 1.01
average mf latency per bank:
dram[0]:        348       352       535       546       649       638       514       532       418       386       335       386       367       342       344       368
dram[1]:        336       350       532       553       592       543       490       502       402       372       364       379       352       357       356       333
dram[2]:        329       345       547       505       643       599       542       496       410       376       366       363       370       377       360       345
dram[3]:        337       365       596       460       601       675       591       470       404       403       375       365       347       379       363       335
dram[4]:        348       374       601       428       480       705       585       445       387       437       377       350       353       369       361       339
dram[5]:        343       375       607       495       479       710       577       466       379       442       383       338       329       387       379       342
maximum mf latency per bank:
dram[0]:        654       678       703       725       673       625       619       731       692       662       646       943       693       648       730       711
dram[1]:        704       684       589       646       749       644       711       659       671       747       676       705       634       678       660       632
dram[2]:        559       696       734       593       649       617       759       647       695       579       697       678       682       768       635       715
dram[3]:        629       674       639       694       887       668       682       693       695       708       721       712       732       730       648       681
dram[4]:        626       740       798       603       671       727       794       631       725       689       692       683       646       656       711       689
dram[5]:        656       876       674       766       636       781       828       633       763       672       657       642       637       732       715       649

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=40864 n_act=2056 n_pre=2040 n_req=5061 n_rd=5296 n_write=3709 bw_util=0.3337
n_activity=38224 dram_eff=0.4712
bk0: 386a 42666i bk1: 300a 44396i bk2: 230a 47029i bk3: 352a 43774i bk4: 398a 43269i bk5: 258a 46207i bk6: 298a 44505i bk7: 440a 40160i bk8: 386a 41137i bk9: 292a 44019i bk10: 278a 44012i bk11: 382a 40874i bk12: 362a 41836i bk13: 280a 43362i bk14: 278a 43496i bk15: 376a 40852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.77799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=40682 n_act=2118 n_pre=2102 n_req=5082 n_rd=5314 n_write=3749 bw_util=0.3359
n_activity=38760 dram_eff=0.4676
bk0: 376a 42341i bk1: 312a 43262i bk2: 246a 45480i bk3: 338a 44324i bk4: 376a 43046i bk5: 268a 45320i bk6: 314a 44242i bk7: 432a 40327i bk8: 382a 41427i bk9: 316a 43244i bk10: 308a 42280i bk11: 354a 41952i bk12: 340a 41197i bk13: 304a 42705i bk14: 292a 42505i bk15: 356a 41292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.91598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=40813 n_act=2094 n_pre=2078 n_req=5041 n_rd=5256 n_write=3724 bw_util=0.3328
n_activity=38162 dram_eff=0.4706
bk0: 366a 42860i bk1: 322a 44028i bk2: 268a 44746i bk3: 326a 43519i bk4: 330a 44024i bk5: 288a 45140i bk6: 338a 42582i bk7: 396a 40846i bk8: 358a 41730i bk9: 326a 42238i bk10: 318a 42527i bk11: 348a 41761i bk12: 322a 41856i bk13: 332a 41466i bk14: 310a 42238i bk15: 308a 41194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.98766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=40688 n_act=2116 n_pre=2100 n_req=5083 n_rd=5310 n_write=3751 bw_util=0.3358
n_activity=38751 dram_eff=0.4677
bk0: 344a 43485i bk1: 348a 42759i bk2: 302a 44964i bk3: 288a 44565i bk4: 302a 44373i bk5: 328a 44117i bk6: 372a 41809i bk7: 366a 42787i bk8: 342a 41976i bk9: 354a 41596i bk10: 350a 41850i bk11: 314a 42693i bk12: 316a 42329i bk13: 344a 40797i bk14: 340a 41666i bk15: 300a 43072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.0214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=40674 n_act=2117 n_pre=2101 n_req=5093 n_rd=5336 n_write=3737 bw_util=0.3363
n_activity=38420 dram_eff=0.4723
bk0: 326a 43912i bk1: 378a 42717i bk2: 338a 43687i bk3: 250a 45283i bk4: 276a 45381i bk5: 376a 43733i bk6: 404a 41567i bk7: 316a 43673i bk8: 312a 43536i bk9: 378a 41425i bk10: 372a 41681i bk11: 290a 43042i bk12: 294a 42912i bk13: 368a 40967i bk14: 374a 40314i bk15: 284a 43068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.7475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=40699 n_act=2128 n_pre=2112 n_req=5065 n_rd=5320 n_write=3706 bw_util=0.3345
n_activity=37786 dram_eff=0.4777
bk0: 300a 44752i bk1: 386a 41253i bk2: 348a 43136i bk3: 234a 45275i bk4: 248a 45510i bk5: 402a 42148i bk6: 434a 40340i bk7: 288a 43788i bk8: 298a 42781i bk9: 402a 40425i bk10: 390a 41055i bk11: 278a 43527i bk12: 276a 43510i bk13: 376a 40886i bk14: 390a 39556i bk15: 270a 43482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.28869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3312, Miss = 1308, Miss_rate = 0.395, Pending_hits = 169, Reservation_fails = 273
L2_cache_bank[1]: Access = 3370, Miss = 1340, Miss_rate = 0.398, Pending_hits = 171, Reservation_fails = 127
L2_cache_bank[2]: Access = 3213, Miss = 1317, Miss_rate = 0.410, Pending_hits = 184, Reservation_fails = 169
L2_cache_bank[3]: Access = 3256, Miss = 1340, Miss_rate = 0.412, Pending_hits = 111, Reservation_fails = 11
L2_cache_bank[4]: Access = 3333, Miss = 1305, Miss_rate = 0.392, Pending_hits = 172, Reservation_fails = 287
L2_cache_bank[5]: Access = 3226, Miss = 1323, Miss_rate = 0.410, Pending_hits = 156, Reservation_fails = 23
L2_cache_bank[6]: Access = 3342, Miss = 1334, Miss_rate = 0.399, Pending_hits = 180, Reservation_fails = 38
L2_cache_bank[7]: Access = 3220, Miss = 1321, Miss_rate = 0.410, Pending_hits = 160, Reservation_fails = 23
L2_cache_bank[8]: Access = 3328, Miss = 1348, Miss_rate = 0.405, Pending_hits = 192, Reservation_fails = 51
L2_cache_bank[9]: Access = 3263, Miss = 1320, Miss_rate = 0.405, Pending_hits = 155, Reservation_fails = 134
L2_cache_bank[10]: Access = 3296, Miss = 1342, Miss_rate = 0.407, Pending_hits = 189, Reservation_fails = 182
L2_cache_bank[11]: Access = 3246, Miss = 1318, Miss_rate = 0.406, Pending_hits = 173, Reservation_fails = 215
L2_total_cache_accesses = 39405
L2_total_cache_misses = 15916
L2_total_cache_miss_rate = 0.4039
L2_total_cache_pending_hits = 2012
L2_total_cache_reservation_fails = 1533
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 178
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 303
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 550
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=105601
icnt_total_pkts_simt_to_mem=100785
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.3121
	minimum = 6
	maximum = 437
Network latency average = 23.3666
	minimum = 6
	maximum = 409
Slowest packet = 19179
Flit latency average = 19.623
	minimum = 6
	maximum = 405
Slowest flit = 49272
Fragmentation average = 0.0712473
	minimum = 0
	maximum = 258
Injected packet rate average = 0.0997517
	minimum = 0.08553 (at node 11)
	maximum = 0.110903 (at node 15)
Accepted packet rate average = 0.0997517
	minimum = 0.08553 (at node 11)
	maximum = 0.110903 (at node 15)
Injected flit rate average = 0.261228
	minimum = 0.222793 (at node 11)
	maximum = 0.302893 (at node 15)
Accepted flit rate average= 0.261228
	minimum = 0.2196 (at node 11)
	maximum = 0.281996 (at node 2)
Injected packet length average = 2.61878
Accepted packet length average = 2.61878
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.3121 (1 samples)
	minimum = 6 (1 samples)
	maximum = 437 (1 samples)
Network latency average = 23.3666 (1 samples)
	minimum = 6 (1 samples)
	maximum = 409 (1 samples)
Flit latency average = 19.623 (1 samples)
	minimum = 6 (1 samples)
	maximum = 405 (1 samples)
Fragmentation average = 0.0712473 (1 samples)
	minimum = 0 (1 samples)
	maximum = 258 (1 samples)
Injected packet rate average = 0.0997517 (1 samples)
	minimum = 0.08553 (1 samples)
	maximum = 0.110903 (1 samples)
Accepted packet rate average = 0.0997517 (1 samples)
	minimum = 0.08553 (1 samples)
	maximum = 0.110903 (1 samples)
Injected flit rate average = 0.261228 (1 samples)
	minimum = 0.222793 (1 samples)
	maximum = 0.302893 (1 samples)
Accepted flit rate average = 0.261228 (1 samples)
	minimum = 0.2196 (1 samples)
	maximum = 0.281996 (1 samples)
Injected packet size average = 2.61878 (1 samples)
Accepted packet size average = 2.61878 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 404170 (inst/sec)
gpgpu_simulation_rate = 1085 (cycle/sec)
0 
