Warning: Design 'lenet_2set' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 17:40:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_19
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/latch/Q (LATCHX1_HVT)
                                                          0.11       1.89 f
  lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (fall edge)                                   1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_addr_change_reg/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.78 f
  clock gating hold time                                  0.00       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_20
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/latch/Q (LATCHX1_HVT)
                                                          0.11       1.89 f
  lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (fall edge)                                   1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.78 f
  clock gating hold time                                  0.00       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: lenet_0/conv_top/conv_control/clk_gate_col_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_0
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_col_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  lenet_0/conv_top/conv_control/clk_gate_col_reg/latch/Q (LATCHX1_HVT)
                                                          0.11       1.89 f
  lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (fall edge)                                   1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_col_reg/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.78 f
  clock gating hold time                                  0.00       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_23
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/Q (LATCHX1_HVT)
                                                          0.11       1.89 f
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate/A1 (AND2X1_HVT)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (fall edge)                                   1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/main_gate/A2 (AND2X1_HVT)
                                                          0.00       1.78 f
  clock gating hold time                                  0.00       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
