#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* i_Up */
#define i_Up__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Up__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Up__INTC_MASK 0x2000u
#define i_Up__INTC_NUMBER 13u
#define i_Up__INTC_PRIOR_NUM 7u
#define i_Up__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define i_Up__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Up__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Up_SW */
#define Up_SW__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Up_SW__0__MASK 0x40u
#define Up_SW__0__PC CYREG_PRT2_PC6
#define Up_SW__0__PORT 2u
#define Up_SW__0__SHIFT 6u
#define Up_SW__AG CYREG_PRT2_AG
#define Up_SW__AMUX CYREG_PRT2_AMUX
#define Up_SW__BIE CYREG_PRT2_BIE
#define Up_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Up_SW__BYP CYREG_PRT2_BYP
#define Up_SW__CTL CYREG_PRT2_CTL
#define Up_SW__DM0 CYREG_PRT2_DM0
#define Up_SW__DM1 CYREG_PRT2_DM1
#define Up_SW__DM2 CYREG_PRT2_DM2
#define Up_SW__DR CYREG_PRT2_DR
#define Up_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Up_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Up_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Up_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Up_SW__MASK 0x40u
#define Up_SW__PORT 2u
#define Up_SW__PRT CYREG_PRT2_PRT
#define Up_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Up_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Up_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Up_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Up_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Up_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Up_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Up_SW__PS CYREG_PRT2_PS
#define Up_SW__SHIFT 6u
#define Up_SW__SLW CYREG_PRT2_SLW

/* D1_LED */
#define D1_LED__0__INTTYPE CYREG_PICU12_INTTYPE3
#define D1_LED__0__MASK 0x08u
#define D1_LED__0__PC CYREG_PRT12_PC3
#define D1_LED__0__PORT 12u
#define D1_LED__0__SHIFT 3u
#define D1_LED__AG CYREG_PRT12_AG
#define D1_LED__BIE CYREG_PRT12_BIE
#define D1_LED__BIT_MASK CYREG_PRT12_BIT_MASK
#define D1_LED__BYP CYREG_PRT12_BYP
#define D1_LED__DM0 CYREG_PRT12_DM0
#define D1_LED__DM1 CYREG_PRT12_DM1
#define D1_LED__DM2 CYREG_PRT12_DM2
#define D1_LED__DR CYREG_PRT12_DR
#define D1_LED__INP_DIS CYREG_PRT12_INP_DIS
#define D1_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D1_LED__MASK 0x08u
#define D1_LED__PORT 12u
#define D1_LED__PRT CYREG_PRT12_PRT
#define D1_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D1_LED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D1_LED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D1_LED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D1_LED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D1_LED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D1_LED__PS CYREG_PRT12_PS
#define D1_LED__SHIFT 3u
#define D1_LED__SIO_CFG CYREG_PRT12_SIO_CFG
#define D1_LED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D1_LED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D1_LED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D1_LED__SLW CYREG_PRT12_SLW

/* D2_LED */
#define D2_LED__0__INTTYPE CYREG_PICU12_INTTYPE2
#define D2_LED__0__MASK 0x04u
#define D2_LED__0__PC CYREG_PRT12_PC2
#define D2_LED__0__PORT 12u
#define D2_LED__0__SHIFT 2u
#define D2_LED__AG CYREG_PRT12_AG
#define D2_LED__BIE CYREG_PRT12_BIE
#define D2_LED__BIT_MASK CYREG_PRT12_BIT_MASK
#define D2_LED__BYP CYREG_PRT12_BYP
#define D2_LED__DM0 CYREG_PRT12_DM0
#define D2_LED__DM1 CYREG_PRT12_DM1
#define D2_LED__DM2 CYREG_PRT12_DM2
#define D2_LED__DR CYREG_PRT12_DR
#define D2_LED__INP_DIS CYREG_PRT12_INP_DIS
#define D2_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D2_LED__MASK 0x04u
#define D2_LED__PORT 12u
#define D2_LED__PRT CYREG_PRT12_PRT
#define D2_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D2_LED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D2_LED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D2_LED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D2_LED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D2_LED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D2_LED__PS CYREG_PRT12_PS
#define D2_LED__SHIFT 2u
#define D2_LED__SIO_CFG CYREG_PRT12_SIO_CFG
#define D2_LED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D2_LED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D2_LED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D2_LED__SLW CYREG_PRT12_SLW

/* D3_LED */
#define D3_LED__0__INTTYPE CYREG_PICU1_INTTYPE4
#define D3_LED__0__MASK 0x10u
#define D3_LED__0__PC CYREG_PRT1_PC4
#define D3_LED__0__PORT 1u
#define D3_LED__0__SHIFT 4u
#define D3_LED__AG CYREG_PRT1_AG
#define D3_LED__AMUX CYREG_PRT1_AMUX
#define D3_LED__BIE CYREG_PRT1_BIE
#define D3_LED__BIT_MASK CYREG_PRT1_BIT_MASK
#define D3_LED__BYP CYREG_PRT1_BYP
#define D3_LED__CTL CYREG_PRT1_CTL
#define D3_LED__DM0 CYREG_PRT1_DM0
#define D3_LED__DM1 CYREG_PRT1_DM1
#define D3_LED__DM2 CYREG_PRT1_DM2
#define D3_LED__DR CYREG_PRT1_DR
#define D3_LED__INP_DIS CYREG_PRT1_INP_DIS
#define D3_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D3_LED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D3_LED__LCD_EN CYREG_PRT1_LCD_EN
#define D3_LED__MASK 0x10u
#define D3_LED__PORT 1u
#define D3_LED__PRT CYREG_PRT1_PRT
#define D3_LED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D3_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D3_LED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D3_LED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D3_LED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D3_LED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D3_LED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D3_LED__PS CYREG_PRT1_PS
#define D3_LED__SHIFT 4u
#define D3_LED__SLW CYREG_PRT1_SLW

/* U1_LED */
#define U1_LED__0__INTTYPE CYREG_PICU3_INTTYPE3
#define U1_LED__0__MASK 0x08u
#define U1_LED__0__PC CYREG_PRT3_PC3
#define U1_LED__0__PORT 3u
#define U1_LED__0__SHIFT 3u
#define U1_LED__AG CYREG_PRT3_AG
#define U1_LED__AMUX CYREG_PRT3_AMUX
#define U1_LED__BIE CYREG_PRT3_BIE
#define U1_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define U1_LED__BYP CYREG_PRT3_BYP
#define U1_LED__CTL CYREG_PRT3_CTL
#define U1_LED__DM0 CYREG_PRT3_DM0
#define U1_LED__DM1 CYREG_PRT3_DM1
#define U1_LED__DM2 CYREG_PRT3_DM2
#define U1_LED__DR CYREG_PRT3_DR
#define U1_LED__INP_DIS CYREG_PRT3_INP_DIS
#define U1_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define U1_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define U1_LED__LCD_EN CYREG_PRT3_LCD_EN
#define U1_LED__MASK 0x08u
#define U1_LED__PORT 3u
#define U1_LED__PRT CYREG_PRT3_PRT
#define U1_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define U1_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define U1_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define U1_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define U1_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define U1_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define U1_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define U1_LED__PS CYREG_PRT3_PS
#define U1_LED__SHIFT 3u
#define U1_LED__SLW CYREG_PRT3_SLW

/* U2_LED */
#define U2_LED__0__INTTYPE CYREG_PICU1_INTTYPE6
#define U2_LED__0__MASK 0x40u
#define U2_LED__0__PC CYREG_PRT1_PC6
#define U2_LED__0__PORT 1u
#define U2_LED__0__SHIFT 6u
#define U2_LED__AG CYREG_PRT1_AG
#define U2_LED__AMUX CYREG_PRT1_AMUX
#define U2_LED__BIE CYREG_PRT1_BIE
#define U2_LED__BIT_MASK CYREG_PRT1_BIT_MASK
#define U2_LED__BYP CYREG_PRT1_BYP
#define U2_LED__CTL CYREG_PRT1_CTL
#define U2_LED__DM0 CYREG_PRT1_DM0
#define U2_LED__DM1 CYREG_PRT1_DM1
#define U2_LED__DM2 CYREG_PRT1_DM2
#define U2_LED__DR CYREG_PRT1_DR
#define U2_LED__INP_DIS CYREG_PRT1_INP_DIS
#define U2_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define U2_LED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define U2_LED__LCD_EN CYREG_PRT1_LCD_EN
#define U2_LED__MASK 0x40u
#define U2_LED__PORT 1u
#define U2_LED__PRT CYREG_PRT1_PRT
#define U2_LED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define U2_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define U2_LED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define U2_LED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define U2_LED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define U2_LED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define U2_LED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define U2_LED__PS CYREG_PRT1_PS
#define U2_LED__SHIFT 6u
#define U2_LED__SLW CYREG_PRT1_SLW

/* U3_LED */
#define U3_LED__0__INTTYPE CYREG_PICU1_INTTYPE7
#define U3_LED__0__MASK 0x80u
#define U3_LED__0__PC CYREG_PRT1_PC7
#define U3_LED__0__PORT 1u
#define U3_LED__0__SHIFT 7u
#define U3_LED__AG CYREG_PRT1_AG
#define U3_LED__AMUX CYREG_PRT1_AMUX
#define U3_LED__BIE CYREG_PRT1_BIE
#define U3_LED__BIT_MASK CYREG_PRT1_BIT_MASK
#define U3_LED__BYP CYREG_PRT1_BYP
#define U3_LED__CTL CYREG_PRT1_CTL
#define U3_LED__DM0 CYREG_PRT1_DM0
#define U3_LED__DM1 CYREG_PRT1_DM1
#define U3_LED__DM2 CYREG_PRT1_DM2
#define U3_LED__DR CYREG_PRT1_DR
#define U3_LED__INP_DIS CYREG_PRT1_INP_DIS
#define U3_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define U3_LED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define U3_LED__LCD_EN CYREG_PRT1_LCD_EN
#define U3_LED__MASK 0x80u
#define U3_LED__PORT 1u
#define U3_LED__PRT CYREG_PRT1_PRT
#define U3_LED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define U3_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define U3_LED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define U3_LED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define U3_LED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define U3_LED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define U3_LED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define U3_LED__PS CYREG_PRT1_PS
#define U3_LED__SHIFT 7u
#define U3_LED__SLW CYREG_PRT1_SLW

/* U4_LED */
#define U4_LED__0__INTTYPE CYREG_PICU1_INTTYPE5
#define U4_LED__0__MASK 0x20u
#define U4_LED__0__PC CYREG_PRT1_PC5
#define U4_LED__0__PORT 1u
#define U4_LED__0__SHIFT 5u
#define U4_LED__AG CYREG_PRT1_AG
#define U4_LED__AMUX CYREG_PRT1_AMUX
#define U4_LED__BIE CYREG_PRT1_BIE
#define U4_LED__BIT_MASK CYREG_PRT1_BIT_MASK
#define U4_LED__BYP CYREG_PRT1_BYP
#define U4_LED__CTL CYREG_PRT1_CTL
#define U4_LED__DM0 CYREG_PRT1_DM0
#define U4_LED__DM1 CYREG_PRT1_DM1
#define U4_LED__DM2 CYREG_PRT1_DM2
#define U4_LED__DR CYREG_PRT1_DR
#define U4_LED__INP_DIS CYREG_PRT1_INP_DIS
#define U4_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define U4_LED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define U4_LED__LCD_EN CYREG_PRT1_LCD_EN
#define U4_LED__MASK 0x20u
#define U4_LED__PORT 1u
#define U4_LED__PRT CYREG_PRT1_PRT
#define U4_LED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define U4_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define U4_LED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define U4_LED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define U4_LED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define U4_LED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define U4_LED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define U4_LED__PS CYREG_PRT1_PS
#define U4_LED__SHIFT 5u
#define U4_LED__SLW CYREG_PRT1_SLW

/* U5_LED */
#define U5_LED__0__INTTYPE CYREG_PICU12_INTTYPE5
#define U5_LED__0__MASK 0x20u
#define U5_LED__0__PC CYREG_PRT12_PC5
#define U5_LED__0__PORT 12u
#define U5_LED__0__SHIFT 5u
#define U5_LED__AG CYREG_PRT12_AG
#define U5_LED__BIE CYREG_PRT12_BIE
#define U5_LED__BIT_MASK CYREG_PRT12_BIT_MASK
#define U5_LED__BYP CYREG_PRT12_BYP
#define U5_LED__DM0 CYREG_PRT12_DM0
#define U5_LED__DM1 CYREG_PRT12_DM1
#define U5_LED__DM2 CYREG_PRT12_DM2
#define U5_LED__DR CYREG_PRT12_DR
#define U5_LED__INP_DIS CYREG_PRT12_INP_DIS
#define U5_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define U5_LED__MASK 0x20u
#define U5_LED__PORT 12u
#define U5_LED__PRT CYREG_PRT12_PRT
#define U5_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define U5_LED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define U5_LED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define U5_LED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define U5_LED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define U5_LED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define U5_LED__PS CYREG_PRT12_PS
#define U5_LED__SHIFT 5u
#define U5_LED__SIO_CFG CYREG_PRT12_SIO_CFG
#define U5_LED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define U5_LED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define U5_LED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define U5_LED__SLW CYREG_PRT12_SLW

/* U6_LED */
#define U6_LED__0__INTTYPE CYREG_PICU1_INTTYPE2
#define U6_LED__0__MASK 0x04u
#define U6_LED__0__PC CYREG_PRT1_PC2
#define U6_LED__0__PORT 1u
#define U6_LED__0__SHIFT 2u
#define U6_LED__AG CYREG_PRT1_AG
#define U6_LED__AMUX CYREG_PRT1_AMUX
#define U6_LED__BIE CYREG_PRT1_BIE
#define U6_LED__BIT_MASK CYREG_PRT1_BIT_MASK
#define U6_LED__BYP CYREG_PRT1_BYP
#define U6_LED__CTL CYREG_PRT1_CTL
#define U6_LED__DM0 CYREG_PRT1_DM0
#define U6_LED__DM1 CYREG_PRT1_DM1
#define U6_LED__DM2 CYREG_PRT1_DM2
#define U6_LED__DR CYREG_PRT1_DR
#define U6_LED__INP_DIS CYREG_PRT1_INP_DIS
#define U6_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define U6_LED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define U6_LED__LCD_EN CYREG_PRT1_LCD_EN
#define U6_LED__MASK 0x04u
#define U6_LED__PORT 1u
#define U6_LED__PRT CYREG_PRT1_PRT
#define U6_LED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define U6_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define U6_LED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define U6_LED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define U6_LED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define U6_LED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define U6_LED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define U6_LED__PS CYREG_PRT1_PS
#define U6_LED__SHIFT 2u
#define U6_LED__SLW CYREG_PRT1_SLW

/* U7_LED */
#define U7_LED__0__INTTYPE CYREG_PICU12_INTTYPE4
#define U7_LED__0__MASK 0x10u
#define U7_LED__0__PC CYREG_PRT12_PC4
#define U7_LED__0__PORT 12u
#define U7_LED__0__SHIFT 4u
#define U7_LED__AG CYREG_PRT12_AG
#define U7_LED__BIE CYREG_PRT12_BIE
#define U7_LED__BIT_MASK CYREG_PRT12_BIT_MASK
#define U7_LED__BYP CYREG_PRT12_BYP
#define U7_LED__DM0 CYREG_PRT12_DM0
#define U7_LED__DM1 CYREG_PRT12_DM1
#define U7_LED__DM2 CYREG_PRT12_DM2
#define U7_LED__DR CYREG_PRT12_DR
#define U7_LED__INP_DIS CYREG_PRT12_INP_DIS
#define U7_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define U7_LED__MASK 0x10u
#define U7_LED__PORT 12u
#define U7_LED__PRT CYREG_PRT12_PRT
#define U7_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define U7_LED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define U7_LED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define U7_LED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define U7_LED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define U7_LED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define U7_LED__PS CYREG_PRT12_PS
#define U7_LED__SHIFT 4u
#define U7_LED__SIO_CFG CYREG_PRT12_SIO_CFG
#define U7_LED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define U7_LED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define U7_LED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define U7_LED__SLW CYREG_PRT12_SLW

/* U8_LED */
#define U8_LED__0__INTTYPE CYREG_PICU3_INTTYPE4
#define U8_LED__0__MASK 0x10u
#define U8_LED__0__PC CYREG_PRT3_PC4
#define U8_LED__0__PORT 3u
#define U8_LED__0__SHIFT 4u
#define U8_LED__AG CYREG_PRT3_AG
#define U8_LED__AMUX CYREG_PRT3_AMUX
#define U8_LED__BIE CYREG_PRT3_BIE
#define U8_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define U8_LED__BYP CYREG_PRT3_BYP
#define U8_LED__CTL CYREG_PRT3_CTL
#define U8_LED__DM0 CYREG_PRT3_DM0
#define U8_LED__DM1 CYREG_PRT3_DM1
#define U8_LED__DM2 CYREG_PRT3_DM2
#define U8_LED__DR CYREG_PRT3_DR
#define U8_LED__INP_DIS CYREG_PRT3_INP_DIS
#define U8_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define U8_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define U8_LED__LCD_EN CYREG_PRT3_LCD_EN
#define U8_LED__MASK 0x10u
#define U8_LED__PORT 3u
#define U8_LED__PRT CYREG_PRT3_PRT
#define U8_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define U8_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define U8_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define U8_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define U8_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define U8_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define U8_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define U8_LED__PS CYREG_PRT3_PS
#define U8_LED__SHIFT 4u
#define U8_LED__SLW CYREG_PRT3_SLW

/* i_Down */
#define i_Down__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Down__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Down__INTC_MASK 0x10u
#define i_Down__INTC_NUMBER 4u
#define i_Down__INTC_PRIOR_NUM 7u
#define i_Down__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define i_Down__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Down__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* i_Left */
#define i_Left__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Left__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Left__INTC_MASK 0x100u
#define i_Left__INTC_NUMBER 8u
#define i_Left__INTC_PRIOR_NUM 7u
#define i_Left__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define i_Left__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Left__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* i_Mute */
#define i_Mute__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Mute__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Mute__INTC_MASK 0x200u
#define i_Mute__INTC_NUMBER 9u
#define i_Mute__INTC_PRIOR_NUM 7u
#define i_Mute__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define i_Mute__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Mute__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Down_SW */
#define Down_SW__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Down_SW__0__MASK 0x80u
#define Down_SW__0__PC CYREG_PRT2_PC7
#define Down_SW__0__PORT 2u
#define Down_SW__0__SHIFT 7u
#define Down_SW__AG CYREG_PRT2_AG
#define Down_SW__AMUX CYREG_PRT2_AMUX
#define Down_SW__BIE CYREG_PRT2_BIE
#define Down_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Down_SW__BYP CYREG_PRT2_BYP
#define Down_SW__CTL CYREG_PRT2_CTL
#define Down_SW__DM0 CYREG_PRT2_DM0
#define Down_SW__DM1 CYREG_PRT2_DM1
#define Down_SW__DM2 CYREG_PRT2_DM2
#define Down_SW__DR CYREG_PRT2_DR
#define Down_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Down_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Down_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Down_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Down_SW__MASK 0x80u
#define Down_SW__PORT 2u
#define Down_SW__PRT CYREG_PRT2_PRT
#define Down_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Down_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Down_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Down_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Down_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Down_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Down_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Down_SW__PS CYREG_PRT2_PS
#define Down_SW__SHIFT 7u
#define Down_SW__SLW CYREG_PRT2_SLW

/* Left_SW */
#define Left_SW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Left_SW__0__MASK 0x04u
#define Left_SW__0__PC CYREG_PRT2_PC2
#define Left_SW__0__PORT 2u
#define Left_SW__0__SHIFT 2u
#define Left_SW__AG CYREG_PRT2_AG
#define Left_SW__AMUX CYREG_PRT2_AMUX
#define Left_SW__BIE CYREG_PRT2_BIE
#define Left_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Left_SW__BYP CYREG_PRT2_BYP
#define Left_SW__CTL CYREG_PRT2_CTL
#define Left_SW__DM0 CYREG_PRT2_DM0
#define Left_SW__DM1 CYREG_PRT2_DM1
#define Left_SW__DM2 CYREG_PRT2_DM2
#define Left_SW__DR CYREG_PRT2_DR
#define Left_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Left_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Left_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Left_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Left_SW__MASK 0x04u
#define Left_SW__PORT 2u
#define Left_SW__PRT CYREG_PRT2_PRT
#define Left_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Left_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Left_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Left_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Left_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Left_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Left_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Left_SW__PS CYREG_PRT2_PS
#define Left_SW__SHIFT 2u
#define Left_SW__SLW CYREG_PRT2_SLW

/* Mute_SW */
#define Mute_SW__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Mute_SW__0__MASK 0x20u
#define Mute_SW__0__PC CYREG_PRT2_PC5
#define Mute_SW__0__PORT 2u
#define Mute_SW__0__SHIFT 5u
#define Mute_SW__AG CYREG_PRT2_AG
#define Mute_SW__AMUX CYREG_PRT2_AMUX
#define Mute_SW__BIE CYREG_PRT2_BIE
#define Mute_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Mute_SW__BYP CYREG_PRT2_BYP
#define Mute_SW__CTL CYREG_PRT2_CTL
#define Mute_SW__DM0 CYREG_PRT2_DM0
#define Mute_SW__DM1 CYREG_PRT2_DM1
#define Mute_SW__DM2 CYREG_PRT2_DM2
#define Mute_SW__DR CYREG_PRT2_DR
#define Mute_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Mute_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Mute_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Mute_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Mute_SW__MASK 0x20u
#define Mute_SW__PORT 2u
#define Mute_SW__PRT CYREG_PRT2_PRT
#define Mute_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Mute_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Mute_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Mute_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Mute_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Mute_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Mute_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Mute_SW__PS CYREG_PRT2_PS
#define Mute_SW__SHIFT 5u
#define Mute_SW__SLW CYREG_PRT2_SLW

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x02u
#define USBUART_ep_1__INTC_NUMBER 1u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x04u
#define USBUART_ep_2__INTC_NUMBER 2u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x08u
#define USBUART_ep_3__INTC_NUMBER 3u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
#define USBUART_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ord_int__INTC_MASK 0x2000000u
#define USBUART_ord_int__INTC_NUMBER 25u
#define USBUART_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* i_Enter */
#define i_Enter__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Enter__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Enter__INTC_MASK 0x20u
#define i_Enter__INTC_NUMBER 5u
#define i_Enter__INTC_PRIOR_NUM 7u
#define i_Enter__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define i_Enter__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Enter__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* i_Power */
#define i_Power__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Power__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Power__INTC_MASK 0x400u
#define i_Power__INTC_NUMBER 10u
#define i_Power__INTC_PRIOR_NUM 7u
#define i_Power__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define i_Power__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Power__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* i_Right */
#define i_Right__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Right__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Right__INTC_MASK 0x800u
#define i_Right__INTC_NUMBER 11u
#define i_Right__INTC_PRIOR_NUM 7u
#define i_Right__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define i_Right__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Right__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Enter_SW */
#define Enter_SW__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Enter_SW__0__MASK 0x10u
#define Enter_SW__0__PC CYREG_PRT2_PC4
#define Enter_SW__0__PORT 2u
#define Enter_SW__0__SHIFT 4u
#define Enter_SW__AG CYREG_PRT2_AG
#define Enter_SW__AMUX CYREG_PRT2_AMUX
#define Enter_SW__BIE CYREG_PRT2_BIE
#define Enter_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Enter_SW__BYP CYREG_PRT2_BYP
#define Enter_SW__CTL CYREG_PRT2_CTL
#define Enter_SW__DM0 CYREG_PRT2_DM0
#define Enter_SW__DM1 CYREG_PRT2_DM1
#define Enter_SW__DM2 CYREG_PRT2_DM2
#define Enter_SW__DR CYREG_PRT2_DR
#define Enter_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Enter_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Enter_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Enter_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Enter_SW__MASK 0x10u
#define Enter_SW__PORT 2u
#define Enter_SW__PRT CYREG_PRT2_PRT
#define Enter_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Enter_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Enter_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Enter_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Enter_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Enter_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Enter_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Enter_SW__PS CYREG_PRT2_PS
#define Enter_SW__SHIFT 4u
#define Enter_SW__SLW CYREG_PRT2_SLW

/* Power_SW */
#define Power_SW__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Power_SW__0__MASK 0x08u
#define Power_SW__0__PC CYREG_PRT2_PC3
#define Power_SW__0__PORT 2u
#define Power_SW__0__SHIFT 3u
#define Power_SW__AG CYREG_PRT2_AG
#define Power_SW__AMUX CYREG_PRT2_AMUX
#define Power_SW__BIE CYREG_PRT2_BIE
#define Power_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Power_SW__BYP CYREG_PRT2_BYP
#define Power_SW__CTL CYREG_PRT2_CTL
#define Power_SW__DM0 CYREG_PRT2_DM0
#define Power_SW__DM1 CYREG_PRT2_DM1
#define Power_SW__DM2 CYREG_PRT2_DM2
#define Power_SW__DR CYREG_PRT2_DR
#define Power_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Power_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Power_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Power_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Power_SW__MASK 0x08u
#define Power_SW__PORT 2u
#define Power_SW__PRT CYREG_PRT2_PRT
#define Power_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Power_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Power_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Power_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Power_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Power_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Power_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Power_SW__PS CYREG_PRT2_PS
#define Power_SW__SHIFT 3u
#define Power_SW__SLW CYREG_PRT2_SLW

/* Right_SW */
#define Right_SW__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Right_SW__0__MASK 0x04u
#define Right_SW__0__PC CYREG_PRT0_PC2
#define Right_SW__0__PORT 0u
#define Right_SW__0__SHIFT 2u
#define Right_SW__AG CYREG_PRT0_AG
#define Right_SW__AMUX CYREG_PRT0_AMUX
#define Right_SW__BIE CYREG_PRT0_BIE
#define Right_SW__BIT_MASK CYREG_PRT0_BIT_MASK
#define Right_SW__BYP CYREG_PRT0_BYP
#define Right_SW__CTL CYREG_PRT0_CTL
#define Right_SW__DM0 CYREG_PRT0_DM0
#define Right_SW__DM1 CYREG_PRT0_DM1
#define Right_SW__DM2 CYREG_PRT0_DM2
#define Right_SW__DR CYREG_PRT0_DR
#define Right_SW__INP_DIS CYREG_PRT0_INP_DIS
#define Right_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Right_SW__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Right_SW__LCD_EN CYREG_PRT0_LCD_EN
#define Right_SW__MASK 0x04u
#define Right_SW__PORT 0u
#define Right_SW__PRT CYREG_PRT0_PRT
#define Right_SW__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Right_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Right_SW__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Right_SW__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Right_SW__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Right_SW__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Right_SW__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Right_SW__PS CYREG_PRT0_PS
#define Right_SW__SHIFT 2u
#define Right_SW__SLW CYREG_PRT0_SLW

/* Volume_1 */
#define Volume_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Volume_1__0__MASK 0x01u
#define Volume_1__0__PC CYREG_PRT3_PC0
#define Volume_1__0__PORT 3u
#define Volume_1__0__SHIFT 0u
#define Volume_1__AG CYREG_PRT3_AG
#define Volume_1__AMUX CYREG_PRT3_AMUX
#define Volume_1__BIE CYREG_PRT3_BIE
#define Volume_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Volume_1__BYP CYREG_PRT3_BYP
#define Volume_1__CTL CYREG_PRT3_CTL
#define Volume_1__DM0 CYREG_PRT3_DM0
#define Volume_1__DM1 CYREG_PRT3_DM1
#define Volume_1__DM2 CYREG_PRT3_DM2
#define Volume_1__DR CYREG_PRT3_DR
#define Volume_1__INP_DIS CYREG_PRT3_INP_DIS
#define Volume_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Volume_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Volume_1__LCD_EN CYREG_PRT3_LCD_EN
#define Volume_1__MASK 0x01u
#define Volume_1__PORT 3u
#define Volume_1__PRT CYREG_PRT3_PRT
#define Volume_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Volume_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Volume_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Volume_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Volume_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Volume_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Volume_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Volume_1__PS CYREG_PRT3_PS
#define Volume_1__SHIFT 0u
#define Volume_1__SLW CYREG_PRT3_SLW

/* Volume_2 */
#define Volume_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Volume_2__0__MASK 0x02u
#define Volume_2__0__PC CYREG_PRT3_PC1
#define Volume_2__0__PORT 3u
#define Volume_2__0__SHIFT 1u
#define Volume_2__AG CYREG_PRT3_AG
#define Volume_2__AMUX CYREG_PRT3_AMUX
#define Volume_2__BIE CYREG_PRT3_BIE
#define Volume_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Volume_2__BYP CYREG_PRT3_BYP
#define Volume_2__CTL CYREG_PRT3_CTL
#define Volume_2__DM0 CYREG_PRT3_DM0
#define Volume_2__DM1 CYREG_PRT3_DM1
#define Volume_2__DM2 CYREG_PRT3_DM2
#define Volume_2__DR CYREG_PRT3_DR
#define Volume_2__INP_DIS CYREG_PRT3_INP_DIS
#define Volume_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Volume_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Volume_2__LCD_EN CYREG_PRT3_LCD_EN
#define Volume_2__MASK 0x02u
#define Volume_2__PORT 3u
#define Volume_2__PRT CYREG_PRT3_PRT
#define Volume_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Volume_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Volume_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Volume_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Volume_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Volume_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Volume_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Volume_2__PS CYREG_PRT3_PS
#define Volume_2__SHIFT 1u
#define Volume_2__SLW CYREG_PRT3_SLW

/* Power_LED */
#define Power_LED__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Power_LED__0__MASK 0x20u
#define Power_LED__0__PC CYREG_PRT3_PC5
#define Power_LED__0__PORT 3u
#define Power_LED__0__SHIFT 5u
#define Power_LED__AG CYREG_PRT3_AG
#define Power_LED__AMUX CYREG_PRT3_AMUX
#define Power_LED__BIE CYREG_PRT3_BIE
#define Power_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Power_LED__BYP CYREG_PRT3_BYP
#define Power_LED__CTL CYREG_PRT3_CTL
#define Power_LED__DM0 CYREG_PRT3_DM0
#define Power_LED__DM1 CYREG_PRT3_DM1
#define Power_LED__DM2 CYREG_PRT3_DM2
#define Power_LED__DR CYREG_PRT3_DR
#define Power_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Power_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Power_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Power_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Power_LED__MASK 0x20u
#define Power_LED__PORT 3u
#define Power_LED__PRT CYREG_PRT3_PRT
#define Power_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Power_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Power_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Power_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Power_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Power_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Power_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Power_LED__PS CYREG_PRT3_PS
#define Power_LED__SHIFT 5u
#define Power_LED__SLW CYREG_PRT3_SLW

/* i_Input_1 */
#define i_Input_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Input_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Input_1__INTC_MASK 0x40u
#define i_Input_1__INTC_NUMBER 6u
#define i_Input_1__INTC_PRIOR_NUM 7u
#define i_Input_1__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define i_Input_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Input_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* i_Input_2 */
#define i_Input_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define i_Input_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define i_Input_2__INTC_MASK 0x80u
#define i_Input_2__INTC_NUMBER 7u
#define i_Input_2__INTC_PRIOR_NUM 7u
#define i_Input_2__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define i_Input_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define i_Input_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Input_1_SW */
#define Input_1_SW__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Input_1_SW__0__MASK 0x01u
#define Input_1_SW__0__PC CYREG_PRT2_PC0
#define Input_1_SW__0__PORT 2u
#define Input_1_SW__0__SHIFT 0u
#define Input_1_SW__AG CYREG_PRT2_AG
#define Input_1_SW__AMUX CYREG_PRT2_AMUX
#define Input_1_SW__BIE CYREG_PRT2_BIE
#define Input_1_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Input_1_SW__BYP CYREG_PRT2_BYP
#define Input_1_SW__CTL CYREG_PRT2_CTL
#define Input_1_SW__DM0 CYREG_PRT2_DM0
#define Input_1_SW__DM1 CYREG_PRT2_DM1
#define Input_1_SW__DM2 CYREG_PRT2_DM2
#define Input_1_SW__DR CYREG_PRT2_DR
#define Input_1_SW__INP_DIS CYREG_PRT2_INP_DIS
#define Input_1_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Input_1_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Input_1_SW__LCD_EN CYREG_PRT2_LCD_EN
#define Input_1_SW__MASK 0x01u
#define Input_1_SW__PORT 2u
#define Input_1_SW__PRT CYREG_PRT2_PRT
#define Input_1_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Input_1_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Input_1_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Input_1_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Input_1_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Input_1_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Input_1_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Input_1_SW__PS CYREG_PRT2_PS
#define Input_1_SW__SHIFT 0u
#define Input_1_SW__SLW CYREG_PRT2_SLW

/* Input_2_SW */
#define Input_2_SW__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Input_2_SW__0__MASK 0x08u
#define Input_2_SW__0__PC CYREG_PRT0_PC3
#define Input_2_SW__0__PORT 0u
#define Input_2_SW__0__SHIFT 3u
#define Input_2_SW__AG CYREG_PRT0_AG
#define Input_2_SW__AMUX CYREG_PRT0_AMUX
#define Input_2_SW__BIE CYREG_PRT0_BIE
#define Input_2_SW__BIT_MASK CYREG_PRT0_BIT_MASK
#define Input_2_SW__BYP CYREG_PRT0_BYP
#define Input_2_SW__CTL CYREG_PRT0_CTL
#define Input_2_SW__DM0 CYREG_PRT0_DM0
#define Input_2_SW__DM1 CYREG_PRT0_DM1
#define Input_2_SW__DM2 CYREG_PRT0_DM2
#define Input_2_SW__DR CYREG_PRT0_DR
#define Input_2_SW__INP_DIS CYREG_PRT0_INP_DIS
#define Input_2_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Input_2_SW__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Input_2_SW__LCD_EN CYREG_PRT0_LCD_EN
#define Input_2_SW__MASK 0x08u
#define Input_2_SW__PORT 0u
#define Input_2_SW__PRT CYREG_PRT0_PRT
#define Input_2_SW__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Input_2_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Input_2_SW__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Input_2_SW__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Input_2_SW__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Input_2_SW__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Input_2_SW__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Input_2_SW__PS CYREG_PRT0_PS
#define Input_2_SW__SHIFT 3u
#define Input_2_SW__SLW CYREG_PRT0_SLW

/* Volume_ADC_DEC */
#define Volume_ADC_DEC__COHER CYREG_DEC_COHER
#define Volume_ADC_DEC__CR CYREG_DEC_CR
#define Volume_ADC_DEC__DR1 CYREG_DEC_DR1
#define Volume_ADC_DEC__DR2 CYREG_DEC_DR2
#define Volume_ADC_DEC__DR2H CYREG_DEC_DR2H
#define Volume_ADC_DEC__GCOR CYREG_DEC_GCOR
#define Volume_ADC_DEC__GCORH CYREG_DEC_GCORH
#define Volume_ADC_DEC__GVAL CYREG_DEC_GVAL
#define Volume_ADC_DEC__OCOR CYREG_DEC_OCOR
#define Volume_ADC_DEC__OCORH CYREG_DEC_OCORH
#define Volume_ADC_DEC__OCORM CYREG_DEC_OCORM
#define Volume_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define Volume_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define Volume_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define Volume_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define Volume_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define Volume_ADC_DEC__PM_ACT_MSK 0x01u
#define Volume_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define Volume_ADC_DEC__PM_STBY_MSK 0x01u
#define Volume_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define Volume_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define Volume_ADC_DEC__SR CYREG_DEC_SR
#define Volume_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define Volume_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define Volume_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define Volume_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define Volume_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define Volume_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define Volume_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define Volume_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* Volume_ADC_DSM */
#define Volume_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define Volume_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define Volume_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define Volume_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define Volume_ADC_DSM__CLK CYREG_DSM0_CLK
#define Volume_ADC_DSM__CR0 CYREG_DSM0_CR0
#define Volume_ADC_DSM__CR1 CYREG_DSM0_CR1
#define Volume_ADC_DSM__CR10 CYREG_DSM0_CR10
#define Volume_ADC_DSM__CR11 CYREG_DSM0_CR11
#define Volume_ADC_DSM__CR12 CYREG_DSM0_CR12
#define Volume_ADC_DSM__CR13 CYREG_DSM0_CR13
#define Volume_ADC_DSM__CR14 CYREG_DSM0_CR14
#define Volume_ADC_DSM__CR15 CYREG_DSM0_CR15
#define Volume_ADC_DSM__CR16 CYREG_DSM0_CR16
#define Volume_ADC_DSM__CR17 CYREG_DSM0_CR17
#define Volume_ADC_DSM__CR2 CYREG_DSM0_CR2
#define Volume_ADC_DSM__CR3 CYREG_DSM0_CR3
#define Volume_ADC_DSM__CR4 CYREG_DSM0_CR4
#define Volume_ADC_DSM__CR5 CYREG_DSM0_CR5
#define Volume_ADC_DSM__CR6 CYREG_DSM0_CR6
#define Volume_ADC_DSM__CR7 CYREG_DSM0_CR7
#define Volume_ADC_DSM__CR8 CYREG_DSM0_CR8
#define Volume_ADC_DSM__CR9 CYREG_DSM0_CR9
#define Volume_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define Volume_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define Volume_ADC_DSM__MISC CYREG_DSM0_MISC
#define Volume_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define Volume_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define Volume_ADC_DSM__REF0 CYREG_DSM0_REF0
#define Volume_ADC_DSM__REF1 CYREG_DSM0_REF1
#define Volume_ADC_DSM__REF2 CYREG_DSM0_REF2
#define Volume_ADC_DSM__REF3 CYREG_DSM0_REF3
#define Volume_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define Volume_ADC_DSM__SW0 CYREG_DSM0_SW0
#define Volume_ADC_DSM__SW2 CYREG_DSM0_SW2
#define Volume_ADC_DSM__SW3 CYREG_DSM0_SW3
#define Volume_ADC_DSM__SW4 CYREG_DSM0_SW4
#define Volume_ADC_DSM__SW6 CYREG_DSM0_SW6
#define Volume_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define Volume_ADC_DSM__TST0 CYREG_DSM0_TST0
#define Volume_ADC_DSM__TST1 CYREG_DSM0_TST1

/* Volume_ADC_Ext_CP_Clk */
#define Volume_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Volume_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Volume_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Volume_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define Volume_ADC_Ext_CP_Clk__INDEX 0x00u
#define Volume_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Volume_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define Volume_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Volume_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* Volume_ADC_IRQ */
#define Volume_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Volume_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Volume_ADC_IRQ__INTC_MASK 0x20000000u
#define Volume_ADC_IRQ__INTC_NUMBER 29u
#define Volume_ADC_IRQ__INTC_PRIOR_NUM 7u
#define Volume_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define Volume_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Volume_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Volume_ADC_theACLK */
#define Volume_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Volume_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Volume_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Volume_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Volume_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Volume_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define Volume_ADC_theACLK__INDEX 0x00u
#define Volume_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Volume_ADC_theACLK__PM_ACT_MSK 0x01u
#define Volume_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Volume_ADC_theACLK__PM_STBY_MSK 0x01u

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* Button_Timer_Interrupt */
#define Button_Timer_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Button_Timer_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Button_Timer_Interrupt__INTC_MASK 0x01u
#define Button_Timer_Interrupt__INTC_NUMBER 0u
#define Button_Timer_Interrupt__INTC_PRIOR_NUM 7u
#define Button_Timer_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Button_Timer_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Button_Timer_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Button_Timer_TimerHW */
#define Button_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Button_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Button_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Button_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Button_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Button_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Button_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Button_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Button_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Button_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Button_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Button_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Button_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Button_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Button_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Button_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Volume_Input */
#define Volume_Input__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Volume_Input__0__MASK 0x04u
#define Volume_Input__0__PC CYREG_PRT3_PC2
#define Volume_Input__0__PORT 3u
#define Volume_Input__0__SHIFT 2u
#define Volume_Input__AG CYREG_PRT3_AG
#define Volume_Input__AMUX CYREG_PRT3_AMUX
#define Volume_Input__BIE CYREG_PRT3_BIE
#define Volume_Input__BIT_MASK CYREG_PRT3_BIT_MASK
#define Volume_Input__BYP CYREG_PRT3_BYP
#define Volume_Input__CTL CYREG_PRT3_CTL
#define Volume_Input__DM0 CYREG_PRT3_DM0
#define Volume_Input__DM1 CYREG_PRT3_DM1
#define Volume_Input__DM2 CYREG_PRT3_DM2
#define Volume_Input__DR CYREG_PRT3_DR
#define Volume_Input__INP_DIS CYREG_PRT3_INP_DIS
#define Volume_Input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Volume_Input__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Volume_Input__LCD_EN CYREG_PRT3_LCD_EN
#define Volume_Input__MASK 0x04u
#define Volume_Input__PORT 3u
#define Volume_Input__PRT CYREG_PRT3_PRT
#define Volume_Input__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Volume_Input__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Volume_Input__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Volume_Input__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Volume_Input__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Volume_Input__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Volume_Input__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Volume_Input__PS CYREG_PRT3_PS
#define Volume_Input__SHIFT 2u
#define Volume_Input__SLW CYREG_PRT3_SLW

/* Protection_IN */
#define Protection_IN__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Protection_IN__0__MASK 0x20u
#define Protection_IN__0__PC CYREG_IO_PC_PRT15_PC5
#define Protection_IN__0__PORT 15u
#define Protection_IN__0__SHIFT 5u
#define Protection_IN__AG CYREG_PRT15_AG
#define Protection_IN__AMUX CYREG_PRT15_AMUX
#define Protection_IN__BIE CYREG_PRT15_BIE
#define Protection_IN__BIT_MASK CYREG_PRT15_BIT_MASK
#define Protection_IN__BYP CYREG_PRT15_BYP
#define Protection_IN__CTL CYREG_PRT15_CTL
#define Protection_IN__DM0 CYREG_PRT15_DM0
#define Protection_IN__DM1 CYREG_PRT15_DM1
#define Protection_IN__DM2 CYREG_PRT15_DM2
#define Protection_IN__DR CYREG_PRT15_DR
#define Protection_IN__INP_DIS CYREG_PRT15_INP_DIS
#define Protection_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Protection_IN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Protection_IN__LCD_EN CYREG_PRT15_LCD_EN
#define Protection_IN__MASK 0x20u
#define Protection_IN__PORT 15u
#define Protection_IN__PRT CYREG_PRT15_PRT
#define Protection_IN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Protection_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Protection_IN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Protection_IN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Protection_IN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Protection_IN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Protection_IN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Protection_IN__PS CYREG_PRT15_PS
#define Protection_IN__SHIFT 5u
#define Protection_IN__SLW CYREG_PRT15_SLW

/* Input_Relais_0 */
#define Input_Relais_0__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Input_Relais_0__0__MASK 0x80u
#define Input_Relais_0__0__PC CYREG_PRT0_PC7
#define Input_Relais_0__0__PORT 0u
#define Input_Relais_0__0__SHIFT 7u
#define Input_Relais_0__AG CYREG_PRT0_AG
#define Input_Relais_0__AMUX CYREG_PRT0_AMUX
#define Input_Relais_0__BIE CYREG_PRT0_BIE
#define Input_Relais_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Input_Relais_0__BYP CYREG_PRT0_BYP
#define Input_Relais_0__CTL CYREG_PRT0_CTL
#define Input_Relais_0__DM0 CYREG_PRT0_DM0
#define Input_Relais_0__DM1 CYREG_PRT0_DM1
#define Input_Relais_0__DM2 CYREG_PRT0_DM2
#define Input_Relais_0__DR CYREG_PRT0_DR
#define Input_Relais_0__INP_DIS CYREG_PRT0_INP_DIS
#define Input_Relais_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Input_Relais_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Input_Relais_0__LCD_EN CYREG_PRT0_LCD_EN
#define Input_Relais_0__MASK 0x80u
#define Input_Relais_0__PORT 0u
#define Input_Relais_0__PRT CYREG_PRT0_PRT
#define Input_Relais_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Input_Relais_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Input_Relais_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Input_Relais_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Input_Relais_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Input_Relais_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Input_Relais_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Input_Relais_0__PS CYREG_PRT0_PS
#define Input_Relais_0__SHIFT 7u
#define Input_Relais_0__SLW CYREG_PRT0_SLW

/* Input_Relais_1 */
#define Input_Relais_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Input_Relais_1__0__MASK 0x40u
#define Input_Relais_1__0__PC CYREG_PRT0_PC6
#define Input_Relais_1__0__PORT 0u
#define Input_Relais_1__0__SHIFT 6u
#define Input_Relais_1__AG CYREG_PRT0_AG
#define Input_Relais_1__AMUX CYREG_PRT0_AMUX
#define Input_Relais_1__BIE CYREG_PRT0_BIE
#define Input_Relais_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Input_Relais_1__BYP CYREG_PRT0_BYP
#define Input_Relais_1__CTL CYREG_PRT0_CTL
#define Input_Relais_1__DM0 CYREG_PRT0_DM0
#define Input_Relais_1__DM1 CYREG_PRT0_DM1
#define Input_Relais_1__DM2 CYREG_PRT0_DM2
#define Input_Relais_1__DR CYREG_PRT0_DR
#define Input_Relais_1__INP_DIS CYREG_PRT0_INP_DIS
#define Input_Relais_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Input_Relais_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Input_Relais_1__LCD_EN CYREG_PRT0_LCD_EN
#define Input_Relais_1__MASK 0x40u
#define Input_Relais_1__PORT 0u
#define Input_Relais_1__PRT CYREG_PRT0_PRT
#define Input_Relais_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Input_Relais_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Input_Relais_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Input_Relais_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Input_Relais_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Input_Relais_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Input_Relais_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Input_Relais_1__PS CYREG_PRT0_PS
#define Input_Relais_1__SHIFT 6u
#define Input_Relais_1__SLW CYREG_PRT0_SLW

/* Input_Relais_2 */
#define Input_Relais_2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Input_Relais_2__0__MASK 0x20u
#define Input_Relais_2__0__PC CYREG_PRT0_PC5
#define Input_Relais_2__0__PORT 0u
#define Input_Relais_2__0__SHIFT 5u
#define Input_Relais_2__AG CYREG_PRT0_AG
#define Input_Relais_2__AMUX CYREG_PRT0_AMUX
#define Input_Relais_2__BIE CYREG_PRT0_BIE
#define Input_Relais_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Input_Relais_2__BYP CYREG_PRT0_BYP
#define Input_Relais_2__CTL CYREG_PRT0_CTL
#define Input_Relais_2__DM0 CYREG_PRT0_DM0
#define Input_Relais_2__DM1 CYREG_PRT0_DM1
#define Input_Relais_2__DM2 CYREG_PRT0_DM2
#define Input_Relais_2__DR CYREG_PRT0_DR
#define Input_Relais_2__INP_DIS CYREG_PRT0_INP_DIS
#define Input_Relais_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Input_Relais_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Input_Relais_2__LCD_EN CYREG_PRT0_LCD_EN
#define Input_Relais_2__MASK 0x20u
#define Input_Relais_2__PORT 0u
#define Input_Relais_2__PRT CYREG_PRT0_PRT
#define Input_Relais_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Input_Relais_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Input_Relais_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Input_Relais_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Input_Relais_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Input_Relais_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Input_Relais_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Input_Relais_2__PS CYREG_PRT0_PS
#define Input_Relais_2__SHIFT 5u
#define Input_Relais_2__SLW CYREG_PRT0_SLW

/* Input_Relais_3 */
#define Input_Relais_3__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Input_Relais_3__0__MASK 0x10u
#define Input_Relais_3__0__PC CYREG_PRT0_PC4
#define Input_Relais_3__0__PORT 0u
#define Input_Relais_3__0__SHIFT 4u
#define Input_Relais_3__AG CYREG_PRT0_AG
#define Input_Relais_3__AMUX CYREG_PRT0_AMUX
#define Input_Relais_3__BIE CYREG_PRT0_BIE
#define Input_Relais_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Input_Relais_3__BYP CYREG_PRT0_BYP
#define Input_Relais_3__CTL CYREG_PRT0_CTL
#define Input_Relais_3__DM0 CYREG_PRT0_DM0
#define Input_Relais_3__DM1 CYREG_PRT0_DM1
#define Input_Relais_3__DM2 CYREG_PRT0_DM2
#define Input_Relais_3__DR CYREG_PRT0_DR
#define Input_Relais_3__INP_DIS CYREG_PRT0_INP_DIS
#define Input_Relais_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Input_Relais_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Input_Relais_3__LCD_EN CYREG_PRT0_LCD_EN
#define Input_Relais_3__MASK 0x10u
#define Input_Relais_3__PORT 0u
#define Input_Relais_3__PRT CYREG_PRT0_PRT
#define Input_Relais_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Input_Relais_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Input_Relais_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Input_Relais_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Input_Relais_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Input_Relais_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Input_Relais_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Input_Relais_3__PS CYREG_PRT0_PS
#define Input_Relais_3__SHIFT 4u
#define Input_Relais_3__SLW CYREG_PRT0_SLW

/* Input_Relais_4 */
#define Input_Relais_4__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Input_Relais_4__0__MASK 0x01u
#define Input_Relais_4__0__PC CYREG_IO_PC_PRT15_PC0
#define Input_Relais_4__0__PORT 15u
#define Input_Relais_4__0__SHIFT 0u
#define Input_Relais_4__AG CYREG_PRT15_AG
#define Input_Relais_4__AMUX CYREG_PRT15_AMUX
#define Input_Relais_4__BIE CYREG_PRT15_BIE
#define Input_Relais_4__BIT_MASK CYREG_PRT15_BIT_MASK
#define Input_Relais_4__BYP CYREG_PRT15_BYP
#define Input_Relais_4__CTL CYREG_PRT15_CTL
#define Input_Relais_4__DM0 CYREG_PRT15_DM0
#define Input_Relais_4__DM1 CYREG_PRT15_DM1
#define Input_Relais_4__DM2 CYREG_PRT15_DM2
#define Input_Relais_4__DR CYREG_PRT15_DR
#define Input_Relais_4__INP_DIS CYREG_PRT15_INP_DIS
#define Input_Relais_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Input_Relais_4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Input_Relais_4__LCD_EN CYREG_PRT15_LCD_EN
#define Input_Relais_4__MASK 0x01u
#define Input_Relais_4__PORT 15u
#define Input_Relais_4__PRT CYREG_PRT15_PRT
#define Input_Relais_4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Input_Relais_4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Input_Relais_4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Input_Relais_4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Input_Relais_4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Input_Relais_4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Input_Relais_4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Input_Relais_4__PS CYREG_PRT15_PS
#define Input_Relais_4__SHIFT 0u
#define Input_Relais_4__SLW CYREG_PRT15_SLW

/* Input_Relais_5 */
#define Input_Relais_5__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Input_Relais_5__0__MASK 0x02u
#define Input_Relais_5__0__PC CYREG_IO_PC_PRT15_PC1
#define Input_Relais_5__0__PORT 15u
#define Input_Relais_5__0__SHIFT 1u
#define Input_Relais_5__AG CYREG_PRT15_AG
#define Input_Relais_5__AMUX CYREG_PRT15_AMUX
#define Input_Relais_5__BIE CYREG_PRT15_BIE
#define Input_Relais_5__BIT_MASK CYREG_PRT15_BIT_MASK
#define Input_Relais_5__BYP CYREG_PRT15_BYP
#define Input_Relais_5__CTL CYREG_PRT15_CTL
#define Input_Relais_5__DM0 CYREG_PRT15_DM0
#define Input_Relais_5__DM1 CYREG_PRT15_DM1
#define Input_Relais_5__DM2 CYREG_PRT15_DM2
#define Input_Relais_5__DR CYREG_PRT15_DR
#define Input_Relais_5__INP_DIS CYREG_PRT15_INP_DIS
#define Input_Relais_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Input_Relais_5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Input_Relais_5__LCD_EN CYREG_PRT15_LCD_EN
#define Input_Relais_5__MASK 0x02u
#define Input_Relais_5__PORT 15u
#define Input_Relais_5__PRT CYREG_PRT15_PRT
#define Input_Relais_5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Input_Relais_5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Input_Relais_5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Input_Relais_5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Input_Relais_5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Input_Relais_5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Input_Relais_5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Input_Relais_5__PS CYREG_PRT15_PS
#define Input_Relais_5__SHIFT 1u
#define Input_Relais_5__SLW CYREG_PRT15_SLW

/* Input_Relais_6 */
#define Input_Relais_6__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Input_Relais_6__0__MASK 0x04u
#define Input_Relais_6__0__PC CYREG_IO_PC_PRT15_PC2
#define Input_Relais_6__0__PORT 15u
#define Input_Relais_6__0__SHIFT 2u
#define Input_Relais_6__AG CYREG_PRT15_AG
#define Input_Relais_6__AMUX CYREG_PRT15_AMUX
#define Input_Relais_6__BIE CYREG_PRT15_BIE
#define Input_Relais_6__BIT_MASK CYREG_PRT15_BIT_MASK
#define Input_Relais_6__BYP CYREG_PRT15_BYP
#define Input_Relais_6__CTL CYREG_PRT15_CTL
#define Input_Relais_6__DM0 CYREG_PRT15_DM0
#define Input_Relais_6__DM1 CYREG_PRT15_DM1
#define Input_Relais_6__DM2 CYREG_PRT15_DM2
#define Input_Relais_6__DR CYREG_PRT15_DR
#define Input_Relais_6__INP_DIS CYREG_PRT15_INP_DIS
#define Input_Relais_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Input_Relais_6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Input_Relais_6__LCD_EN CYREG_PRT15_LCD_EN
#define Input_Relais_6__MASK 0x04u
#define Input_Relais_6__PORT 15u
#define Input_Relais_6__PRT CYREG_PRT15_PRT
#define Input_Relais_6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Input_Relais_6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Input_Relais_6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Input_Relais_6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Input_Relais_6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Input_Relais_6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Input_Relais_6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Input_Relais_6__PS CYREG_PRT15_PS
#define Input_Relais_6__SHIFT 2u
#define Input_Relais_6__SLW CYREG_PRT15_SLW

/* Input_Relais_7 */
#define Input_Relais_7__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Input_Relais_7__0__MASK 0x08u
#define Input_Relais_7__0__PC CYREG_IO_PC_PRT15_PC3
#define Input_Relais_7__0__PORT 15u
#define Input_Relais_7__0__SHIFT 3u
#define Input_Relais_7__AG CYREG_PRT15_AG
#define Input_Relais_7__AMUX CYREG_PRT15_AMUX
#define Input_Relais_7__BIE CYREG_PRT15_BIE
#define Input_Relais_7__BIT_MASK CYREG_PRT15_BIT_MASK
#define Input_Relais_7__BYP CYREG_PRT15_BYP
#define Input_Relais_7__CTL CYREG_PRT15_CTL
#define Input_Relais_7__DM0 CYREG_PRT15_DM0
#define Input_Relais_7__DM1 CYREG_PRT15_DM1
#define Input_Relais_7__DM2 CYREG_PRT15_DM2
#define Input_Relais_7__DR CYREG_PRT15_DR
#define Input_Relais_7__INP_DIS CYREG_PRT15_INP_DIS
#define Input_Relais_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Input_Relais_7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Input_Relais_7__LCD_EN CYREG_PRT15_LCD_EN
#define Input_Relais_7__MASK 0x08u
#define Input_Relais_7__PORT 15u
#define Input_Relais_7__PRT CYREG_PRT15_PRT
#define Input_Relais_7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Input_Relais_7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Input_Relais_7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Input_Relais_7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Input_Relais_7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Input_Relais_7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Input_Relais_7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Input_Relais_7__PS CYREG_PRT15_PS
#define Input_Relais_7__SHIFT 3u
#define Input_Relais_7__SLW CYREG_PRT15_SLW

/* Protection_CLK */
#define Protection_CLK__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Protection_CLK__0__MASK 0x02u
#define Protection_CLK__0__PC CYREG_PRT0_PC1
#define Protection_CLK__0__PORT 0u
#define Protection_CLK__0__SHIFT 1u
#define Protection_CLK__AG CYREG_PRT0_AG
#define Protection_CLK__AMUX CYREG_PRT0_AMUX
#define Protection_CLK__BIE CYREG_PRT0_BIE
#define Protection_CLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define Protection_CLK__BYP CYREG_PRT0_BYP
#define Protection_CLK__CTL CYREG_PRT0_CTL
#define Protection_CLK__DM0 CYREG_PRT0_DM0
#define Protection_CLK__DM1 CYREG_PRT0_DM1
#define Protection_CLK__DM2 CYREG_PRT0_DM2
#define Protection_CLK__DR CYREG_PRT0_DR
#define Protection_CLK__INP_DIS CYREG_PRT0_INP_DIS
#define Protection_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Protection_CLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Protection_CLK__LCD_EN CYREG_PRT0_LCD_EN
#define Protection_CLK__MASK 0x02u
#define Protection_CLK__PORT 0u
#define Protection_CLK__PRT CYREG_PRT0_PRT
#define Protection_CLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Protection_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Protection_CLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Protection_CLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Protection_CLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Protection_CLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Protection_CLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Protection_CLK__PS CYREG_PRT0_PS
#define Protection_CLK__SHIFT 1u
#define Protection_CLK__SLW CYREG_PRT0_SLW

/* Protection_CLR */
#define Protection_CLR__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Protection_CLR__0__MASK 0x01u
#define Protection_CLR__0__PC CYREG_PRT0_PC0
#define Protection_CLR__0__PORT 0u
#define Protection_CLR__0__SHIFT 0u
#define Protection_CLR__AG CYREG_PRT0_AG
#define Protection_CLR__AMUX CYREG_PRT0_AMUX
#define Protection_CLR__BIE CYREG_PRT0_BIE
#define Protection_CLR__BIT_MASK CYREG_PRT0_BIT_MASK
#define Protection_CLR__BYP CYREG_PRT0_BYP
#define Protection_CLR__CTL CYREG_PRT0_CTL
#define Protection_CLR__DM0 CYREG_PRT0_DM0
#define Protection_CLR__DM1 CYREG_PRT0_DM1
#define Protection_CLR__DM2 CYREG_PRT0_DM2
#define Protection_CLR__DR CYREG_PRT0_DR
#define Protection_CLR__INP_DIS CYREG_PRT0_INP_DIS
#define Protection_CLR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Protection_CLR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Protection_CLR__LCD_EN CYREG_PRT0_LCD_EN
#define Protection_CLR__MASK 0x01u
#define Protection_CLR__PORT 0u
#define Protection_CLR__PRT CYREG_PRT0_PRT
#define Protection_CLR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Protection_CLR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Protection_CLR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Protection_CLR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Protection_CLR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Protection_CLR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Protection_CLR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Protection_CLR__PS CYREG_PRT0_PS
#define Protection_CLR__SHIFT 0u
#define Protection_CLR__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Controls"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00002FF0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
