Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5cd55e03ecf847fe842b42f120d98db8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_controller_tb_behav xil_defaultlib.UART_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
