;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <743
	SUB @-127, 100
	SUB @-127, 100
	SUB @3, 0
	SUB @3, 0
	SUB @3, 0
	SUB @3, 59
	ADD @3, 0
	ADD @3, 0
	SUB -207, <-120
	SUB -207, <-120
	SUB -7, <-120
	ADD 210, 60
	SUB 403, 20
	ADD -30, @0
	DJN @162, -108
	SUB -7, <-120
	SUB @3, 0
	SPL <3
	SUB 403, 20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB 0, 210
	SUB @-127, 100
	ADD 210, 60
	ADD 210, 63
	SUB 3, 531
	SLT 20, @12
	SLT 20, @12
	SUB @3, 0
	MOV -11, <20
	MOV -1, <-20
	MOV -1, <-20
	SUB 3, 531
	CMP -207, <-120
	SPL 0, <753
	SPL 0, <753
	ADD #270, <1
	ADD #270, <1
	DJN 403, 20
	SLT @0, 1
	SLT @0, 1
	MOV -7, <-20
	SUB 3, 531
	SUB @-127, 100
