--
-- VHDL Architecture Ali.sign_extend.rtl
--
-- Created:
--          by - Lenovo.UNKNOWN (DESKTOP-LUUUGA3)
--          at - 06:40:24 01/ 3/2024
--
-- using Mentor Graphics HDL Designer(TM) 2007.1 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
--USE ieee.std_logic_arith.all;

ENTITY sign_extend IS
  port ( data_in : in std_logic_vector (1 downto 0);
         data_out : out std_logic_vector (7 downto 0));
         
END ENTITY sign_extend;

--
ARCHITECTURE rtl OF sign_extend IS
BEGIN
  data_out <= "000000" & data_in;
  
END ARCHITECTURE rtl;

