# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Accelerator.gen/sources_1/bd/Accelerator_block_design/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Accelerator_block_design/ipshared/5765/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Accelerator_block_design/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/5765/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.ip_user_files/ipstatic/hdl" --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v" \
"../../../../Accelerator.gen/sources_1/ip/fifo_weightfc/sim/fifo_weightfc.v" \
"../../../../Accelerator.gen/sources_1/ip/fifo_weight/sim/fifo_weight.v" \
"../../../../Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v" \
"../../../../Accelerator.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" \
"../../../../Accelerator.srcs/sources_1/new/CNN_Accelerator.v" \
"../../../../Accelerator.srcs/sources_1/new/Conv_Array_Control.v" \
"../../../../Accelerator.srcs/sources_1/new/Conv_PE.v" \
"../../../../Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" \
"../../../../Accelerator.srcs/sources_1/new/FullCon_PE.v" \
"../../../../Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" \
"../../../../Accelerator.srcs/sources_1/new/Pool_PE.v" \
"../../../../Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" \
"../../../../Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" \
"../../../../Accelerator.srcs/sources_1/new/Relu.v" \
"../../../../Accelerator.srcs/sources_1/new/Relu_Array_Control.v" \
"../../../../Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" \
"../../../../Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" \
"../../../../Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" \
"../../../../Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" \
"../../../../Accelerator.srcs/sources_1/imports/window_ip/windows.v" \
"../../../../Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
