# Assignment Report â€“ Lab 2  
## Configuration of PLC and Programmer in SIMATIC Manager + Simulation in S7-PLCSIM  
---

## ğŸ§© Task Description

Set up and configure a VIPA 200V PLC system within **SIMATIC Manager (Step7)**. Develop and simulate logic using the **FBD (Function Block Diagram)** language in **S7-PLCSIM**. Supplement the logic design by generating a truth table, Karnaugh map, and minimized Boolean expressions.

_All reference files (program listings, tables, logic expressions, screenshots) are provided in the `src/` folder._

---

## ğŸ¯ Objectives  

- [ ] Configure VIPA 200V series PLC modules in SIMATIC Manager  
- [ ] Develop a control logic program using FBD  
- [ ] Simulate and verify program behavior in **S7-PLCSIM**  
- [ ] Design and minimize logic using a truth table and Karnaugh map  
- [ ] Document all logical operations, outputs, and test results  

---

## ğŸ“‚ Folder Contents (`src/`)  

```plaintext
ğŸ“ src/
â”œâ”€â”€ FBD_Program_1.png                    # Screenshot of synthesized FBD program 1
â”œâ”€â”€ FBD_Program_2.png                    # Screenshot of synthesized FBD program 2
â”œâ”€â”€ truth_table_Q01_Q03.md               # Full truth table for outputs Q0.1 and Q0.3
â”œâ”€â”€ karnaugh_map_Q01_Q03.png             # Karnaugh map visualization
â”œâ”€â”€ minimized_logic_expressions.txt      # Final Boolean expressions for Q0.1 and Q0.3
â”œâ”€â”€ simulation_results_PLCSIM_program_1.png       # Screenshot of simulation results of program 1 in S7-PLCSIM
â””â”€â”€ simulation_results_PLCSIM_program_2.png       # Screenshot of simulation results of program 2 in S7-PLCSIM
```

---

## âš™ï¸ Procedure Overview  

### ğŸ”¹ Setup & Configuration  
âœ… Launch SIMATIC Manager  
âœ… Create new project with VIPA 200V PLC station  
âœ… Add CPU and I/O modules according to provided specifications  
âœ… Configure symbolic inputs:  
- I0.0 â†’ A  
- I0.1 â†’ B  
- I0.2 â†’ C  
- I0.3 â†’ D  
- I0.4 â†’ E  

### ğŸ”¹ FBD Programming  
âœ… Create OB1 block  
âœ… Implement logic using FBD for Q0.1 and Q0.3  
âœ… Organize operations in **Network blocks**, apply logical hierarchy  
âœ… Save and compile without errors  

### ğŸ”¹ Logic Design (Boolean + Minimization)  
âœ… Construct full **truth table** based on assignment variant  
âœ… Apply **Karnaugh map** technique to minimize each output function  
âœ… Document minimized Boolean expressions:
```plaintext
Q0.1 = A'Â·BÂ·C'Â·D'Â·E'
Q0.3 = B'Â·CÂ·DÂ·E + AÂ·B'Â·CÂ·D + AÂ·B'Â·CÂ·E + AÂ·B'Â·DÂ·E
```

### ğŸ”¹ Simulation  
âœ… Launch S7-PLCSIM  
âœ… Load project and simulate I/O conditions  
âœ… Test program responsiveness  
âœ… Validate output correctness for all logical states  

---

## ğŸ§  Results & Reflection  

The lab objective was fully achieved. The entire development flowâ€”from hardware configuration to logic synthesis, and final simulationâ€”was successfully executed without runtime errors.

Key Results:
- ğŸ“Œ Correct FBD logic synthesized and tested (`FBD_Program_1.png`, `FBD_Program_2.png`)
- ğŸ“Œ Accurate truth table and minimized Karnaugh-based logic (`truth_table_Q01_Q03.pdf`, `karnaugh_map_Q01_Q03.png`)
- ğŸ“Œ Logic outputs Q0.1 and Q0.3 behaved as expected across tested input permutations (`simulation_results_PLCSIM.png`)
- ğŸ“Œ Clean, modular structure of project and reusability ensured via `project_OB1_backup.zip`

This assignment solidified hands-on skills in configuring PLC systems, applying formal logic design, and developing functional control solutions through visual programming paradigms. These competencies lay the groundwork for real-world automation and diagnostic scenarios.