#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff68a40a770 .scope module, "register_file_tb" "register_file_tb" 2 14;
 .timescale -9 -9;
v0x7ff68a501110_0 .var "RAA", 1 0;
v0x7ff68a5011a0_0 .var "RAE", 0 0;
v0x7ff68a501230_0 .var "RBA", 1 0;
v0x7ff68a501300_0 .var "RBE", 0 0;
v0x7ff68a5013b0_0 .var "WA", 1 0;
v0x7ff68a501480_0 .var "WE", 0 0;
v0x7ff68a501530_0 .var "clk", 0 0;
v0x7ff68a5015e0_0 .var/i "fullCycle", 31 0;
v0x7ff68a501670_0 .var/i "ii", 31 0;
v0x7ff68a501780_0 .var "inP", 7 0;
v0x7ff68a501830_0 .net "outA", 7 0, L_0x7ff68a501b30;  1 drivers
v0x7ff68a5018c0_0 .net "outB", 7 0, L_0x7ff68a501dc0;  1 drivers
v0x7ff68a501950_0 .var/i "seed", 31 0;
S_0x7ff68a40a8e0 .scope module, "DUT" "register_file" 2 30, 3 11 0, S_0x7ff68a40a770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 1 "read_A_enable";
    .port_info 6 /INPUT 2 "read_A_address";
    .port_info 7 /INPUT 1 "read_B_enable";
    .port_info 8 /INPUT 2 "read_B_address";
    .port_info 9 /INPUT 8 "from_mux";
L_0x10197d008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ff68a501a00 .functor XNOR 1, v0x7ff68a5011a0_0, L_0x10197d008, C4<0>, C4<0>;
L_0x10197d098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ff68a501cd0 .functor XNOR 1, v0x7ff68a501300_0, L_0x10197d098, C4<0>, C4<0>;
v0x7ff68a4065d0_0 .net/2u *"_ivl_0", 0 0, L_0x10197d008;  1 drivers
v0x7ff68a5000e0_0 .net *"_ivl_10", 0 0, L_0x7ff68a501cd0;  1 drivers
L_0x10197d0e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff68a500190_0 .net/2u *"_ivl_12", 7 0, L_0x10197d0e0;  1 drivers
v0x7ff68a500250_0 .net *"_ivl_2", 0 0, L_0x7ff68a501a00;  1 drivers
L_0x10197d050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff68a5002f0_0 .net/2u *"_ivl_4", 7 0, L_0x10197d050;  1 drivers
v0x7ff68a5003e0_0 .net/2u *"_ivl_8", 0 0, L_0x10197d098;  1 drivers
v0x7ff68a500490_0 .net "clock", 0 0, v0x7ff68a501530_0;  1 drivers
v0x7ff68a500530_0 .net "from_mux", 7 0, v0x7ff68a501780_0;  1 drivers
v0x7ff68a5005e0 .array "internal_register", 3 0, 7 0;
v0x7ff68a5006f0_0 .net "port_A", 7 0, L_0x7ff68a501b30;  alias, 1 drivers
v0x7ff68a500790_0 .net "port_B", 7 0, L_0x7ff68a501dc0;  alias, 1 drivers
v0x7ff68a500840_0 .net "read_A_address", 1 0, v0x7ff68a501110_0;  1 drivers
v0x7ff68a5008f0_0 .net "read_A_enable", 0 0, v0x7ff68a5011a0_0;  1 drivers
v0x7ff68a500990_0 .net "read_B_address", 1 0, v0x7ff68a501230_0;  1 drivers
v0x7ff68a500a40_0 .net "read_B_enable", 0 0, v0x7ff68a501300_0;  1 drivers
v0x7ff68a500ae0_0 .net "write_address", 1 0, v0x7ff68a5013b0_0;  1 drivers
v0x7ff68a500b90_0 .net "write_enable", 0 0, v0x7ff68a501480_0;  1 drivers
E_0x7ff68a416200 .event negedge, v0x7ff68a500490_0;
E_0x7ff68a416f40 .event posedge, v0x7ff68a500490_0;
L_0x7ff68a501b30 .functor MUXZ 8, L_0x10197d050, v0x7ff68a501780_0, L_0x7ff68a501a00, C4<>;
L_0x7ff68a501dc0 .functor MUXZ 8, L_0x10197d0e0, v0x7ff68a501780_0, L_0x7ff68a501cd0, C4<>;
S_0x7ff68a500de0 .scope autotask, "rand_reg" "rand_reg" 2 126, 2 126 0, S_0x7ff68a40a770;
 .timescale -9 -9;
v0x7ff68a500fb0_0 .var/i "idx", 31 0;
v0x7ff68a501070_0 .var "r_r", 7 0;
TD_register_file_tb.rand_reg ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff68a500fb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7ff68a500fb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 131 "$random" 32, v0x7ff68a501950_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7ff68a500fb0_0;
    %store/vec4 v0x7ff68a501070_0, 4, 1;
    %load/vec4 v0x7ff68a500fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff68a500fb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x7ff68a40a8e0;
T_1 ;
    %wait E_0x7ff68a416f40;
    %load/vec4 v0x7ff68a500b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7ff68a500530_0;
    %load/vec4 v0x7ff68a500ae0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff68a5005e0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff68a40a8e0;
T_2 ;
    %wait E_0x7ff68a416200;
    %vpi_call 3 36 "$write", "\012 *****************************************************\012" {0 0 0};
    %vpi_call 3 37 "$write", " {register_file}                               %3t ns\012", $time {0 0 0};
    %vpi_call 3 38 "$write", "            from_mux:  %4b_%4b\012", &PV<v0x7ff68a500530_0, 4, 4>, &PV<v0x7ff68a500530_0, 0, 4> {0 0 0};
    %vpi_call 3 39 "$write", "        write_enable:  %1b  ,   write_address:  %2b\012", v0x7ff68a500b90_0, v0x7ff68a500ae0_0 {0 0 0};
    %vpi_call 3 40 "$write", "       read_A_enable:  %1b  ,  read_A_address:  %2b\012", v0x7ff68a5008f0_0, v0x7ff68a500840_0 {0 0 0};
    %vpi_call 3 41 "$write", "       read_B_enable:  %1b  ,  read_B_address:  %2b\012", v0x7ff68a500a40_0, v0x7ff68a500990_0 {0 0 0};
    %vpi_call 3 42 "$write", "       -----------------------------------------------\012" {0 0 0};
    %vpi_call 3 43 "$write", "               portA:  %4b_%4b\012", &PV<v0x7ff68a5006f0_0, 4, 4>, &PV<v0x7ff68a5006f0_0, 0, 4> {0 0 0};
    %vpi_call 3 44 "$write", "               portB:  %4b_%4b\012", &PV<v0x7ff68a500790_0, 4, 4>, &PV<v0x7ff68a500790_0, 0, 4> {0 0 0};
    %vpi_call 3 45 "$write", "\012 reg[00]:  %4b_%4b\012", &APV<v0x7ff68a5005e0, 0, 4, 4>, &APV<v0x7ff68a5005e0, 0, 0, 4> {0 0 0};
    %vpi_call 3 46 "$write", " reg[01]:  %4b_%4b\012", &APV<v0x7ff68a5005e0, 1, 4, 4>, &APV<v0x7ff68a5005e0, 1, 0, 4> {0 0 0};
    %vpi_call 3 47 "$write", " reg[10]:  %4b_%4b\012", &APV<v0x7ff68a5005e0, 2, 4, 4>, &APV<v0x7ff68a5005e0, 2, 0, 4> {0 0 0};
    %vpi_call 3 48 "$write", " reg[11]:  %4b_%4b\012", &APV<v0x7ff68a5005e0, 3, 4, 4>, &APV<v0x7ff68a5005e0, 3, 0, 4> {0 0 0};
    %vpi_call 3 49 "$write", " *****************************************************\012" {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff68a40a770;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7ff68a501530_0;
    %inv;
    %store/vec4 v0x7ff68a501530_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff68a40a770;
T_4 ;
    %vpi_call 2 50 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff68a40a770 {0 0 0};
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x7ff68a501950_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7ff68a5015e0_0, 0, 32;
    %vpi_call 2 55 "$write", "\012 test the Register File\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff68a501530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff68a501480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff68a5013b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff68a5011a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff68a501110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff68a501300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff68a501230_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff68a501780_0, 0, 8;
    %vpi_call 2 107 "$write", " fill all 4 registers with values, then read address to <port B>\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff68a501480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff68a5011a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff68a501300_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff68a501670_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7ff68a501670_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 1, 0;
    %alloc S_0x7ff68a500de0;
    %fork TD_register_file_tb.rand_reg, S_0x7ff68a500de0;
    %join;
    %load/vec4 v0x7ff68a501070_0;
    %store/vec4 v0x7ff68a501780_0, 0, 8;
    %free S_0x7ff68a500de0;
    %load/vec4 v0x7ff68a501670_0;
    %pad/s 2;
    %store/vec4 v0x7ff68a501230_0, 0, 2;
    %load/vec4 v0x7ff68a501670_0;
    %pad/s 2;
    %store/vec4 v0x7ff68a501110_0, 0, 2;
    %load/vec4 v0x7ff68a501670_0;
    %pad/s 2;
    %store/vec4 v0x7ff68a5013b0_0, 0, 2;
    %load/vec4 v0x7ff68a5015e0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ff68a501670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff68a501670_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 5, 0;
    %vpi_call 2 122 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "./register_file.v";
