#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 28 08:14:09 2019
# Process ID: 7060
# Current directory: C:/Users/chint/Desktop/RPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7040 C:\Users\chint\Desktop\RPU\RPU.xpr
# Log file: C:/Users/chint/Desktop/RPU/vivado.log
# Journal file: C:/Users/chint/Desktop/RPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
set_property target_language Verilog [current_project]
synth_design -rtl -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property library work [get_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd]
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source core.tcl
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd}
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd
add_files -norecurse -scan_for_includes {C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/core.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/constants.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/register_set.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_decoder_RV32I.vhd}
import_files -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/core.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/constants.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/register_set.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_decoder_RV32I.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
set_property target_language VHDL [current_project]
close_sim
