

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_18'
================================================================
* Date:           Sat Jun  3 22:30:21 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.03|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3459|  3459|  3459|  3459|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    63|    63|         1|          -|          -|    63|    no    |
        |- Loop 2     |  3168|  3168|        99|          -|          -|    32|    no    |
        | + Loop 2.1  |    96|    96|         3|          -|          -|    32|    no    |
        |- Loop 3     |    93|    93|         3|          -|          -|    31|    no    |
        |- Loop 4     |   130|   130|        65|          -|          -|     2|    no    |
        | + Loop 4.1  |    62|    62|         2|          -|          -|    31|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      6|       0|     280|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     279|    -|
|Register         |        -|      -|     195|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      7|     195|     559|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |crypto_sign_mac_mpcA_x_U63  |crypto_sign_mac_mpcA  | i0 * i1 + i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |crypto_sign_ed255sc4  |        1|  0|   0|    63|   32|     1|         2016|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        1|  0|   0|    63|   32|     1|         2016|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp2_i_fu_342_p2       |     *    |      3|  0|  20|          32|           6|
    |tmp_766_fu_299_p2      |     *    |      3|  0|  20|          32|          32|
    |i_37_fu_248_p2         |     +    |      0|  0|  15|           6|           1|
    |i_39_fu_265_p2         |     +    |      0|  0|  15|           6|           1|
    |i_41_fu_336_p2         |     +    |      0|  0|  15|           6|           1|
    |i_42_fu_395_p2         |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_282_p2          |     +    |      0|  0|  15|           6|           1|
    |rep_fu_360_p2          |     +    |      0|  0|   9|           2|           1|
    |tmp_757_i_fu_429_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_764_fu_347_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_767_fu_293_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_769_fu_308_p2      |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_276_p2    |   icmp   |      0|  0|   4|           6|           7|
    |exitcond1_i_fu_354_p2  |   icmp   |      0|  0|   1|           2|           3|
    |exitcond2_fu_259_p2    |   icmp   |      0|  0|   4|           6|           7|
    |exitcond3_fu_242_p2    |   icmp   |      0|  0|   3|           6|           2|
    |exitcond_fu_314_p2     |   icmp   |      0|  0|   3|           6|           2|
    |exitcond_i_fu_389_p2   |   icmp   |      0|  0|   2|           5|           2|
    |tmp_761_fu_325_p2      |    xor   |      0|  0|   7|           6|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 280|         234|         176|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         16|    1|         16|
    |i_1_reg_185    |   9|          2|    6|         12|
    |i_2_reg_208    |   9|          2|    6|         12|
    |i_i_reg_231    |   9|          2|    5|         10|
    |i_reg_174      |   9|          2|    6|         12|
    |j_reg_197      |   9|          2|    6|         12|
    |r_v_address0   |  38|          7|    5|         35|
    |r_v_address1   |  27|          5|    5|         25|
    |r_v_d0         |  27|          5|   32|        160|
    |r_v_d1         |  15|          3|   32|         96|
    |rep_i_reg_220  |   9|          2|    2|          4|
    |t_address0     |  38|          7|    6|         42|
    |t_d0           |  15|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 279|         58|  144|        532|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  15|   0|   15|          0|
    |i_1_reg_185          |   6|   0|    6|          0|
    |i_2_reg_208          |   6|   0|    6|          0|
    |i_39_reg_461         |   6|   0|    6|          0|
    |i_41_reg_532         |   6|   0|    6|          0|
    |i_42_reg_560         |   5|   0|    5|          0|
    |i_i_reg_231          |   5|   0|    5|          0|
    |i_reg_174            |   6|   0|    6|          0|
    |j_1_reg_479          |   6|   0|    6|          0|
    |j_reg_197            |   6|   0|    6|          0|
    |r_v_addr_11_reg_565  |   5|   0|    5|          0|
    |r_v_addr_12_reg_571  |   5|   0|    5|          0|
    |rep_i_reg_220        |   2|   0|    2|          0|
    |rep_reg_552          |   2|   0|    2|          0|
    |t_addr_11_reg_499    |   6|   0|    6|          0|
    |t_load_2_reg_527     |  32|   0|   32|          0|
    |tmp_762_reg_517      |   6|   0|   64|         58|
    |tmp_766_reg_494      |  32|   0|   32|          0|
    |tmp_767_reg_489      |   6|   0|    6|          0|
    |x_v_load_reg_471     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 195|   0|  253|         58|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------+-----+-----+------------+-------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v           |     array    |
|r_v_address1  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce1       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we1       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d1        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q1        |  in |   32|  ap_memory |           r_v           |     array    |
|x_v_address0  | out |    5|  ap_memory |           x_v           |     array    |
|x_v_ce0       | out |    1|  ap_memory |           x_v           |     array    |
|x_v_q0        |  in |   32|  ap_memory |           x_v           |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v           |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v           |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v           |     array    |
+--------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3)
	3  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	8  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
	3  / (exitcond1)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond)
	11  / (exitcond)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond1_i)
13 --> 
	14  / true
14 --> 
	15  / (!exitcond_i)
	12  / (exitcond_i)
15 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.24ns
ST_1: t (4)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:189
:0  %t = alloca [63 x i32], align 16

ST_1: StgValue_17 (5)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:190
:1  br label %1


 <State 2>: 1.24ns
ST_2: i (7)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_37, %2 ]

ST_2: exitcond3 (8)  [1/1] 0.71ns  loc: ed25519_ref/src/fe25519.c:190
:1  %exitcond3 = icmp eq i6 %i, -1

ST_2: empty (9)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

ST_2: i_37 (10)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:190
:3  %i_37 = add i6 %i, 1

ST_2: StgValue_22 (11)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:190
:4  br i1 %exitcond3, label %.preheader5.preheader, label %2

ST_2: tmp (13)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:190
:0  %tmp = zext i6 %i to i64

ST_2: t_addr (14)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:190
:1  %t_addr = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp

ST_2: StgValue_25 (15)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:190
:2  store i32 0, i32* %t_addr, align 4

ST_2: StgValue_26 (16)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:190
:3  br label %1

ST_2: StgValue_27 (18)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:192
.preheader5.preheader:0  br label %.preheader5


 <State 3>: 1.24ns
ST_3: i_1 (20)  [1/1] 0.00ns
.preheader5:0  %i_1 = phi i6 [ %i_39, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_3: exitcond2 (21)  [1/1] 0.71ns  loc: ed25519_ref/src/fe25519.c:192
.preheader5:1  %exitcond2 = icmp eq i6 %i_1, -32

ST_3: empty_55 (22)  [1/1] 0.00ns
.preheader5:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: i_39 (23)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:192
.preheader5:3  %i_39 = add i6 %i_1, 1

ST_3: StgValue_32 (24)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:192
.preheader5:4  br i1 %exitcond2, label %.preheader.preheader, label %.preheader4.preheader

ST_3: tmp_s (26)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:194
.preheader4.preheader:0  %tmp_s = zext i6 %i_1 to i64

ST_3: x_v_addr (27)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:194
.preheader4.preheader:1  %x_v_addr = getelementptr [32 x i32]* %x_v, i64 0, i64 %tmp_s

ST_3: x_v_load (28)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
.preheader4.preheader:2  %x_v_load = load i32* %x_v_addr, align 4

ST_3: StgValue_36 (51)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:196
.preheader.preheader:0  br label %.preheader


 <State 4>: 1.24ns
ST_4: x_v_load (28)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
.preheader4.preheader:2  %x_v_load = load i32* %x_v_addr, align 4

ST_4: StgValue_38 (29)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:193
.preheader4.preheader:3  br label %.preheader4


 <State 5>: 1.24ns
ST_5: j (31)  [1/1] 0.00ns
.preheader4:0  %j = phi i6 [ %j_1, %3 ], [ 0, %.preheader4.preheader ]

ST_5: exitcond1 (32)  [1/1] 0.71ns  loc: ed25519_ref/src/fe25519.c:193
.preheader4:1  %exitcond1 = icmp eq i6 %j, -32

ST_5: empty_56 (33)  [1/1] 0.00ns
.preheader4:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_5: j_1 (34)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:193
.preheader4:3  %j_1 = add i6 %j, 1

ST_5: StgValue_43 (35)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:193
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %3

ST_5: tmp_765 (37)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:194
:0  %tmp_765 = zext i6 %j to i64

ST_5: y_v_addr (38)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:194
:1  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_765

ST_5: y_v_load (39)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
:2  %y_v_load = load i32* %y_v_addr, align 4

ST_5: tmp_767 (41)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:194
:4  %tmp_767 = add i6 %i_1, %j

ST_5: StgValue_48 (49)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 6>: 6.69ns
ST_6: y_v_load (39)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
:2  %y_v_load = load i32* %y_v_addr, align 4

ST_6: tmp_766 (40)  [1/1] 5.45ns  loc: ed25519_ref/src/fe25519.c:194
:3  %tmp_766 = mul i32 %x_v_load, %y_v_load

ST_6: tmp_768 (42)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:194
:5  %tmp_768 = zext i6 %tmp_767 to i64

ST_6: t_addr_11 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:194
:6  %t_addr_11 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp_768

ST_6: t_load_3 (44)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
:7  %t_load_3 = load i32* %t_addr_11, align 4


 <State 7>: 3.82ns
ST_7: t_load_3 (44)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
:7  %t_load_3 = load i32* %t_addr_11, align 4

ST_7: tmp_769 (45)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:194
:8  %tmp_769 = add i32 %t_load_3, %tmp_766

ST_7: StgValue_56 (46)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:194
:9  store i32 %tmp_769, i32* %t_addr_11, align 4

ST_7: StgValue_57 (47)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:193
:10  br label %.preheader4


 <State 8>: 1.24ns
ST_8: i_2 (53)  [1/1] 0.00ns
.preheader:0  %i_2 = phi i6 [ %i_41, %4 ], [ -32, %.preheader.preheader ]

ST_8: exitcond (54)  [1/1] 0.71ns  loc: ed25519_ref/src/fe25519.c:196
.preheader:1  %exitcond = icmp eq i6 %i_2, -1

ST_8: empty_57 (55)  [1/1] 0.00ns
.preheader:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

ST_8: StgValue_61 (56)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:196
.preheader:3  br i1 %exitcond, label %5, label %4

ST_8: tmp_763 (62)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:197
:4  %tmp_763 = zext i6 %i_2 to i64

ST_8: t_addr_10 (63)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:197
:5  %t_addr_10 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp_763

ST_8: t_load_2 (64)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:197
:6  %t_load_2 = load i32* %t_addr_10, align 4

ST_8: t_addr_8 (72)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:198
:0  %t_addr_8 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 31

ST_8: t_load (73)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:198
:1  %t_load = load i32* %t_addr_8, align 4


 <State 9>: 1.29ns
ST_9: tmp_761 (58)  [1/1] 0.05ns  loc: ed25519_ref/src/fe25519.c:197
:0  %tmp_761 = xor i6 %i_2, -32

ST_9: tmp_762 (59)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:197
:1  %tmp_762 = zext i6 %tmp_761 to i64

ST_9: t_addr_9 (60)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:197
:2  %t_addr_9 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp_762

ST_9: t_load_1 (61)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:197
:3  %t_load_1 = load i32* %t_addr_9, align 4

ST_9: t_load_2 (64)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:197
:6  %t_load_2 = load i32* %t_addr_10, align 4

ST_9: i_41 (69)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:196
:11  %i_41 = add i6 %i_2, 1


 <State 10>: 8.03ns
ST_10: t_load_1 (61)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:197
:3  %t_load_1 = load i32* %t_addr_9, align 4

ST_10: tmp2_i (65)  [1/1] 5.45ns  loc: ed25519_ref/src/fe25519.c:30->ed25519_ref/src/fe25519.c:197
:7  %tmp2_i = mul i32 %t_load_2, 38

ST_10: tmp_764 (66)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:197
:8  %tmp_764 = add i32 %t_load_1, %tmp2_i

ST_10: r_v_addr_7 (67)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:197
:9  %r_v_addr_7 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_762

ST_10: StgValue_77 (68)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:197
:10  store i32 %tmp_764, i32* %r_v_addr_7, align 4

ST_10: StgValue_78 (70)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:196
:12  br label %.preheader


 <State 11>: 2.47ns
ST_11: t_load (73)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:198
:1  %t_load = load i32* %t_addr_8, align 4

ST_11: r_v_addr (74)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:198
:2  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 31

ST_11: StgValue_81 (75)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:198
:3  store i32 %t_load, i32* %r_v_addr, align 4

ST_11: r_v_addr_10 (76)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:63->ed25519_ref/src/fe25519.c:200
:4  %r_v_addr_10 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

ST_11: StgValue_83 (77)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:58->ed25519_ref/src/fe25519.c:200
:5  br label %.loopexit


 <State 12>: 1.24ns
ST_12: rep_i (79)  [1/1] 0.00ns
.loopexit:0  %rep_i = phi i2 [ 0, %5 ], [ %rep, %.loopexit.loopexit ]

ST_12: exitcond1_i (80)  [1/1] 0.09ns  loc: ed25519_ref/src/fe25519.c:58->ed25519_ref/src/fe25519.c:200
.loopexit:1  %exitcond1_i = icmp eq i2 %rep_i, -2

ST_12: empty_58 (81)  [1/1] 0.00ns
.loopexit:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_12: rep (82)  [1/1] 0.88ns  loc: ed25519_ref/src/fe25519.c:58->ed25519_ref/src/fe25519.c:200
.loopexit:3  %rep = add i2 %rep_i, 1

ST_12: StgValue_88 (83)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:58->ed25519_ref/src/fe25519.c:200
.loopexit:4  br i1 %exitcond1_i, label %reduce_mul.exit, label %6

ST_12: r_v_load (85)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:60->ed25519_ref/src/fe25519.c:200
:0  %r_v_load = load i32* %r_v_addr, align 4

ST_12: r_v_load_7 (93)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:63->ed25519_ref/src/fe25519.c:200
:8  %r_v_load_7 = load i32* %r_v_addr_10, align 4

ST_12: StgValue_91 (121)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:201
reduce_mul.exit:0  ret void


 <State 13>: 5.01ns
ST_13: r_v_load (85)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:60->ed25519_ref/src/fe25519.c:200
:0  %r_v_load = load i32* %r_v_addr, align 4

ST_13: tmp_770 (86)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:60->ed25519_ref/src/fe25519.c:200
:1  %tmp_770 = trunc i32 %r_v_load to i7

ST_13: tmp_757 (87)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:60->ed25519_ref/src/fe25519.c:200
:2  %tmp_757 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load, i32 7, i32 31)

ST_13: t_20_cast (88)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:60->ed25519_ref/src/fe25519.c:200
:3  %t_20_cast = zext i25 %tmp_757 to i31

ST_13: tmp_i_cast (89)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:61->ed25519_ref/src/fe25519.c:200
:4  %tmp_i_cast = zext i7 %tmp_770 to i32

ST_13: StgValue_97 (90)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:61->ed25519_ref/src/fe25519.c:200
:5  store i32 %tmp_i_cast, i32* %r_v_addr, align 4

ST_13: t_5 (91)  [1/1] 0.49ns  loc: ed25519_ref/src/fe25519.c:25->ed25519_ref/src/fe25519.c:62->ed25519_ref/src/fe25519.c:200
:6  %t_5 = mul i31 19, %t_20_cast

ST_13: t_18_cast6 (92)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:25->ed25519_ref/src/fe25519.c:62->ed25519_ref/src/fe25519.c:200
:7  %t_18_cast6 = zext i31 %t_5 to i32

ST_13: r_v_load_7 (93)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:63->ed25519_ref/src/fe25519.c:200
:8  %r_v_load_7 = load i32* %r_v_addr_10, align 4

ST_13: tmp_i (94)  [1/1] 2.04ns  loc: ed25519_ref/src/fe25519.c:63->ed25519_ref/src/fe25519.c:200
:9  %tmp_i = add i32 %t_18_cast6, %r_v_load_7

ST_13: StgValue_102 (95)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:63->ed25519_ref/src/fe25519.c:200
:10  store i32 %tmp_i, i32* %r_v_addr_10, align 4

ST_13: StgValue_103 (96)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:64->ed25519_ref/src/fe25519.c:200
:11  br label %7


 <State 14>: 2.35ns
ST_14: i_i (98)  [1/1] 0.00ns
:0  %i_i = phi i5 [ 0, %6 ], [ %i_42, %8 ]

ST_14: exitcond_i (99)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:64->ed25519_ref/src/fe25519.c:200
:1  %exitcond_i = icmp eq i5 %i_i, -1

ST_14: empty_59 (100)  [1/1] 0.00ns
:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

ST_14: i_42 (101)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:3  %i_42 = add i5 %i_i, 1

ST_14: StgValue_108 (102)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:64->ed25519_ref/src/fe25519.c:200
:4  br i1 %exitcond_i, label %.loopexit.loopexit, label %8

ST_14: tmp_755_i (104)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:0  %tmp_755_i = zext i5 %i_i to i64

ST_14: r_v_addr_11 (105)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:1  %r_v_addr_11 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_755_i

ST_14: r_v_load_8 (106)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:2  %r_v_load_8 = load i32* %r_v_addr_11, align 4

ST_14: tmp_756_i (110)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:6  %tmp_756_i = zext i5 %i_42 to i64

ST_14: r_v_addr_12 (111)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:7  %r_v_addr_12 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_756_i

ST_14: r_v_load_9 (112)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:8  %r_v_load_9 = load i32* %r_v_addr_12, align 4

ST_14: StgValue_115 (119)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 15>: 3.82ns
ST_15: r_v_load_8 (106)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:2  %r_v_load_8 = load i32* %r_v_addr_11, align 4

ST_15: tmp_771 (107)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:3  %tmp_771 = trunc i32 %r_v_load_8 to i8

ST_15: t_s (108)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:4  %t_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_8, i32 8, i32 31)

ST_15: t_6 (109)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:66->ed25519_ref/src/fe25519.c:200
:5  %t_6 = zext i24 %t_s to i32

ST_15: r_v_load_9 (112)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:8  %r_v_load_9 = load i32* %r_v_addr_12, align 4

ST_15: tmp_757_i (113)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:9  %tmp_757_i = add i32 %t_6, %r_v_load_9

ST_15: StgValue_122 (114)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:67->ed25519_ref/src/fe25519.c:200
:10  store i32 %tmp_757_i, i32* %r_v_addr_12, align 4

ST_15: tmp_758_i_cast (115)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:68->ed25519_ref/src/fe25519.c:200
:11  %tmp_758_i_cast = zext i8 %tmp_771 to i32

ST_15: StgValue_124 (116)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:68->ed25519_ref/src/fe25519.c:200
:12  store i32 %tmp_758_i_cast, i32* %r_v_addr_11, align 4

ST_15: StgValue_125 (117)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:64->ed25519_ref/src/fe25519.c:200
:13  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ x_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t              (alloca           ) [ 0011111111100000]
StgValue_17    (br               ) [ 0110000000000000]
i              (phi              ) [ 0010000000000000]
exitcond3      (icmp             ) [ 0010000000000000]
empty          (speclooptripcount) [ 0000000000000000]
i_37           (add              ) [ 0110000000000000]
StgValue_22    (br               ) [ 0000000000000000]
tmp            (zext             ) [ 0000000000000000]
t_addr         (getelementptr    ) [ 0000000000000000]
StgValue_25    (store            ) [ 0000000000000000]
StgValue_26    (br               ) [ 0110000000000000]
StgValue_27    (br               ) [ 0011111100000000]
i_1            (phi              ) [ 0001111100000000]
exitcond2      (icmp             ) [ 0001111100000000]
empty_55       (speclooptripcount) [ 0000000000000000]
i_39           (add              ) [ 0011111100000000]
StgValue_32    (br               ) [ 0000000000000000]
tmp_s          (zext             ) [ 0000000000000000]
x_v_addr       (getelementptr    ) [ 0000100000000000]
StgValue_36    (br               ) [ 0001111111100000]
x_v_load       (load             ) [ 0000011100000000]
StgValue_38    (br               ) [ 0001111100000000]
j              (phi              ) [ 0000010000000000]
exitcond1      (icmp             ) [ 0001111100000000]
empty_56       (speclooptripcount) [ 0000000000000000]
j_1            (add              ) [ 0001111100000000]
StgValue_43    (br               ) [ 0000000000000000]
tmp_765        (zext             ) [ 0000000000000000]
y_v_addr       (getelementptr    ) [ 0000001000000000]
tmp_767        (add              ) [ 0000001000000000]
StgValue_48    (br               ) [ 0011111100000000]
y_v_load       (load             ) [ 0000000000000000]
tmp_766        (mul              ) [ 0000000100000000]
tmp_768        (zext             ) [ 0000000000000000]
t_addr_11      (getelementptr    ) [ 0000000100000000]
t_load_3       (load             ) [ 0000000000000000]
tmp_769        (add              ) [ 0000000000000000]
StgValue_56    (store            ) [ 0000000000000000]
StgValue_57    (br               ) [ 0001111100000000]
i_2            (phi              ) [ 0000000011000000]
exitcond       (icmp             ) [ 0000000011100000]
empty_57       (speclooptripcount) [ 0000000000000000]
StgValue_61    (br               ) [ 0000000000000000]
tmp_763        (zext             ) [ 0000000000000000]
t_addr_10      (getelementptr    ) [ 0000000001000000]
t_addr_8       (getelementptr    ) [ 0000000000010000]
tmp_761        (xor              ) [ 0000000000000000]
tmp_762        (zext             ) [ 0000000000100000]
t_addr_9       (getelementptr    ) [ 0000000000100000]
t_load_2       (load             ) [ 0000000000100000]
i_41           (add              ) [ 0001000010100000]
t_load_1       (load             ) [ 0000000000000000]
tmp2_i         (mul              ) [ 0000000000000000]
tmp_764        (add              ) [ 0000000000000000]
r_v_addr_7     (getelementptr    ) [ 0000000000000000]
StgValue_77    (store            ) [ 0000000000000000]
StgValue_78    (br               ) [ 0001000011100000]
t_load         (load             ) [ 0000000000000000]
r_v_addr       (getelementptr    ) [ 0000000000001111]
StgValue_81    (store            ) [ 0000000000000000]
r_v_addr_10    (getelementptr    ) [ 0000000000001111]
StgValue_83    (br               ) [ 0000000000011111]
rep_i          (phi              ) [ 0000000000001000]
exitcond1_i    (icmp             ) [ 0000000000001111]
empty_58       (speclooptripcount) [ 0000000000000000]
rep            (add              ) [ 0000000000011111]
StgValue_88    (br               ) [ 0000000000000000]
StgValue_91    (ret              ) [ 0000000000000000]
r_v_load       (load             ) [ 0000000000000000]
tmp_770        (trunc            ) [ 0000000000000000]
tmp_757        (partselect       ) [ 0000000000000000]
t_20_cast      (zext             ) [ 0000000000000000]
tmp_i_cast     (zext             ) [ 0000000000000000]
StgValue_97    (store            ) [ 0000000000000000]
t_5            (mul              ) [ 0000000000000000]
t_18_cast6     (zext             ) [ 0000000000000000]
r_v_load_7     (load             ) [ 0000000000000000]
tmp_i          (add              ) [ 0000000000000000]
StgValue_102   (store            ) [ 0000000000000000]
StgValue_103   (br               ) [ 0000000000001111]
i_i            (phi              ) [ 0000000000000010]
exitcond_i     (icmp             ) [ 0000000000001111]
empty_59       (speclooptripcount) [ 0000000000000000]
i_42           (add              ) [ 0000000000001111]
StgValue_108   (br               ) [ 0000000000000000]
tmp_755_i      (zext             ) [ 0000000000000000]
r_v_addr_11    (getelementptr    ) [ 0000000000000001]
tmp_756_i      (zext             ) [ 0000000000000000]
r_v_addr_12    (getelementptr    ) [ 0000000000000001]
StgValue_115   (br               ) [ 0000000000011111]
r_v_load_8     (load             ) [ 0000000000000000]
tmp_771        (trunc            ) [ 0000000000000000]
t_s            (partselect       ) [ 0000000000000000]
t_6            (zext             ) [ 0000000000000000]
r_v_load_9     (load             ) [ 0000000000000000]
tmp_757_i      (add              ) [ 0000000000000000]
StgValue_122   (store            ) [ 0000000000000000]
tmp_758_i_cast (zext             ) [ 0000000000000000]
StgValue_124   (store            ) [ 0000000000000000]
StgValue_125   (br               ) [ 0000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="t_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="t_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_25/2 t_load_3/6 StgValue_56/7 t_load_2/8 t_load/8 t_load_1/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_v_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_v_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_v_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_v_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_v_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_v_load/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="t_addr_11_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_11/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="t_addr_10_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="t_addr_8_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_addr_9_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="r_v_addr_7_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="1"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_7/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="3" bw="5" slack="0"/>
<pin id="156" dir="0" index="4" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_77/10 StgValue_81/11 r_v_load/12 r_v_load_7/12 StgValue_97/13 StgValue_102/13 r_v_load_8/14 r_v_load_9/14 StgValue_122/15 StgValue_124/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="r_v_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="r_v_addr_10_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_10/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_v_addr_11_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_11/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_v_addr_12_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_12/14 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="1"/>
<pin id="187" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="j_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="1"/>
<pin id="210" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_2_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="6" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="220" class="1005" name="rep_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="rep_i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="rep_i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_i/12 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="exitcond3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_37_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_39_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_765_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_765/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_767_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="2"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_767/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_766_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_766/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_768_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_768/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_769_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_769/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="exitcond_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_763_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_763/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_761_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="1"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_761/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_762_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_762/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_41_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_41/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp2_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2_i/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_764_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_764/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="exitcond1_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="rep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_770_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_770/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_757_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_757/13 "/>
</bind>
</comp>

<comp id="380" class="1004" name="t_20_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="25" slack="0"/>
<pin id="382" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_20_cast/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_i_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_42_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_42/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_755_i_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_755_i/14 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_756_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_756_i/14 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_771_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_771/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="t_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="24" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_s/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="t_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_6/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_757_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_757_i/15 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_758_i_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_758_i_cast/15 "/>
</bind>
</comp>

<comp id="441" class="1007" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="0"/>
<pin id="443" dir="0" index="1" bw="25" slack="0"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="t_5/13 t_18_cast6/13 tmp_i/13 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i_37_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_37 "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_39_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_39 "/>
</bind>
</comp>

<comp id="466" class="1005" name="x_v_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="1"/>
<pin id="468" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_v_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="x_v_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2"/>
<pin id="473" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_v_load "/>
</bind>
</comp>

<comp id="479" class="1005" name="j_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="y_v_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_v_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_767_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="1"/>
<pin id="491" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_767 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_766_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_766 "/>
</bind>
</comp>

<comp id="499" class="1005" name="t_addr_11_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="1"/>
<pin id="501" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_11 "/>
</bind>
</comp>

<comp id="507" class="1005" name="t_addr_10_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="1"/>
<pin id="509" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_10 "/>
</bind>
</comp>

<comp id="512" class="1005" name="t_addr_8_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="1"/>
<pin id="514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_8 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_762_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_762 "/>
</bind>
</comp>

<comp id="522" class="1005" name="t_addr_9_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_9 "/>
</bind>
</comp>

<comp id="527" class="1005" name="t_load_2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_load_2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_41_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="1"/>
<pin id="534" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_41 "/>
</bind>
</comp>

<comp id="537" class="1005" name="r_v_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="r_v_addr_10_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_10 "/>
</bind>
</comp>

<comp id="552" class="1005" name="rep_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_42_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_42 "/>
</bind>
</comp>

<comp id="565" class="1005" name="r_v_addr_11_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_11 "/>
</bind>
</comp>

<comp id="571" class="1005" name="r_v_addr_12_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="1"/>
<pin id="573" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="66" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="137" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="132" pin=3"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="178" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="178" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="178" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="263"><net_src comp="189" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="189" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="189" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="280"><net_src comp="201" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="201" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="201" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="297"><net_src comp="185" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="201" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="91" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="312"><net_src comp="66" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="308" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="318"><net_src comp="212" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="212" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="329"><net_src comp="208" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="340"><net_src comp="208" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="66" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="358"><net_src comp="224" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="224" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="132" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="132" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="366" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="393"><net_src comp="235" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="235" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="235" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="409"><net_src comp="395" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="414"><net_src comp="132" pin="5"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="132" pin="5"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="132" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="429" pin="2"/><net_sink comp="132" pin=4"/></net>

<net id="439"><net_src comp="411" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="380" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="132" pin="5"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="441" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="456"><net_src comp="248" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="464"><net_src comp="265" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="469"><net_src comp="72" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="474"><net_src comp="79" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="482"><net_src comp="282" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="487"><net_src comp="84" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="492"><net_src comp="293" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="497"><net_src comp="299" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="502"><net_src comp="96" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="510"><net_src comp="103" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="515"><net_src comp="110" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="520"><net_src comp="331" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="525"><net_src comp="118" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="530"><net_src comp="66" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="535"><net_src comp="336" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="540"><net_src comp="137" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="546"><net_src comp="147" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="555"><net_src comp="360" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="563"><net_src comp="395" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="568"><net_src comp="158" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="574"><net_src comp="166" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="132" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {10 11 13 15 }
	Port: x_v | {}
	Port: y_v | {}
 - Input state : 
	Port: crypto_sign_ed25519_.18 : r_v | {12 13 14 15 }
	Port: crypto_sign_ed25519_.18 : x_v | {3 4 }
	Port: crypto_sign_ed25519_.18 : y_v | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_37 : 1
		StgValue_22 : 2
		tmp : 1
		t_addr : 2
		StgValue_25 : 3
	State 3
		exitcond2 : 1
		i_39 : 1
		StgValue_32 : 2
		tmp_s : 1
		x_v_addr : 2
		x_v_load : 3
	State 4
	State 5
		exitcond1 : 1
		j_1 : 1
		StgValue_43 : 2
		tmp_765 : 1
		y_v_addr : 2
		y_v_load : 3
		tmp_767 : 1
	State 6
		tmp_766 : 1
		t_addr_11 : 1
		t_load_3 : 2
	State 7
		tmp_769 : 1
		StgValue_56 : 2
	State 8
		exitcond : 1
		StgValue_61 : 2
		tmp_763 : 1
		t_addr_10 : 2
		t_load_2 : 3
		t_load : 1
	State 9
		t_addr_9 : 1
		t_load_1 : 2
	State 10
		tmp_764 : 1
		StgValue_77 : 2
	State 11
		StgValue_81 : 1
	State 12
		exitcond1_i : 1
		rep : 1
		StgValue_88 : 2
	State 13
		tmp_770 : 1
		tmp_757 : 1
		t_20_cast : 2
		tmp_i_cast : 2
		StgValue_97 : 3
		t_5 : 3
		t_18_cast6 : 4
		tmp_i : 5
		StgValue_102 : 6
	State 14
		exitcond_i : 1
		i_42 : 1
		StgValue_108 : 2
		tmp_755_i : 1
		r_v_addr_11 : 2
		r_v_load_8 : 3
		tmp_756_i : 2
		r_v_addr_12 : 3
		r_v_load_9 : 4
	State 15
		tmp_771 : 1
		t_s : 1
		t_6 : 2
		tmp_757_i : 3
		StgValue_122 : 4
		tmp_758_i_cast : 2
		StgValue_124 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |      i_37_fu_248      |    0    |    0    |    15   |
|          |      i_39_fu_265      |    0    |    0    |    15   |
|          |       j_1_fu_282      |    0    |    0    |    15   |
|          |     tmp_767_fu_293    |    0    |    0    |    15   |
|    add   |     tmp_769_fu_308    |    0    |    0    |    39   |
|          |      i_41_fu_336      |    0    |    0    |    15   |
|          |     tmp_764_fu_347    |    0    |    0    |    39   |
|          |       rep_fu_360      |    0    |    0    |    9    |
|          |      i_42_fu_395      |    0    |    0    |    15   |
|          |    tmp_757_i_fu_429   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    mul   |     tmp_766_fu_299    |    3    |    0    |    20   |
|          |     tmp2_i_fu_342     |    3    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond3_fu_242   |    0    |    0    |    3    |
|          |    exitcond2_fu_259   |    0    |    0    |    3    |
|   icmp   |    exitcond1_fu_276   |    0    |    0    |    3    |
|          |    exitcond_fu_314    |    0    |    0    |    3    |
|          |   exitcond1_i_fu_354  |    0    |    0    |    1    |
|          |   exitcond_i_fu_389   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |     tmp_761_fu_325    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_441      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_254      |    0    |    0    |    0    |
|          |      tmp_s_fu_271     |    0    |    0    |    0    |
|          |     tmp_765_fu_288    |    0    |    0    |    0    |
|          |     tmp_768_fu_304    |    0    |    0    |    0    |
|          |     tmp_763_fu_320    |    0    |    0    |    0    |
|   zext   |     tmp_762_fu_331    |    0    |    0    |    0    |
|          |    t_20_cast_fu_380   |    0    |    0    |    0    |
|          |   tmp_i_cast_fu_384   |    0    |    0    |    0    |
|          |    tmp_755_i_fu_401   |    0    |    0    |    0    |
|          |    tmp_756_i_fu_406   |    0    |    0    |    0    |
|          |       t_6_fu_425      |    0    |    0    |    0    |
|          | tmp_758_i_cast_fu_436 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_770_fu_366    |    0    |    0    |    0    |
|          |     tmp_771_fu_411    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_757_fu_370    |    0    |    0    |    0    |
|          |       t_s_fu_415      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    7    |    0    |   277   |
|----------|-----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_185    |    6   |
|    i_2_reg_208    |    6   |
|    i_37_reg_453   |    6   |
|    i_39_reg_461   |    6   |
|    i_41_reg_532   |    6   |
|    i_42_reg_560   |    5   |
|    i_i_reg_231    |    5   |
|     i_reg_174     |    6   |
|    j_1_reg_479    |    6   |
|     j_reg_197     |    6   |
|r_v_addr_10_reg_543|    5   |
|r_v_addr_11_reg_565|    5   |
|r_v_addr_12_reg_571|    5   |
|  r_v_addr_reg_537 |    5   |
|   rep_i_reg_220   |    2   |
|    rep_reg_552    |    2   |
| t_addr_10_reg_507 |    6   |
| t_addr_11_reg_499 |    6   |
|  t_addr_8_reg_512 |    6   |
|  t_addr_9_reg_522 |    6   |
|  t_load_2_reg_527 |   32   |
|  tmp_762_reg_517  |   64   |
|  tmp_766_reg_494  |   32   |
|  tmp_767_reg_489  |    6   |
|  x_v_addr_reg_466 |    5   |
|  x_v_load_reg_471 |   32   |
|  y_v_addr_reg_484 |    5   |
+-------------------+--------+
|       Total       |   282  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_66 |  p0  |   9  |   6  |   54   ||    44   |
|  grp_access_fu_66 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_91 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_132 |  p0  |   7  |   5  |   35   ||    38   |
| grp_access_fu_132 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_132 |  p3  |   5  |   5  |   25   ||    27   |
| grp_access_fu_132 |  p4  |   2  |  32  |   64   ||    9    |
|    i_1_reg_185    |  p0  |   2  |   6  |   12   ||    9    |
|    i_2_reg_208    |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   414  || 6.96015 ||   184   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |    0   |   277  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   184  |
|  Register |    -   |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    7   |    6   |   282  |   461  |
+-----------+--------+--------+--------+--------+--------+
