// Seed: 2152617434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  assign id_2[1] = id_3;
endmodule
module module_1 (
    input wire id_0
);
  initial begin
    id_2 <= id_0 !== 1;
  end
  assign id_3[1'b0] = 1;
  wire id_4;
  module_0(
      id_4, id_3, id_4, id_4, id_4, id_4, id_4
  );
endmodule
