

================================================================
== Vitis HLS Report for 'interleave_manual_seq'
================================================================
* Date:           Sun Jun  9 03:22:26 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morgb
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.525 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   409604|  1228804|  4.096 ms|  12.288 ms|  409605|  1228805|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                |                                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_interleave_manual_seq_Pipeline_WRITE_fu_80  |interleave_manual_seq_Pipeline_WRITE  |   409602|   409602|   4.096 ms|   4.096 ms|   409602|   409602|       no|
        |grp_interleave_manual_seq_Pipeline_LOAD_fu_92   |interleave_manual_seq_Pipeline_LOAD   |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     185|     404|    0|
|Memory           |      600|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     146|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      600|     0|     219|     552|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       96|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |control_s_axi_U                                 |control_s_axi                         |        0|   0|  50|   44|    0|
    |grp_interleave_manual_seq_Pipeline_LOAD_fu_92   |interleave_manual_seq_Pipeline_LOAD   |        0|   0|  94|  244|    0|
    |grp_interleave_manual_seq_Pipeline_WRITE_fu_80  |interleave_manual_seq_Pipeline_WRITE  |        0|   0|  41|  116|    0|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |Total                                           |                                      |        0|   0| 185|  404|    0|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |x_x0_V_U  |x_x0_V_RAM_1P_BRAM_1R1W  |      200|  0|   0|    0|  409600|    8|     1|      3276800|
    |x_x1_V_U  |x_x0_V_RAM_1P_BRAM_1R1W  |      200|  0|   0|    0|  409600|    8|     1|      3276800|
    |x_x2_V_U  |x_x0_V_RAM_1P_BRAM_1R1W  |      200|  0|   0|    0|  409600|    8|     1|      3276800|
    +----------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total     |                         |      600|  0|   0|    0| 1228800|   24|     3|      9830400|
    +----------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  26|          5|    1|          5|
    |ap_done          |   9|          2|    1|          2|
    |x_x0_V_address0  |  14|          3|   19|         57|
    |x_x0_V_ce0       |  14|          3|    1|          3|
    |x_x0_V_we0       |   9|          2|    1|          2|
    |x_x1_V_address0  |  14|          3|   19|         57|
    |x_x1_V_ce0       |  14|          3|    1|          3|
    |x_x1_V_we0       |   9|          2|    1|          2|
    |x_x2_V_address0  |  14|          3|   19|         57|
    |x_x2_V_ce0       |  14|          3|    1|          3|
    |x_x2_V_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 146|         31|   65|        193|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   4|   0|    4|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_rst_n_inv                                                       |   1|   0|    1|          0|
    |ap_rst_reg_1                                                       |   1|   0|    1|          0|
    |ap_rst_reg_2                                                       |   1|   0|    1|          0|
    |grp_interleave_manual_seq_Pipeline_LOAD_fu_92_ap_start_reg         |   1|   0|    1|          0|
    |grp_interleave_manual_seq_Pipeline_WRITE_fu_80_ap_start_reg        |   1|   0|    1|          0|
    |guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x  |   1|   0|    1|          0|
    |x_idx_V                                                            |  21|   0|   21|          0|
    |x_sel_V                                                            |   2|   0|    2|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  34|   0|   34|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  interleave_manual_seq|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  interleave_manual_seq|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  interleave_manual_seq|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  interleave_manual_seq|  return value|
|x_in_Addr_A            |  out|   32|           bram|                   x_in|         array|
|x_in_EN_A              |  out|    1|           bram|                   x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|                   x_in|         array|
|x_in_Din_A             |  out|    8|           bram|                   x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|                   x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|                   x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|                   x_in|         array|
|y_Addr_A               |  out|   32|           bram|                      y|         array|
|y_EN_A                 |  out|    1|           bram|                      y|         array|
|y_WEN_A                |  out|    1|           bram|                      y|         array|
|y_Din_A                |  out|    8|           bram|                      y|         array|
|y_Dout_A               |   in|    8|           bram|                      y|         array|
|y_Clk_A                |  out|    1|           bram|                      y|         array|
|y_Rst_A                |  out|    1|           bram|                      y|         array|
+-----------------------+-----+-----+---------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 4 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 5 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 't_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'x_idx_V_new_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'x_idx_V_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %y"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load = load i1 %guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x"   --->   Operation 19 'load' 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 20 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load, void %codeRepl, void %._crit_edge" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 22 'specmemcore' 'specmemcore_ln14' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 23 'specmemcore' 'specmemcore_ln14' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 24 'specmemcore' 'specmemcore_ln14' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 27 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 28 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 29 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i21 %x_idx_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 30 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i2 %x_sel_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 31 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %load_read, void %.preheader.preheader, void %codeRepl3" [../../src/interleave_manual_seq.cpp:18]   --->   Operation 32 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_seq_Pipeline_WRITE, i8 %y, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!load_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_sel_V_load = load i2 %x_sel_V" [../../src/./write_mem_seq.hpp:26]   --->   Operation 34 'load' 'x_sel_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_idx_V_load = load i21 %x_idx_V"   --->   Operation 35 'load' 'x_idx_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.47ns)   --->   "%call_ln587 = call void @interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i2 %x_sel_V_load, i8 %x_in, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i2 %t_V_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 36 'call' 'call_ln587' <Predicate = (load_read)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_seq_Pipeline_WRITE, i8 %y, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 1.06>
ST_3 : Operation 39 [1/2] (1.06ns)   --->   "%call_ln587 = call void @interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i2 %x_sel_V_load, i8 %x_in, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i2 %t_V_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 39 'call' 'call_ln587' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc_load = load i1 %x_idx_V_flag_0_loc"   --->   Operation 40 'load' 'x_idx_V_flag_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc_load = load i21 %x_idx_V_new_0_loc"   --->   Operation 41 'load' 'x_idx_V_new_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_V_loc_load = load i2 %t_V_loc"   --->   Operation 42 'load' 't_V_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln26 = store i2 %t_V_loc_load, i2 %x_sel_V" [../../src/./write_mem_seq.hpp:26]   --->   Operation 43 'store' 'store_ln26' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %x_idx_V_flag_0_loc_load, void %.loopexit.loopexit.new, void %mergeST"   --->   Operation 44 'br' 'br_ln0' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln885 = store i21 %x_idx_V_new_0_loc_load, i21 %x_idx_V"   --->   Operation 45 'store' 'store_ln885' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.loopexit.new"   --->   Operation 46 'br' 'br_ln0' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.loopexit" [../../src/interleave_manual_seq.cpp:29]   --->   Operation 47 'br' 'br_ln29' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [../../src/interleave_manual_seq.cpp:29]   --->   Operation 48 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_x0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ x_sel_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
load_read                                                              (read         ) [ 01111]
t_V_loc                                                                (alloca       ) [ 01111]
x_idx_V_new_0_loc                                                      (alloca       ) [ 01111]
x_idx_V_flag_0_loc                                                     (alloca       ) [ 01111]
spectopmodule_ln0                                                      (spectopmodule) [ 00000]
specinterface_ln0                                                      (specinterface) [ 00000]
specinterface_ln0                                                      (specinterface) [ 00000]
specbitsmap_ln0                                                        (specbitsmap  ) [ 00000]
specinterface_ln0                                                      (specinterface) [ 00000]
specbitsmap_ln0                                                        (specbitsmap  ) [ 00000]
specbitsmap_ln0                                                        (specbitsmap  ) [ 00000]
specinterface_ln0                                                      (specinterface) [ 00000]
specinterface_ln0                                                      (specinterface) [ 00000]
specinterface_ln0                                                      (specinterface) [ 00000]
guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load (load         ) [ 01000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
br_ln14                                                                (br           ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
store_ln0                                                              (store        ) [ 00000]
br_ln0                                                                 (br           ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
specmemcore_ln14                                                       (specmemcore  ) [ 00000]
br_ln18                                                                (br           ) [ 00000]
x_sel_V_load                                                           (load         ) [ 00010]
x_idx_V_load                                                           (load         ) [ 00010]
call_ln0                                                               (call         ) [ 00000]
br_ln0                                                                 (br           ) [ 00000]
call_ln587                                                             (call         ) [ 00000]
x_idx_V_flag_0_loc_load                                                (load         ) [ 00001]
x_idx_V_new_0_loc_load                                                 (load         ) [ 00000]
t_V_loc_load                                                           (load         ) [ 00000]
store_ln26                                                             (store        ) [ 00000]
br_ln0                                                                 (br           ) [ 00000]
store_ln885                                                            (store        ) [ 00000]
br_ln0                                                                 (br           ) [ 00000]
br_ln29                                                                (br           ) [ 00000]
ret_ln29                                                               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_sel_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_idx_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interleave_manual_seq_Pipeline_WRITE"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interleave_manual_seq_Pipeline_LOAD"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="t_V_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_idx_V_new_0_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_new_0_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_idx_V_flag_0_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_flag_0_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_interleave_manual_seq_Pipeline_WRITE_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="8" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_interleave_manual_seq_Pipeline_LOAD_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="21" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="21" slack="0"/>
<pin id="99" dir="0" index="6" bw="2" slack="0"/>
<pin id="100" dir="0" index="7" bw="8" slack="0"/>
<pin id="101" dir="0" index="8" bw="8" slack="0"/>
<pin id="102" dir="0" index="9" bw="8" slack="0"/>
<pin id="103" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln587/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="x_sel_V_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_sel_V_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_idx_V_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="21" slack="0"/>
<pin id="126" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_idx_V_flag_0_loc_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="2"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_loc_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_idx_V_new_0_loc_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="2"/>
<pin id="134" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_loc_load/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="t_V_loc_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="2"/>
<pin id="137" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_loc_load/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln26_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln885_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="21" slack="0"/>
<pin id="146" dir="0" index="1" bw="21" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="load_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="2"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="load_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="t_V_loc_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t_V_loc "/>
</bind>
</comp>

<comp id="160" class="1005" name="x_idx_V_new_0_loc_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="21" slack="0"/>
<pin id="162" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_new_0_loc "/>
</bind>
</comp>

<comp id="166" class="1005" name="x_idx_V_flag_0_loc_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_flag_0_loc "/>
</bind>
</comp>

<comp id="175" class="1005" name="x_sel_V_load_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_sel_V_load "/>
</bind>
</comp>

<comp id="180" class="1005" name="x_idx_V_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="21" slack="1"/>
<pin id="182" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_idx_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="132" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="74" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="62" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="92" pin=6"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="163"><net_src comp="66" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="169"><net_src comp="70" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="178"><net_src comp="119" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="183"><net_src comp="124" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {1 2 }
	Port: guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x | {1 }
	Port: x_x0_V | {1 3 }
	Port: x_x1_V | {1 3 }
	Port: x_x2_V | {1 3 }
	Port: x_sel_V | {4 }
	Port: x_idx_V | {4 }
 - Input state : 
	Port: interleave_manual_seq : x_in | {1 3 }
	Port: interleave_manual_seq : load | {1 }
	Port: interleave_manual_seq : guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x | {1 }
	Port: interleave_manual_seq : x_x0_V | {1 2 }
	Port: interleave_manual_seq : x_x1_V | {1 2 }
	Port: interleave_manual_seq : x_x2_V | {1 2 }
	Port: interleave_manual_seq : x_sel_V | {1 }
	Port: interleave_manual_seq : x_idx_V | {1 }
  - Chain level:
	State 1
		br_ln14 : 1
		call_ln587 : 1
	State 2
	State 3
	State 4
		store_ln26 : 1
		br_ln0 : 1
		store_ln885 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   call   | grp_interleave_manual_seq_Pipeline_WRITE_fu_80 |  1.281  |   140   |   105   |
|          |  grp_interleave_manual_seq_Pipeline_LOAD_fu_92 |  0.427  |   111   |   156   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |              load_read_read_fu_74              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  1.708  |   251   |   261   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|x_x0_V|   200  |    0   |    0   |
|x_x1_V|   200  |    0   |    0   |
|x_x2_V|   200  |    0   |    0   |
+------+--------+--------+--------+
| Total|   600  |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     load_read_reg_150    |    1   |
|      t_V_loc_reg_154     |    2   |
|x_idx_V_flag_0_loc_reg_166|    1   |
|   x_idx_V_load_reg_180   |   21   |
| x_idx_V_new_0_loc_reg_160|   21   |
|   x_sel_V_load_reg_175   |    2   |
+--------------------------+--------+
|           Total          |   48   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_interleave_manual_seq_Pipeline_LOAD_fu_92 |  p1  |   2  |  21  |   42   ||    9    |
| grp_interleave_manual_seq_Pipeline_LOAD_fu_92 |  p2  |   2  |   2  |    4   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   46   ||  0.854  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   251  |   261  |
|   Memory  |   600  |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   600  |    2   |   299  |   279  |
+-----------+--------+--------+--------+--------+
