{
 "session": {
  "name": "v++_link_table_serch",
  "uuid": "545ae5e1-0d6e-4e6d-867a-e36e366dd05d",
  "description": "v++  -l -t hw_emu --config ../../src/u200.cfg ./table_serch.xo -o table_serch.xclbin ",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/reports/link/v++_link_table_serch_guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/v++_link_table_serch_guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": [
   {
    "fileName": "../../src/u200.cfg",
    "contents": "platform=xilinx_u200_xdma_201830_2\ndebug=1\nsave-temps=1\n\n# カーネルへのインスタンス数とSLR（Super Logic Region）の配置調整\n[connectivity]\n# カーネルのインスタンス数指定\n# カーネルに指定した数のCUがインスタンシエートされる\nnk=table_serch:1:table_serch_1\n\n# 各インスタンスのDRAM接続を指定\n# カーネルインターフェースのプラットフォーム内のシステムポートへの割り当て\n# カーネルポートを特定のメモリリソースにマップする\nsp=table_serch_1.query:PLRAM[0]\nsp=table_serch_1.FP_DB:DDR[0]\nsp=table_serch_1.hash_table:DDR[1]\nsp=table_serch_1.hash_table_pointer:DDR[2]\nsp=table_serch_1.judge_temp:PLRAM[1]\n[profile]\ndata=all:all:all\n"
   }
  ]
 },
 "violation_count": 0,
 "waived_count": 0,
 "affirmation_count": 1,
 "affirmations": {
  "hashmap": {
   "1": {
    "id": 1,
    "rule_key": "SYSLINK-1",
    "examples": {
     "uri": []
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Created top level block diagram design dr.bd.tcl",
     "args": {
      "arg": [
       {
        "string_val": "dr.bd.tcl"
       }
      ]
     }
    },
    "categories": {},
    "extended_categories": {},
    "group": ""
   }
  }
 },
 "specs_affirmed": {
  "hashmap": {
   "SYSLINK-1": {
    "key": "SYSLINK-1",
    "full_name": "system_link Top Level BD Creation",
    "owner": "system_link",
    "raw_msg": "Created top level block diagram design %STR",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {},
    "resolution_msg": "",
    "severity": "SEV_FATAL",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {},
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 }
}

