set CURRENT_PATH                  "OLD_CURRENT_PATH" ; 

source -echo -verbose ${CURRENT_PATH}/Synthesis/DC/setup/dc_setup.tcl

#################################################################################
# Design Compiler Reference Methodology Script for Top-Down Flow
# Script: dc.tcl
# Version: Q-2019.12  
# Copyright (C) 2007-2019 Synopsys, Inc. All rights reserved.
#################################################################################

# Note: UPF mode is on by default from Design Compiler B-2008.09 version
if {![shell_is_in_upf_mode]} {
  puts "RM-Error: dc_shell must be run in UPF Mode for MV UPF support."
  exit 1
}

# Design Compiler must be run in topographical mode for SPG flow support
# SPG also requires a license for Design Compiler Graphical
if {![shell_is_in_topographical_mode]} {
  puts "RM-Error: dc_shell must be run in topographical mode for SPG support."
  exit 1
}

#################################################################################
# Additional Variables
#
# Add any additional variables needed for your flow here.
#################################################################################


################################################################################
# You can enable inference of multibit registers from the buses defined in the RTL.
# The replacement of single-bit cells with multibit library cells occurs during execution 
# of the compile_ultra command. This variable has to be set before reading the RTL
#
# set_app_var hdlin_infer_multibit default_all
#################################################################################

if { $OPTIMIZATION_FLOW == "hplp"} {
 set_app_var hdlin_infer_multibit default_all
}

# Enable the insertion of level-shifters on clock nets for a multivoltage flow
set_app_var auto_insert_level_shifters_on_clocks all

# Enable the support of via resistance for RC estimation to improve the timing 
# correlation with IC Compiler
set_app_var spg_enable_via_resistance_support true

if {[file exists [which ${LIBRARY_DONT_USE_PRE_COMPILE_LIST}]]} {
  puts "RM-Info: Sourcing script file [which ${LIBRARY_DONT_USE_PRE_COMPILE_LIST}]\n"
  source -echo -verbose $LIBRARY_DONT_USE_PRE_COMPILE_LIST
}

#################################################################################
# Setup for Formality Verification
#################################################################################

# In the event of an inconclusive (or hard) verification, we recommend using
# the set_verification_priority commands provided from the analyze_points command
# in Formality. The set_verification_priority commands target specific
# operators to reduce verification complexity while minimizing QoR impact.
# The set_verification_priority commands should be applied after the design
# is read and elaborated.

# For designs that don't have tight QoR constraints and don't have register retiming,
# you can use the following variable to enable the highest productivity single pass flow.
# This flow modifies the optimizations to make verification easier.
# This variable setting should be applied prior to reading in the RTL for the design.

# set_app_var simplified_verification_mode true

# For more information about facilitating formal verification in the flow, refer
# to the following SolvNet article:
# "Resolving Inconclusive and Hard Verifications in Design Compiler"
# https://solvnet.synopsys.com/retrieve/033140.html

# Define the verification setup file for Formality
set_svf ${RESULTS_DIR}/${DCRM_SVF_OUTPUT_FILE}

#################################################################################
# Setup SAIF Name Mapping Database
#
# Include an RTL SAIF for better power optimization and analysis.
#
# saif_map should be issued prior to RTL elaboration to create a name mapping
# database for better annotation.
################################################################################

saif_map -start

#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################

define_design_lib WORK -path ./WORK

###The following variable helps verification when there are differences between DC and FM while inferring logical hierarchies 
set_app_var hdlin_enable_hier_map true


analyze -format sverilog ${RTL_SOURCE_FILES}
elaborate ${DESIGN_NAME}

set_verification_top

set compile_seqmap_propagate_constants false
set compile_enable_register_merging false
#set_register_merging u_systolic_pe_array FALSE
set compile_delete_unloaded_sequential_cells false 

# OR

# You can read an elaborated design from the same release.
# Using an elaborated design from an older release will not give the best results.

# read_ddc ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
write -hierarchy -format ddc -output ${RESULTS_DIR}/${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}

#################################################################################
# sets the multibit_mode attribute
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
  # Enable mapping to multibit only if the timing is not degraded.Adjust the critical Range as required by the design.
    set_multibit_options -mode timing_only -critical_range 0.1
}

#################################################################################
# Reports pre-synthesis congestion analysis.
#################################################################################
if { $OPTIMIZATION_FLOW == "hc"} {
  #Analyze the RTL constructs which may lead to congestion
  analyze_rtl_congestion > ${REPORTS_DIR}/${DCRM_ANALYZE_RTL_CONGESTION_REPORT_FILE}
}

# #################################################################################
# # Load UPF MV Setup
# #
# # golden.upf, a UPF template file, can be used as a reference to develop a UPF-based
# # low power intent file.
# #
# # You can also use Visual UPF in Design Vision to generate a UPF template for
# # your design. To open the Visual UPF dialog box, choose Power > Visual UPF.
# # For information about Visual UPF, see the Power Compiler User Guide.
# #
# # If the UPF file cannot be loaded, do not proceed with the flow.
# # The UPF file is required to continue successfully.
# #
# # Note: load_upf does not support the $search_path variable.
# #       Include the relative or absolute path to the UPF file.
# #
# #################################################################################

# # Exit immediately if the UPF file is not found
# if {![load_upf -strict_check true ${DCRM_MV_UPF_INPUT_FILE}]} {
#   puts "RM-Error: Unable to load UPF file ${DCRM_MV_UPF_INPUT_FILE}"
#   exit 1
# }

#################################################################################
# Apply Logical Design Constraints
#################################################################################

# You can use either SDC file ${DCRM_SDC_INPUT_FILE} or Tcl file 
# ${DCRM_CONSTRAINTS_INPUT_FILE} to constrain your design.
if {[file exists [which ${DCRM_SDC_INPUT_FILE}]]} {
  puts "RM-Info: Reading SDC file [which ${DCRM_SDC_INPUT_FILE}]\n"
  read_sdc ${DCRM_SDC_INPUT_FILE}
}
if {[file exists [which ${DCRM_CONSTRAINTS_INPUT_FILE}]]} {
  puts "RM-Info: Sourcing script file [which ${DCRM_CONSTRAINTS_INPUT_FILE}]\n"
  source -echo -verbose ${DCRM_CONSTRAINTS_INPUT_FILE}
}

# You can enable analysis and optimization for multiple clocks per register.
# To use this, you must constrain to remove false interactions between mutually exclusive
# clocks.  This is needed to prevent unnecessary analysis that can result in
# a significant runtime increase with this feature enabled.
#
# set_clock_groups -physically_exclusive | -logically_exclusive | -asynchronous \
#                  -group {CLKA, CLKB} -group {CLKC, CLKD} 
#
# set_app_var timing_enable_multiple_clocks_per_reg true

#################################################################################
# Apply The Operating Conditions
#################################################################################

# Set operating condition on top level

# set_operating_conditions -max <max_opcond> -min <min_opcond>

# #################################################################################
# # Define Operating Voltages on Power Nets
# #################################################################################

# # Important Note: set_related_supply net settings should now be included in the
# #                 RTL UPF otherwise Formality verification will fail.

# # Create a file with the "set_voltage" commands for your design.

# # Example: set_voltage 1.08 -object_list [list TOP.primary.power LEON3_p0.primary.power]  

# if {[file exists [which ${DCRM_MV_SET_VOLTAGE_INPUT_FILE}]]} {
#   puts "RM-Info: Sourcing script file [which ${DCRM_MV_SET_VOLTAGE_INPUT_FILE}]\n"
#   source -echo -verbose ${DCRM_MV_SET_VOLTAGE_INPUT_FILE}
# }

# # set_voltage commands will be written out in SDC version 1.8 and might
# # be defined as a part of the SDC for your design.

# # Check and exit if any supply nets are missing a defined voltage.
# if {![check_mv_design -power_nets]} {
#   puts "RM-Error: One or more supply nets are missing a defined voltage.  Use the set_voltage command to set the appropriate voltage upon the supply."
#   puts "This script will now exit."
#   exit 1
# }

#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################

set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
group_path -name REGOUT -to [all_outputs] 
group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}] 
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]

#################################################################################
# Power Optimization Section
#################################################################################

    #############################################################################
    # Clock Gating Setup
    #############################################################################

    # If your design has instantiated clock gates, you should use identify_clock_gating
    # command to identify and the report_clock_gating -multi_stage to report them.

    # identify_clock_gating
    # report_clock_gating -multi_stage -nosplit > ${REPORTS_DIR}/${DCRM_INSTANTIATE_CLOCK_GATES_REPORT}

    # If you do not want clock-gating to optimize your user instantiated
    # clock-gating cells, you should set the pwr_preserve_cg attribute upon
    # those clock-gating cells.

    # set_preserve_clock_gate [all_clock_gates]

    # Default clock_gating_style suits most designs.  Change only if necessary.
    # set_clock_gating_style -positive_edge_logic {integrated} -negative_edge_logic {integrated} -control_point before ...   

    # Clock gate insertion is now performed during compile_ultra -gate_clock
    # so insert_clock_gating is no longer recommended at this step.

    # The following setting can be used to enable global clock gating.
    # With global clock gating, common enables are extracted across hierarchies
    # which results in fewer redundant clock gates. 

    # set compile_clock_gating_through_hierarchy true 

    # For better timing optimization of enable logic, clock latency for 
    # clock gating cells can be optionally specified.

    # set_clock_gate_latency -clock <clock_name> -stage <stage_num> \
    #         -fanout_latency {fanout_range1 latency_val1 fanout_range2 latency_val2 ...}

    # You can use "set_self_gating_options" command to specify self-gating 
    # options when -self_gating option is used in addition to -gate_clock 
    # option at the compile_ultra command. To inserts self-gate on clock-gated
    # registers, uncomment the following line:
    # set_self_gating_options -interaction_with_clock_gating insert

    # To improve enable timing in high performance designs, physically aware clock gating 
    # is available in Design Compiler topographical for Synopsys Physical Guidance (SPG) 
    # flow. This flow works best with a corresponding IC Compiler  SPG flow. To enable 
    # physically aware clock gating in Design Compiler Graphical, uncomment the 
    # following setting:

    # set_app_var power_cg_physically_aware_cg true
    
    #############################################################################
    # Power Optimization Setup
    #############################################################################

    # Include a SAIF file, if possible, for dynamic power scenario.  If a SAIF file
    # is not provided, the default switching activity values will be used on input port for propagating 
    # switching activity.

    # read_saif -auto_map_names -input ${DESIGN_NAME}.saif -instance < DESIGN_INSTANCE > -verbose
    # If a SAIF file is not available and a PrimePower mapping file is still
    # needed for the design, you can manually update the saif_map database.
    ## Create a collection of registers in the design

    # set power_keep_license_after_power_commands true 
    # set track_reg [filter_collection [remove_from_collection [all_registers] [all_macro_cells]] "ff_edge_sense!=0"]; 
    #foreach map_reg $track_reg { 
    # set RTL_NAME [regsub {_reg} $map_reg {}] 
    # saif_map -add_name $RTL_NAME $map_reg 
    #}

    set power_keep_license_after_power_commands false
    #unset track_reg

    if {[shell_is_in_topographical_mode]} {
      # For multi-Vth design, replace the following to set the threshold voltage groups in the libraries.

      # set_attribute <my_hvt_lib> default_threshold_voltage_group HVT -type string
      # set_attribute <my_lvt_lib> default_threshold_voltage_group LVT -type string
    }

    # Starting in J-2014.09, leakage optimization is the default flow and is always enabled.

    if {[shell_is_in_topographical_mode]} {
      # Use the following command to enable power prediction using clock tree estimation.

      # set_power_prediction true -ct_references <LIB CELL LIST>
    }
 
# if {[shell_is_in_topographical_mode]} {

#   ##################################################################################
#   # Apply Physical Design Constraints
#   #
#   # Optional: Floorplan information can be read in here if available.
#   # This is highly recommended for irregular floorplans.
#   #
#   # Floorplan constraints can be provided from one of the following sources:
#   # * extract_physical_constraints with a DEF file
#   #	* read_floorplan with a floorplan file (written by write_floorplan)
#   #	* User generated Tcl physical constraints
#   #
#   ##################################################################################

#   # Specify ignored layers for routing to improve correlation
#   # Use the same ignored layers that will be used during place and route

#   if { ${MIN_ROUTING_LAYER} != ""} {
#     set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER}
#   }
#   if { ${MAX_ROUTING_LAYER} != ""} {
#     set_ignored_layers -max_routing_layer ${MAX_ROUTING_LAYER}
#   }

#   report_ignored_layers

#   # If the macro names change after mapping and writing out the design due to
#   # ungrouping or Verilog change_names renaming, it may be necessary to translate 
#   # the names to correspond to the cell names that exist before compile.

#   # During DEF constraint extraction, extract_physical_constraints automatically
#   # matches DEF names back to precompile names in memory using standard matching rules.
#   # read_floorplan will also automatically perform this name matching.

#   # Modify set_query_rules if other characters are used for hierarchy separators
#   # or bus names. 

#   # set_query_rules  -hierarchical_separators {/ _ .} \
#   #                  -bus_name_notations {[] __ ()}   \
#   #                  -class {cell pin port net}       \
#   #                  -wildcard                        \
#   #                  -regsub_cumulative               \
#   #                  -show

#   ## For DEF floorplan input

#   # The DEF file for Design Compiler Topographical can be written from IC Compiler using the following 
#   # recommended options:
#   # icc_shell> write_def -version 5.7 -rows_tracks_gcells -fixed -pins -blockages -specialnets \
#   #                      -vias -regions_groups -verbose -output ${DCRM_DCT_DEF_INPUT_FILE}

#   if {[file exists [which ${DCRM_DCT_DEF_INPUT_FILE}]]} {
#     # If you have physical only cells as a part of your floorplan DEF file, you can use
#     # the -allow_physical_cells option with extract_physical_constraints to include
#     # the physical only cells as a part of the floorplan in Design Compiler to improve correlation.
#     #
#     # Note: With -allow_physical_cells, new logical cells in the DEF file
#     #       that have a fixed location will also be added to the design in memory.
#     #       See the extract_physical_constraints manpage for more information about
#     #       identifying the cells added to the design when using -allow_physical_cells.
  
#     # extract_physical_constraints -allow_physical_cells ${DCRM_DCT_DEF_INPUT_FILE}

#     puts "RM-Info: Reading in DEF file [which ${DCRM_DCT_DEF_INPUT_FILE}]\n"
#     if { $OPTIMIZATION_FLOW == "hplp"} {
# 	extract_physical_constraints -allow_physical_cells ${DCRM_DCT_DEF_INPUT_FILE}  
#     } else {
# 	extract_physical_constraints ${DCRM_DCT_DEF_INPUT_FILE}
#     }
#   }
  
#   # OR

#   ## For floorplan file input

#   # The floorplan file for Design Compiler Topographical can be written from IC Compiler using the following 
#   # recommended options:
#   # Note: IC Compiler requires the use of -placement {terminal} with -create_terminal beginning in the
#   #       D-2010.03-SP1 release.
#   # icc_shell> write_floorplan -placement {io terminal hard_macro soft_macro} -create_terminal \
#   #                            -row -create_bound -preroute -track ${DCRM_DCT_FLOORPLAN_INPUT_FILE}

#   # Read in the secondary floorplan file, previously written by write_floorplan in Design Compiler,
#   # to restore physical-only objects back to the design, before reading the main floorplan file.

#   if {[file exists [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}.objects]]} {
#     puts "RM-Info: Reading in secondary floorplan file [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}.objects]\n"
#     read_floorplan ${DCRM_DCT_FLOORPLAN_INPUT_FILE}.objects
#   }

#   if {[file exists [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}]]} {
#     puts "RM-Info: Reading in floorplan file [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}]\n"
#     read_floorplan ${DCRM_DCT_FLOORPLAN_INPUT_FILE}
#   }

#   # OR

#   ## For Tcl file input

#   # For Tcl constraints, the name matching feature must be explicitly enabled
#   # and will also use the set_query_rules setttings. This should be turned off
#   # after the constraint read in order to minimize runtime.

#   if {[file exists [which ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}]]} {
#     set_app_var enable_rule_based_query true
#     puts "RM-Info: Sourcing script file [which ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}]\n"
#     source -echo -verbose ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}
#     set_app_var enable_rule_based_query false 
#   }


#     ###################################################################################
#     # For multivoltage multisupply designs, if your floor plan includes voltage
#     # areas, please create the voltage areas corresponding to your power domains.
#     ###################################################################################
    
#     # The following voltage area variables are defined in the common_setup.tcl file
#     # and will also be used by IC Compiler to create the same voltage areas at the top-level.

#     # Use as few or as many of the following as needed by your design.
#     # create_voltage_area -coordinate ${VA1_COORDINATES} -power_domain ${PD1}
#     # create_voltage_area -coordinate ${VA2_COORDINATES} -power_domain ${PD2}
#     # create_voltage_area -coordinate ${VA3_COORDINATES} -power_domain ${PD3}
#     # create_voltage_area -coordinate ${VA4_COORDINATES} -power_domain ${PD4}

#     # Note: If you are reading in a floorplan using read_floorplan, the floorplan
#     #       Tcl file may already contain the create_voltage_area commands.

#     # The following write_floorplan command will write out the Tcl commands to
#     # create the voltage areas for the design.

#     # write_floorplan -no_bound -no_create_boundary -no_placement_blockage \
#     #                 -no_plan_group -no_route_guide ${DESIGN_NAME}.create_voltage_area.tcl

#     if {[file exists [which ${DCRM_MV_DCT_VOLTAGE_AREA_INPUT_FILE}]]} {
#       # Use read_floorplan to also handle files generated by write_floorplan
#       puts "RM-Info: Reading in file [which ${DCRM_MV_DCT_VOLTAGE_AREA_INPUT_FILE}]\n"
#       read_floorplan ${DCRM_MV_DCT_VOLTAGE_AREA_INPUT_FILE}
#     }

#   # Use write_floorplan to save the applied floorplan.

#   # Note: A secondary floorplan file ${DCRM_DCT_FLOORPLAN_OUTPUT_FILE}.objects
#   #       might also be written to capture physical-only objects in the design.
#   #       This file should be read in before reading the main floorplan file.

#   write_floorplan -all ${RESULTS_DIR}/${DCRM_DCT_FLOORPLAN_OUTPUT_FILE}

#   # Verify that all the desired physical constraints have been applied
#   # Add the -pre_route option to include pre-routes in the report
#   report_physical_constraints > ${REPORTS_DIR}/${DCRM_DCT_PHYSICAL_CONSTRAINTS_REPORT}
# }

#################################################################################
# Apply Additional Optimization Constraints
#################################################################################

# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants

#################################################################################
# Save the compile environment snapshot for the Consistency Checker utility.
#
# This utility checks for inconsistent settings between Design Compiler and
# IC Compiler which can contribute to correlation mismatches.
#
# Download this utility from SolvNet.  See the following SolvNet article for
# complete details:
#
# https://solvnet.synopsys.com/retrieve/026366.html
#
# The article is titled: "Using the Consistency Checker to Automatically Compare
# Environment Settings Between Design Compiler and IC Compiler"
#################################################################################

# Uncomment the following to snapshot the environment for the Consistency Checker

# write_environment -consistency -output ${REPORTS_DIR}/${DCRM_CONSISTENCY_CHECK_ENV_FILE}

#################################################################################
# Check for Design Problems 
#################################################################################

# Check the current design for consistency
check_design -summary
check_design > ${REPORTS_DIR}/${DCRM_CHECK_DESIGN_REPORT}

# The analyze_datapath_extraction command can help you to analyze why certain data 
# paths are no extracted, uncomment the following line to report analyisis.

# analyze_datapath_extraction > ${REPORTS_DIR}/${DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT}


#################################################################################
# Multibit Register Reports pre-compile_ultra
#################################################################################

#################################################################################
# Uncomment the next line to verify that the desired bussed registers are grouped as multibit components 
# These multibit components are mapped to multibit registers during compile_ultra
#
# redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_COMPONENTS_REPORT} {report_multibit -hierarchical }
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
    redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_COMPONENTS_REPORT} {report_multibit -hierarchical }
}

#################################################################################
# Compile the Design
#
# Recommended Options:
#
#     -scan
#     -gate_clock (-self_gating)
#     -retime
#     -spg
#
# Use compile_ultra as your starting point. For test-ready compile, include
# the -scan option with the first compile and any subsequent compiles.
#
# Use -gate_clock to insert clock-gating logic during optimization.  This
# is now the recommended methodology for clock gating.
#
# Use -self_gating option in addition to -gate_clock for potentially saving 
# not clock gated will be considered for XOR self gating. 
# additional dynamic power, in topographical mode only. For registers 
# that are already clock gated, the inserted self-gate will be collapsed 
# with the existing clock gate. This behavior can be controlled 
# using the set_self_gating_options command
# XOR self gating should be performed along with clock gating, using -gate_clock
# and -self_gating options. XOR self gates will be inserted only if there is 
# potential power saving without degrading the timing.
# An accurate switching activity annotation either by reading in a saif 
# file or through set_switching_activity command is recommended.
# You can use "set_self_gating_options" command to specify self-gating 
# options.
#
# Use -retime to enable adaptive retiming optimization for further timing benefit.
#
# Use the -spg option to enable Design Compiler Graphical physical guidance flow.
# The physical guidance flow improves QoR, area and timing correlation, and congestion.
# It also improves place_opt runtime in IC Compiler.
#
# Note: In addition to -spg option you can enable the support of via resistance for 
#       RC estimation to improve the timing correlation with IC Compiler by using the 
#       following setting:
#
#       set_app_var spg_enable_via_resistance_support true
#
# You can selectively enable or disable the congestion optimization on parts of 
# the design by using the set_congestion_optimization command.
# This option requires a license for Design Compiler Graphical.
#
# The constant propagation is enabled when boundary optimization is disabled. In 
# order to stop constant propagation you can do the following
#
# set_compile_directives -constant_propagation false <object_list>
#
# Note: Layer optimization is on by default in Design Compiler Graphical, to 
#       improve the the accuracy of certain net delay during optimization.
#       To disable the the automatic layer optimization you can use the 
#       -no_auto_layer_optimization option.
#
#################################################################################
## RM+ Variable and Command Settings before first compile_ultra
#################################################################################
if { $OPTIMIZATION_FLOW == "hplp"} {
    if {[shell_is_in_topographical_mode]} {

	# The following variable, when set to true, runs additional optimizations to improve the timing of  
	# the design at the cost of additional run time.
	set_app_var compile_timing_high_effort false

	# The following variable enables a mode of coarse placement in which cells are not distributed  
	# evenly  across the surface but are allowed to clump together for better QoR     
	set_app_var placer_max_cell_density_threshold 0.75        

  #Set the maximum utilization to 0.9 in congestion options 
   set_congestion_options -max_util 0.90


	# The following variable, when set to true, enables very high effort optimization to fix total negative slack 
	# Setting following variable to true may affect run time
	set_app_var psynopt_tns_high_effort true

	# Use the following variable to enable the physically aware clock gating 
	set_app_var power_cg_physically_aware_cg true
	
	#The following variable helps to reduce the total negative slack of the design
	set_app_var placer_tns_driven true

	# Enable low power placement.  
	# Low power placement affects the placement of cells, pulls them closer together, 
	# on nets with high switching activity to reduce the overall dynamic power of your design.  
        set_app_var compile_enable_total_power_optimization false

        # In MCMM flow use set_scenario_options -dynamic_power true 
	#set_dynamic_optimization true

    }

   if {[shell_is_dcnxt_shell]} {
                             # The following variable, when set to true, runs additional optimizations to improve the timing of  the design at the cost of additional run time, area and power. General recommendation is to enable enhanced timing optimization only after main compile. But for the case when design is having too many timing violations, user can enable below switch before main compile.
                             # set compile_enhanced_tns_optimization
    } 

        # The following variable enables register replication across the hierarchy by creating new ports
	# on the instances of the subdesigns if it is necessary to improve the timing of the design
	set_app_var compile_register_replication_across_hierarchy false
}

if { $OPTIMIZATION_FLOW == "hc"} {
   if {[shell_is_in_topographical_mode]} {

       # This command enables congestion aware Global buffering based on Zroutebased estimation,
       # reducing congestion along narrow channels across macros. Enabling this feature may have 
       # runtime and QOR impact. Enable this variable on macro intensive designs with narrow channels.
       # set_ahfs_options -global_route true


       # With the following variables set, Zroute-based congestion-driven placement is enabled
       # instead of virtual route based estimation. 
       # Enabling this feature may have runtime impact. Enable this for highly congested designs
       # set_app_var placer_congestion_effort medium
       # set_app_var placer_enable_enhanced_router true

       # Enabling the variable can lead to lower congestion for designs that have congestion due to
       # multiplexing logic in the RTL. This variable is supported only in the initial compile step,
       # Not supported in incremental compile.
       set_app_var compile_prefer_mux true
   }
}
if { $OPTIMIZATION_FLOW == "rtm_exp"} {
  if {[shell_is_in_topographical_mode]} {
  
      set_host_options -max_cores 16
      # The following command overrides runtime-intensive user settings with settings designed
      # to improve runtime. Since the run time intensive optimizations are turned off it might 
      # impact QoR. You can use this as an exploration flow when run time is a concern.
      compile_prefer_runtime
  }
}
if {[shell_is_in_topographical_mode]} {

	# The following variable, when set to true, runs additional optimizations to improve the timing of  
	# the design at the cost of additional run time.
	set_app_var compile_timing_high_effort false

if {[shell_is_dcnxt_shell]} {
  #################################################################################
  # Applying Required Settings for High Performance Cores
  #################################################################################
  # Use the set_technology and set_hpc_options command either before compile_ultra 
  # or before compile_ultra -incremental commands to set the core and stage 
  # specific settings for high performance cores. 
  # Refer to the "Applying Required Settings for High Performance Cores "
  # section in the Design Compiler User Guide for details.
  # Note: This is a Design Compiler NXT feature and is not supported in 
  # other flavors of the tool.
  # set_technology -node <n>              
  # set_hpc_options -core <core> -stage compile
  # Any individual settings applied after the set_hpc_options will 
  # override the recommended settings.
 }
}

if {[shell_is_in_topographical_mode]} {
  # Use the "-check_only" option of "compile_ultra" to verify that your
  # libraries and design are complete and that optimization will not fail
  # in topographical mode.  Use the same options as will be used in compile_ultra.

  # compile_ultra -scan -gate_clock -spg -check_only
}

# compile_ultra -scan -gate_clock -spg
# compile_ultra -scan -gate_clock -self_gating -retime -spg
compile_ultra -no_autoungroup 

#################################################################################
# Save Design after First Compile
#################################################################################

write -format ddc -hierarchy -output ${RESULTS_DIR}/${DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE}

if { $OPTIMIZATION_FLOW == "rtm_exp"} {
# Dirty SDC constraints can increase runtime in both update_timing and compile_ultra commands. If update_timing takes longer than expected, you can identify the dirty SDC constraints using the check_timing -sdc_runtime command after loading a mapped netlist.
# check_timing -sdc_runtime
}
if {$OPTIMIZATION_FLOW != "rtm_exp"} {
#################################################################################
# Performing placement aware multibit banking
#################################################################################

#################################################################################
if {[shell_is_in_topographical_mode]} {
       # You can use placement aware multibit banking to group single-bit register cells that are
       # physically near each other into a multibit registers. 
       # This has to be done before DFT insertion in Design Compiler
       # These commands require a Design Compiler Graphical license
       # Please use -wns_threshold option with identify_register_banks command if u want to 
       # exclude specific percentage of timing critical registers from multibit banking
       identify_register_banks -output ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}
       redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_REPORT} {source -echo -verbose ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}}
}
#################################################################################


################################################################################
## RM+ Variable and Command Settings before incremental compile
################################################################################
if { $OPTIMIZATION_FLOW == "hplp" } {
    if {[shell_is_in_topographical_mode]} {
	# You can use placement aware multibit banking to group single-bit register cells that 
	# are physically near each other into a multibit registers
        # Please use -wns_threshold option with identify_register_banks command if u want to 
        # exclude specific percentage of timing critical registers from multibit banking
	identify_register_banks -output \
	    ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}
	source -echo -verbose ${RESULTS_DIR}/${DCRM_MULTIBIT_CREATE_REGISTER_BANK_FILE}
    }
}
# #################################################################################
# # DFT Compiler Optimization Section
# #################################################################################

#     #############################################################################
#     # Verilog Libraries for Test Design Rule Checking
#     #############################################################################

#     # For complex cells that do not have functional models in .lib format,
#     # you can supply a list of TetraMAX-compatible Verilog libraries 
#     # for test design rule checking.
#     # Set the following variable in the dc_setup.tcl file:
    
#     # set_app_var test_simulation_library <list of Verilog library files>

#     #############################################################################
#     # DFT Signal Type Definitions
#     #
#     # These are design-specific settings that should be modified.
#     # The following are only examples and should not be used.
#     #############################################################################

#     # Define all global DFT signals in this section. If you define any Top-down DFT partitions, 
#     # specify DFT signals in the DFT partitions section.
#     # It is recommended that top-level test ports be defined as a part of the
#     # RTL design and included in the netlist for floorplanning.

#     # If you create test ports here and they are not in your floorplan, you should use
#     # create_terminal for these additional test ports for topographical mode synthesis.

#     if {[shell_is_in_topographical_mode]} {
#       # create_terminal -layer "layer_name" -bounding_box {x1 y1 x2 y2} -port ScanPortName ... (repeat for each new test port)
#     }

#     # For multivoltage designs, be sure to also apply set_related_supply_net on
#     # newly created test ports if set_related_supply_net is being used on input or
#     # output ports of the design.

#     # If you are using the internal pins flow, it is recommended to run the
#     # change_names command before set_dft_signal to avoid problems after DFT insertion.
#     # In this case, set_dft_signal pins should be based on pin names after change_names.
#     #   -  Use the "-view existing_dft" for already connected DFT signals which must be 
#     #      understood for the design to pass "dft_drc".
#     #   -  Use the "-view spec" for DFT signals that DFT Compiler will use during
#     #      "insert_dft" when making new scan connections.

#     # change_names -rules verilog -hierarchy

#     # set_dft_signal -view spec -type ScanDataOut -port SO
#     # set_dft_signal -view spec -type ScanDataIn -port SI
#     # set_dft_signal -view spec -type ScanEnable -port SCAN_ENABLE
#     # set_dft_signal -view existing_dft -type ScanClock -port [list CLK] -timing {45 55}
#     # set_dft_signal -view existing_dft -type Reset -port RESET -active 0

#     # For multivoltage designs, don't forget to also set the isolation and
#     # retention register control signals to their inactive state for test mode.
#     # Set "-active_state" to the inactive value for these signals.

#     # set_dft_signal -view existing -type Constant -port ISO -active_state 1
#     # set_dft_signal -view existing -type Constant -port SAVE -active_state 0
#     # set_dft_signal -view existing -type Constant -port RESTORE -active_state 0

#     puts "RM-Info: Sourcing script file [which ${DCRM_DFT_SIGNAL_SETUP_INPUT_FILE}]\n"
#     source -echo -verbose ${DCRM_DFT_SIGNAL_SETUP_INPUT_FILE}

#     #############################################################################
#     # DFT for Clock Gating
#     #
#     # This section includes variables and commands used only when clock gating
#     # has been performed in the design.
#     #############################################################################

#     # Use the following command to initialize clock gating cells for test that are
#     # made transparent with a signal held constant for testing, e.g. of type 'Constant'.
#     # The value set depends on the hierarchy depth of the clock-gating cells.
#     # This setting is not needed where clock-gating cells are controlled with scan enable.

#     # set_dft_drc_configuration -clock_gating_init_cycles 1

#     # To specify a dedicated ScanEnable/TestMode signal to be used for clock gating,
#     # use the "-usage clock_gating" option of the "set_dft_signal" command

#     # set_dft_signal -view spec -type <ScanEnable|TestMode> -port <dedicated port> -usage clock_gating

#     # You can specify the clock-gating connectivity of the ScanEnable/TestMode signals
#     # after they are predefined with set_dft_signal -usage clock_gating

#     # set_dft_connect <LABEL> -type clock_gating_control -source <DFT signal> [-target ...]

#     #############################################################################
#     # DFT Configuration
#     #############################################################################

#     # Preserve the design name when writing to the database during DFT insertion. 
#     set_dft_insertion_configuration -preserve_design_name true

#     # Do not perform synthesis optimization during DFT insertion. 
#     set_dft_insertion_configuration -synthesis_optimization none

#     # Multibit cell handling
#     # Specify -preserve_multibit_segment to false to treat the cells inside a
#     # multibit component as discrete sequential cells. This improves balancing
#     # of scan chains.
#     # Starting I-2013.12 release, the default setting is false
#     # set_scan_configuration -preserve_multibit_segment false

#     # Please refer to the "Multivoltage Support" section in the
#     # DFT Compiler Scan User Guide, for MV DFT insertion guidelines.
#     #
#     # MV-specific set_scan_configuration options are:
#     #  -voltage_mixing (default is false) 
#     #  -power_domain_mixing (default is false) 
#     #  -reuse_mv_cells (default is true)

#     ## DFT Clock Mixing Specification
#     # For a hierarchical flow, don't mix clocks at the block level:
#     # set_scan_configuration -clock_mixing no_mix

#     # For a top-down methodology clock mixing is recommended, if possible:
#     set_scan_configuration -clock_mixing mix_clocks

#     #############################################################################
#     # DFT AutoFix Configuration
#     #############################################################################

#     # Please refer to the TestMAX DFT User Guide, Chapter 12,
#     # "Advanced DFT Architecture Methodologies", "Using AutoFix" section.

#     # Please refer to the dc.dft_autofix_config.tcl file included with the
#     # Design Compiler Reference Methodology scripts for an example of a
#     # design-specific AutoFix configuration.

#     # Create a design-specific Autofix configuration file and uncomment the
#     # following line to source this file.

#     # source -echo -verbose ${DCRM_DFT_AUTOFIX_CONFIG_INPUT_FILE}

#     #############################################################################
#     # DFTMAX Compression Configuration 
#     #############################################################################

#     # Starting with Reference Methodology Scripts version G-2012.06
#     # DFTMAX Compression is enabled in the default flow configuration.

#     # Comment out the following command or change the option to "-scan_compression disable"
#     # to disable DFTMAX Compression during DFT insertion.

#     set_dft_configuration -scan_compression enable

#     # DFTMAX Compression Options:
#     # 
#     #  -min_power true
#     #     This specifies that compressor inputs are to be gated for functional power
#     #     saving. 
#     #     It also reduces glitching during functional and capture operations
#     #     Default for -min_power option is false. Recommend that you set this to
#     #     true. 
#     #
#     #  -xtolerance: value is set to tool default. 
#     #     Specify "high" to generate DFTMAX compression architecture that has 100% X-tolerance.
#     #
#     #  -minimum_compression: tool default is a target compression ratio of 10,
#     #
#     #  -location <compressor_decompressor_location>
#     #      Specifies the instance name in which the compressor and decompressor 
#     #      will be instantiated.
#     #      The default location is the top level of the current design.
#     # 
#     # For details on these and other DFTMAX compression options, please refer to the
#     # TestMAX DFT User Guide, Chapter 18, "Using DFTMAX Compression"
#     # and Chapter 20, "Managing X Values in Scan Compression".
     
#     set_scan_compression_configuration -xtolerance high -min_power true;

#     # Use the following to define the test-mode signal to be used for DFTMAX  
#     # compression. Ensure that that test mode signals to be used for clockgating have 
#     # been configured with set_dft_signal -usage clock_gating.

#     # set_dft_signal -view spec -type TestMode -port scan_compression_enable


#     #############################################################################
#     # Shift Power Groups Configuration
#     #############################################################################

#     # Starting L-2016.03-SP2 release, DFTMAX Compression supports insertion of Shift Power Groups
#     # to reduce power consumption during scan shift.
#     # Please refer to the TestMAX DFT User Guide, Chapter 18,
#     # "Reducing Power Consumption in Compressed Scan Designs", 
#     # "Reducing Scan Shift Power Using Shift Power Groups" section.
#     # 
#     # To insert Shift Power Groups, do the following:
#     # 
#     # If you do not insert On-Chip Clocking (OCC), specify:
   
#     # set_scan_compression_configuration
#     # -shift_power_groups true
#     # -shift_power_chain_length <l> | -shift_power_chain_ratio <r>
#     # -shift_power_clock <clk>
#     # 
#     # Specify only one of -shift_power_chain_length or -shift_power_chain_ratio but not both.
#     # 
#     # Specify the signal to disable the shift power groups
      
#     # set_dft_signal -view spec -type TestControl -port <p>
#     # set_scan_compression_configuration -shift_power_disable <p>
      
#     # Specify the scan-in and scan-out signals to use for the Shift Power Control chain
#     # Note the name of the chain specified in the set_scan_path command. This name needs to be specified
#     # in TetraMAX set_drc command (refer to TMAX-RM for details) 
#     # 
#     # set_scan_path shift_power_control_chain -class spc \
#     # -scan_data_in SPC_IN \
#     # -scan_data_out SPC_OUT \ 
#     # -test_mode all
#     # 
#     # 
#     # If you insert On-Chip Clocking (OCC), then specify:
#     # 
#     # set_scan_compression_configuration
#     # -shift_power_groups true
#     # -shift_power_chain_length <l> | -shift_power_chain_ratio <r>
#     # 
#     # Specify only one of -shift_power_chain_length or -shift_power_chain_ratio but not both.
#     # Do not specify -shift_power_clock option. In OCC flows, the clock chain clock is automatically used.
     
#     # Specify an external clock chain if you plan to use On-Chip Clocking together with Shift Power Control chain
    
#     # set_scan_path OCC -class occ \
#     # -scan_data_in  OCC_IN \
#     # -scan_data_out  OCC_OUT \
#     # -test_mode all



#     #############################################################################
#     # DFT Pipelined Scan Data Configuration
#     #############################################################################

#    # Use set_pipeline_scan_data_configuration to control how Pipelined Scan Data Registers
#    # should be inserted

#    # We recommend that you use the head_scan_flop true option to create head pipeline registers that 
#    # hold their state during the capture cycle. 
#    # You should also constrain ScanEnable to its inactive value during capture in ScanCompression modes


#    # Note: if you select the head_scan_flop true option, you can share the scan clock with the head_pipeline_clock. 
#    #  If you do not select head_scan_flop true option, then you must use a dedicated head pipeline clock.


#     # Options:
#     #  -head_scan_flop true
#     #  -head_pipeline_clock  <name of clock for head pipeline registers>
#     #  -tail_pipeline_clock  <name of clock for tail pipeline registers>
#     #  -head_pipeline_stages <desired number of head pipeline stages>
#     #  -tail_pipeline_stages <desired number of tail pipeline stages>

#     # Example:

#     # set_pipeline_scan_data_configuration -head_pipeline_clock <clock_name> \
#     #   -tail_pipeline_clock <clock_name> \
#     #   -head_scan_flop true \
#     #   -head_pipeline_stages <x> \
#     #   -tail_pipeline_stages <y>
#     #############################################################################
#     # DFT Additional Setup
#     #############################################################################

#     # Add any additional design-specific DFT constraints here

#     #############################################################################
#     # Defining Multiple Test modes
#     #############################################################################
    
#     # Use the define_test_mode command to define additional test modes that you wish to build.
#     #
#     # If you have enabled DFTMAX or DFTMAX Ultra Compression, the tool will build two test modes by 
#     # default: ScanCompression_mode and Internal_scan. 
#     #
#     # If you wish to override the default test modes, you need to define the purpose of that test mode, 
#     # then use the -base_mode and -test_mode options of set_scan_compression_configuration or 
#     # set_streaming_compression_configuration command to define the correspondence between the two modes.
#     #  
#     # Design Compiler shell switches to that test mode after a define_test_mode command.
#     #
#     # To define DFT signals or scan configuration for a particular test mode, specify -test_mode option 
#     # for each modes that you have defined.
#     #  
#     # At top level, use define_test_mode -target to specify the block level test mode that should be active in 
#     # that mode. Please refer to the TestMAX DFT User Guide Chapter 18, 
#     # "Using DFTMAX Compression", "DFTMAX Scan Compression and Multiple Test Modes" section.
#     #
#     # Block level Example with DFTMAX Compression:
#     # Defining the test modes at block level
#     # define_test_mode MY_internal_scan -usage scan 
#     # define_test_mode MY_compression -usage scan_compression
#     # 
#     # Specifying the DFT signals for each mode using the -test_mode option:
#     # set_dft_signal -port scan_input_port_1  -type ScanDataIn  -view spec -test_mode MY_internal_scan
#     # set_dft_signal -port scan_input_port_1  -type ScanDataIn  -view spec -test_mode MY_compression
#     # set_dft_signal -port scan_output_port_1 -type ScanDataOut -view spec -test_mode MY_internal_scan
#     # set_dft_signal -port scan_output_port_1 -type ScanDataOut -view spec -test_mode MY_compression
#     #
#     # Specifying the scan configuration for each test mode:
#     # set_scan_configuration -chain_count <scan mode chain count> -test_mode MY_internal_scan
#     # set_scan_configuration -chain_count <compression mode chain count> -test_mode MY_compression
#     #
#     # Specify the correspondence between user-defined internal scan mode and user-defined compression mode
#     # set_scan_compression_configuration -chain_count <compression mode chain count>  -base_mode MY_internal_scan -test_mode MY_compression

#     # Top level example with DFTMAX Compression:
#     # define_test_mode MY_top_internal_scan -usage scan -target [list core1:MY_internal_scan core2:MY_internal_scan top]
#     # define_test_mode MY_top_compression -usage scan_compression -target [list core1:MY_compression core2:MY_compression top]
#     #
#     ###########################################################################
#     # Defining DFT partitions
#     ###########################################################################
#     # Use the define_dft_partition command to define a set of clock domains, design references,
#     # hierarchical cells, or sequential leaf cells that you can specify scan and compression configuration.
#     # Then use the current_dft_partition command to set the current partition, then apply one or more
#     # supported test configuration commands to configure scan for that partition.
#     # Define any partition specific DFT signals in this section.
#     #
#     # Be sure to define any global scan and compression configuration and signals before define_dft_partition command.
#     #
#     # Please refer to the TestMAX DFT User Guide, Chapter 18,
#     # "Using DFTMAX Compression", "Top-Down Flat Compressed Scan Flow with Partitions" section.
#     #
#     # define_dft_partition <partition_1>       \
#     #   -include <list_of_cells_or_references> \
#     #   -clocks  <list of_clocks>
#     #
#     # define_dft_partition <partition_2>       \
#     #   -include <list_of_cells_or_references> \
#     #   -clocks  <list of_clocks>
#     #
#     # current_dft_partition <partition_1>
#     # <Scan and Compression configuration for partition_1>
#     # If you have defined multiple test modes, you must use -test_mode option when defining DFT signals.
#     # <DFT signals specific to partition_1>
#     #
#     # current_dft_partition <partition_2>
#     # <Scan and Compression configuration for partition_2>
#     # If you have defined multiple test modes, you must use -test_mode option when defining DFT signals.
#     # <DFT signals specific to partition_2>
    
#     #############################################################################
#     # DFT Test Protocol Creation
#     #############################################################################

#     create_test_protocol

#     #############################################################################
#     # DFT Insertion
#     #############################################################################

#     # Use the -verbose version of dft_drc to assist in debugging if necessary
    
#     dft_drc                                
#     dft_drc -verbose                           > ${REPORTS_DIR}/${DCRM_DFT_DRC_CONFIGURED_VERBOSE_REPORT}
#     report_scan_configuration                  > ${REPORTS_DIR}/${DCRM_DFT_SCAN_CONFIGURATION_REPORT}
#     report_scan_compression_configuration      > ${REPORTS_DIR}/${DCRM_DFT_COMPRESSION_CONFIGURATION_REPORT}
#     report_dft_insertion_configuration         > ${REPORTS_DIR}/${DCRM_DFT_PREVIEW_CONFIGURATION_REPORT}

#     # Use the -show all version to preview_dft for more detailed report
#     preview_dft                                > ${REPORTS_DIR}/${DCRM_DFT_PREVIEW_DFT_SUMMARY_REPORT}
#     preview_dft -show all -test_points all     > ${REPORTS_DIR}/${DCRM_DFT_PREVIEW_DFT_ALL_REPORT}

#     insert_dft

#     #################################################################################
#     # Re-create Default Path Groups
#     #
#     # In case of ports being created during insert_dft they need to be added
#     # to those path groups.
#     # Separating these paths can help improve optimization.
#     #################################################################################
    
#     set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
#     group_path -name REGOUT -to [all_outputs]
#     group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}]
#     group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]


################################################################################
## RM+ Variable and Command Settings before incremental compile
################################################################################
if { $OPTIMIZATION_FLOW == "hplp" } {
   if {[shell_is_dcnxt_shell]} {
     #The following variable, when set to true, runs additional optimizations to improve the timing of  the design at the cost of additional run time.
       set_app_var compile_enhanced_tns_optimization false
              } else {
    #Creating path groups to reduce TNS
     create_auto_path_groups -mode mapped
     }
}
if { (${OPTIMIZATION_FLOW} == "hc") || (${OPTIMIZATION_FLOW} == "hplp") } {
    if {[shell_is_in_topographical_mode]} {

	# Enable congestion-driven  placement  in incremental compile to improve congestion    
	# while preserving quality of results
	set_app_var spg_congestion_placement_in_incremental_compile true
    }
}

if {[file exists [which ${LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST}]]} {
  puts "RM-Info: Sourcing script file [which ${LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST}]\n"
  source -echo -verbose $LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST
}

if {[shell_is_dcnxt_shell]} {
  # Use the set_technology and set_hpc_options command either before compile_ultra 
  # or before compile_ultra -incremental commands to set the core and stage 
  # specific settings for high performance cores. 
  # Refer to the "Applying Required Settings for High Performance Cores "
  # section in the Design Compiler User Guide for details.
  # Note: This is a Design Compiler NXT feature and is not supported in 
  # other flavors of the tool.
  # set_hpc_options -core <core> -stage compile_inc
  # Any individual settings applied after the set_hpc_options will 
  # override the recommended settings.
}

#########################################################################
# Incremental compile is required if netlist and/or constraints are 
# changed after first compile
# Example: DFT insertion, Placement aware multibit banking etc.       
# Incremental compile is also recommended for final QoR signoff as well
#########################################################################   

# compile_ultra -incremental -scan -spg
compile_ultra -no_autoungroup
################################################################################
# Remove the path groups generated by create_path_groups command. 
# This does not remove user created path groups
################################################################################
if { $OPTIMIZATION_FLOW == "hplp" } {
    remove_auto_path_groups
}
#################################################################################
# High-effort area optimization
#
# optimize_netlist -area command, was introduced in I-2013.12 release to improve
# area of gate-level netlists. The command performs monotonic gate-to-gate 
# optimization on mapped designs, thus improving area without degrading timing or
# leakage. 
#################################################################################

optimize_netlist -area
}
#################################################################################
# Check for MV Violations
#################################################################################

check_mv_design > ${REPORTS_DIR}/${DCRM_MV_DRC_FINAL_SUMMARY_REPORT}
check_mv_design -verbose > ${REPORTS_DIR}/${DCRM_MV_DRC_FINAL_VERBOSE_REPORT}

#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#    Milkyway:   Recommended binary format for IC Compiler
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#        .upf:   Supplemental UPF multivoltage information for mapped design
#
#################################################################################

change_names -rules verilog -hierarchy

# write_icc2_files -force -pg -golden_upf ${DCRM_MV_UPF_INPUT_FILE} -output ${RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}

    # #############################################################################
    # # DFT Write out Test Protocols and Reports
    # #############################################################################

    # # write_scan_def adds SCANDEF information to the design database in memory, so 
    # # this command must be performed prior to writing out the design database 
    # # containing binary SCANDEF.

    # write_scan_def -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_SCANDEF_OUTPUT_FILE}
    # check_scan_def > ${REPORTS_DIR}/${DCRM_DFT_FINAL_CHECK_SCAN_DEF_REPORT}
    # write_test_model -format ctl -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_CTL_OUTPUT_FILE}

    # report_dft_signal > ${REPORTS_DIR}/${DCRM_DFT_FINAL_DFT_SIGNALS_REPORT}

    # # DFT outputs for standard scan mode

    # write_test_protocol -test_mode Internal_scan -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_PROTOCOL_OUTPUT_FILE}
    # current_test_mode Internal_scan
    # report_scan_path > ${REPORTS_DIR}/${DCRM_DFT_FINAL_SCAN_PATH_REPORT}
    # dft_drc
    # dft_drc -verbose > ${REPORTS_DIR}/${DCRM_DFT_DRC_FINAL_REPORT}

    # # DFT outputs for compressed scan mode
    # # If you have defined you own test modes, change the name of the test mode from 
    # # "ScanCompression_mode" to the one that you have specified using define_test_mode command.

    # write_test_protocol -test_mode ScanCompression_mode -output ${RESULTS_DIR}/${DCRM_DFT_FINAL_SCAN_COMPR_PROTOCOL_OUTPUT_FILE}
    # current_test_mode ScanCompression_mode
    # report_scan_path > ${REPORTS_DIR}/${DCRM_DFT_FINAL_SCAN_COMPR_SCAN_PATH_REPORT}
    # dft_drc 
    # dft_drc -verbose > ${REPORTS_DIR}/${DCRM_DFT_DRC_FINAL_SCAN_COMPR_REPORT}

#################################################################################
# Write out Design
#################################################################################

write -format verilog -hierarchy -pg -output ${RESULTS_DIR}/${DCRM_FINAL_PG_VERILOG_OUTPUT_FILE}
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}
write -format ddc     -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_DDC_OUTPUT_FILE}


# save_upf -include_supply_exceptions -supplemental ${RESULTS_DIR}/${DCRM_MV_FINAL_UPF_OUTPUT_FILE}

# Write and close SVF file and make it available for immediate use
set_svf -off

#################################################################################
# Write out Design Data
#################################################################################

if {[shell_is_in_topographical_mode]} {

  # Note: A secondary floorplan file ${DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE}.objects
  #       might also be written to capture physical-only objects in the design.
  #       This file should be read in before reading the main floorplan file.

  write_floorplan -all ${RESULTS_DIR}/${DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE}

  # If the DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE variable has been set in dc_setup_filenames.tcl
  # file then the standard cell physical guidance is being created to support SPG ASCII hand-off
  # to IC Compiler by the write_def command.
  # Invoking write_def commands requires a Design Compiler Graphical license or an IC Compiler
  # Design Planning license.

  if {[info exists DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE]} {
    write_def -components -output ${RESULTS_DIR}/${DCRM_DCT_SPG_PLACEMENT_OUTPUT_FILE}
  }

  # Write parasitics data from Design Compiler Topographical placement for static timing analysis
  write_parasitics -output ${RESULTS_DIR}/${DCRM_DCT_FINAL_SPEF_OUTPUT_FILE}

  # Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
  write_sdf ${RESULTS_DIR}/${DCRM_DCT_FINAL_SDF_OUTPUT_FILE}

  # Do not write out net RC info into SDC
  set_app_var write_sdc_output_lumped_net_capacitance false
  set_app_var write_sdc_output_net_resistance false
}

write_sdc -nosplit ${RESULTS_DIR}/${DCRM_FINAL_SDC_OUTPUT_FILE}

# Write out link library information for PrimeTime when using instance-based target library settings
write_link_library -out ${RESULTS_DIR}/${DCRM_MV_FINAL_LINK_LIBRARY_OUTPUT_FILE}

# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
 saif_map -type ptpx -write_map ${RESULTS_DIR}/${DESIGN_NAME}.mapped.SAIF.namemap

#################################################################################
# Generate MV Reports
#################################################################################

# Report all power domains in the design
report_power_domain [get_power_domains * -hierarchical] > ${REPORTS_DIR}/${DCRM_MV_FINAL_POWER_DOMAIN_REPORT}

# Report the top level supply nets
report_supply_net [get_supply_nets *] > ${REPORTS_DIR}/${DCRM_MV_FINAL_SUPPLY_NET_REPORT}

# Report the level shifters in the design
report_level_shifter -domain [get_power_domains * -hierarchical] > ${REPORTS_DIR}/${DCRM_MV_FINAL_LEVEL_SHIFTER_REPORT}

# Report the isolation cells in the design
report_isolation_cell -domain [get_power_domains * -hierarchical]  > ${REPORTS_DIR}/${DCRM_MV_FINAL_ISOLATION_CELL_REPORT}

# Report the retention registers in the design
report_retention_cell -domain [get_power_domains * -hierarchical] > ${REPORTS_DIR}/${DCRM_MV_FINAL_RETENTION_CELL_REPORT}

# Report the power switches in the design
report_power_switch [get_power_switches * -hierarchical] > ${REPORTS_DIR}/${DCRM_MV_FINAL_POWER_SWITCH_REPORT}

# Report the power state table
report_pst > ${REPORTS_DIR}/${DCRM_MV_FINAL_PST_REPORT}

#################################################################################
# Generate Final Reports
#################################################################################

if { $OPTIMIZATION_FLOW  == "rtm_exp"} {
  set_host_options -max_cores 16
  update_timing

  parallel_execute [list \
  "report_qor -significant_digits 3 > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}" \
  "report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_TIMING_REPORT}" \
  "report_area -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}" \
  "report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}" \
  ]

} else {
report_qor -significant_digits 3 > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}

report_timing -transition_time -nets -attributes -nosplit -significant_digits 3 > ${REPORTS_DIR}/${DCRM_FINAL_TIMING_REPORT}


if {[shell_is_in_topographical_mode]} {
  report_area -physical -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
} else {
  report_area -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
}
report_area -designware  > ${REPORTS_DIR}/${DCRM_FINAL_DESIGNWARE_AREA_REPORT}
report_resources -hierarchy > ${REPORTS_DIR}/${DCRM_FINAL_RESOURCES_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}
}

# Create a QoR snapshot of timing, physical, constraints, clock, power data, and routing on 
# active scenarios and stores it in the location  specified  by  the icc_snapshot_storage_location 
# variable. 

if {[shell_is_in_topographical_mode]} {
  set icc_snapshot_storage_location ${REPORTS_DIR}/${DCRM_DCT_FINAL_QOR_SNAPSHOT_FOLDER}
  create_qor_snapshot -name ${DCRM_DCT_FINAL_QOR_SNAPSHOT_REPORT} > ${REPORTS_DIR}/${DCRM_DCT_FINAL_QOR_SNAPSHOT_REPORT}
}


# Uncomment the next line to report all the multibit registers and the banking ratio in the design
# redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_BANKING_REPORT} {report_multibit_banking -nosplit }

if { $OPTIMIZATION_FLOW == "hplp"} {
 redirect ${REPORTS_DIR}/${DCRM_MULTIBIT_BANKING_REPORT} {report_multibit_banking -nosplit }
}
# Use SAIF file for power analysis
read_saif  -auto_map_names -input ${DESIGN_NAME}.saif -instance_name test/u_top


report_saif -hierarchy -missing  > ${REPORTS_DIR}/${DCRM_FINAL_SAIF_REPORT}
report_saif -hierarchy -missing  -rtl > ${REPORTS_DIR}/${DCRM_FINAL_RTL_SAIF_REPORT}

report_power -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_POWER_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}

# Uncomment the next line if you include the -self_gating to the compile_ultra command
# to report the XOR Self Gating information.
report_self_gating  -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_SELF_GATING_REPORT}

# Uncomment the next line to reports the number, area, and  percentage  of cells 
# for each threshold voltage group in the design.
report_threshold_voltage_group -nosplit > ${REPORTS_DIR}/${DCRM_THRESHOLD_VOLTAGE_GROUP_REPORT}

if {[shell_is_in_topographical_mode]} {
  # report_congestion (topographical mode only) uses zroute for estimating and reporting 
  # routing related congestion which improves the congestion correlation with IC Compiler.
  # Design Compiler Topographical supports create_route_guide command to be consistent with IC
  # Compiler after topographical mode synthesis.
  # Those commands require a license for Design Compiler Graphical.

  report_congestion > ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_REPORT}

  # Use the following to generate and write out a congestion map from batch mode
  # This requires a GUI session to be temporarily opened and closed so a valid DISPLAY
  # must be set in your UNIX environment.

  if {[info exists env(DISPLAY)]} {
    gui_start

    # Create a layout window
    set MyLayout [gui_create_window -type LayoutWindow]

    # Build congestion map in case report_congestion was not previously run
    report_congestion -build_map

    # Display congestion map in layout window
    gui_show_map -map "Global Route Congestion" -show true

    # Zoom full to display complete floorplan
    gui_zoom -window [gui_get_current_window -view] -full

    # Write the congestion map out to an image file
    # You can specify the output image type with -format png | xpm | jpg | bmp

    # The following saves only the congestion map without the legends
    gui_write_window_image -format png -file ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_MAP_OUTPUT_FILE}

    # The following saves the entire congestion map layout window with the legends
    gui_write_window_image -window ${MyLayout} -format png -file ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_MAP_WINDOW_OUTPUT_FILE}

    gui_stop
  } else {
    puts "Information: The DISPLAY environment variable is not set. Congestion map generation has been skipped."
  }
}


#################################################################################
# Write out Milkyway Design for Top-Down Flow
#
# This should be the last step in the script
#################################################################################

if {[shell_is_in_topographical_mode]} {
  # write_milkyway uses mw_design_library variable from dc_setup.tcl
  write_milkyway -overwrite -output ${DCRM_FINAL_MW_CEL_NAME}
}

exit
