Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : AMDCHIPKILL_DECODER
Version: Q-2019.12-SP5-5
Date   : Thu Apr  6 13:00:03 2023
****************************************


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U68/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U323/X (STQ_INV_1P5)                                0.0127585083
                                                                 0.2474008501 f
  U401/X (STQ_NR2_G_4)                                0.0150325000
                                                                 0.2624333501 r
  U470/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760287523 f
  U471/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092265129 r
  data_out[63] (out)                                  0.0000000000
                                                                 0.3092265129 r
  data arrival time                                              0.3092265129

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092265129
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592265129


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U68/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U323/X (STQ_INV_1P5)                                0.0127585083
                                                                 0.2474008501 f
  U401/X (STQ_NR2_G_4)                                0.0150325000
                                                                 0.2624333501 r
  U532/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760287523 f
  U533/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092265129 r
  data_out[39] (out)                                  0.0000000000
                                                                 0.3092265129 r
  data arrival time                                              0.3092265129

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092265129
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592265129


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U68/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U323/X (STQ_INV_1P5)                                0.0127585083
                                                                 0.2474008501 f
  U401/X (STQ_NR2_G_4)                                0.0150325000
                                                                 0.2624333501 r
  U513/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760287523 f
  U514/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092265129 r
  data_out[31] (out)                                  0.0000000000
                                                                 0.3092265129 r
  data arrival time                                              0.3092265129

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092265129
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592265129


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U68/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U323/X (STQ_INV_1P5)                                0.0127585083
                                                                 0.2474008501 f
  U401/X (STQ_NR2_G_4)                                0.0150325000
                                                                 0.2624333501 r
  U555/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760287523 f
  U417/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092265129 r
  data_out[23] (out)                                  0.0000000000
                                                                 0.3092265129 r
  data arrival time                                              0.3092265129

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092265129
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592265129


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U68/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U323/X (STQ_INV_1P5)                                0.0127585083
                                                                 0.2474008501 f
  U401/X (STQ_NR2_G_4)                                0.0150325000
                                                                 0.2624333501 r
  U519/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760287523 f
  U520/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092265129 r
  data_out[15] (out)                                  0.0000000000
                                                                 0.3092265129 r
  data arrival time                                              0.3092265129

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092265129
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592265129


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[7]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U68/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U323/X (STQ_INV_1P5)                                0.0127585083
                                                                 0.2474008501 f
  U401/X (STQ_NR2_G_4)                                0.0150325000
                                                                 0.2624333501 r
  U482/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760287523 f
  U483/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092265129 r
  data_out[7] (out)                                   0.0000000000
                                                                 0.3092265129 r
  data arrival time                                              0.3092265129

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092265129
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592265129


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U67/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U320/X (STQ_INV_1P5)                                0.0127550215
                                                                 0.2473973632 f
  U402/X (STQ_NR2_G_4)                                0.0150312781
                                                                 0.2624286413 r
  U452/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760240436 f
  U453/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092218041 r
  data_out[61] (out)                                  0.0000000000
                                                                 0.3092218041 r
  data arrival time                                              0.3092218041

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092218041
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592218041


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U67/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U320/X (STQ_INV_1P5)                                0.0127550215
                                                                 0.2473973632 f
  U402/X (STQ_NR2_G_4)                                0.0150312781
                                                                 0.2624286413 r
  U534/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760240436 f
  U535/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092218041 r
  data_out[37] (out)                                  0.0000000000
                                                                 0.3092218041 r
  data arrival time                                              0.3092218041

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092218041
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592218041


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U67/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U320/X (STQ_INV_1P5)                                0.0127550215
                                                                 0.2473973632 f
  U402/X (STQ_NR2_G_4)                                0.0150312781
                                                                 0.2624286413 r
  U509/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760240436 f
  U510/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092218041 r
  data_out[29] (out)                                  0.0000000000
                                                                 0.3092218041 r
  data arrival time                                              0.3092218041

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092218041
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592218041


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U67/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U320/X (STQ_INV_1P5)                                0.0127550215
                                                                 0.2473973632 f
  U402/X (STQ_NR2_G_4)                                0.0150312781
                                                                 0.2624286413 r
  U449/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760240436 f
  U450/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092218041 r
  data_out[21] (out)                                  0.0000000000
                                                                 0.3092218041 r
  data arrival time                                              0.3092218041

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092218041
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592218041


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U67/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U320/X (STQ_INV_1P5)                                0.0127550215
                                                                 0.2473973632 f
  U402/X (STQ_NR2_G_4)                                0.0150312781
                                                                 0.2624286413 r
  U521/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760240436 f
  U522/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092218041 r
  data_out[13] (out)                                  0.0000000000
                                                                 0.3092218041 r
  data arrival time                                              0.3092218041

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092218041
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592218041


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U67/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U320/X (STQ_INV_1P5)                                0.0127550215
                                                                 0.2473973632 f
  U402/X (STQ_NR2_G_4)                                0.0150312781
                                                                 0.2624286413 r
  U484/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760240436 f
  U485/X (STQ_EO2_S_0P5)                              0.0331977606
                                                                 0.3092218041 r
  data_out[5] (out)                                   0.0000000000
                                                                 0.3092218041 r
  data arrival time                                              0.3092218041

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092218041
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592218041


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U70/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U322/X (STQ_INV_1P5)                                0.0127510428
                                                                 0.2473933846 f
  U403/X (STQ_NR2_G_4)                                0.0150298625
                                                                 0.2624232471 r
  U462/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760186493 f
  U463/X (STQ_EO2_S_0P5)                              0.0331977308
                                                                 0.3092163801 r
  data_out[56] (out)                                  0.0000000000
                                                                 0.3092163801 r
  data arrival time                                              0.3092163801

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092163801
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592163801


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U70/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U322/X (STQ_INV_1P5)                                0.0127510428
                                                                 0.2473933846 f
  U403/X (STQ_NR2_G_4)                                0.0150298625
                                                                 0.2624232471 r
  U536/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760186493 f
  U537/X (STQ_EO2_S_0P5)                              0.0331977308
                                                                 0.3092163801 r
  data_out[32] (out)                                  0.0000000000
                                                                 0.3092163801 r
  data arrival time                                              0.3092163801

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092163801
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592163801


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U70/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U322/X (STQ_INV_1P5)                                0.0127510428
                                                                 0.2473933846 f
  U403/X (STQ_NR2_G_4)                                0.0150298625
                                                                 0.2624232471 r
  U499/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760186493 f
  U500/X (STQ_EO2_S_0P5)                              0.0331977308
                                                                 0.3092163801 r
  data_out[24] (out)                                  0.0000000000
                                                                 0.3092163801 r
  data arrival time                                              0.3092163801

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092163801
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592163801


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U70/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U322/X (STQ_INV_1P5)                                0.0127510428
                                                                 0.2473933846 f
  U403/X (STQ_NR2_G_4)                                0.0150298625
                                                                 0.2624232471 r
  U454/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760186493 f
  U455/X (STQ_EO2_S_0P5)                              0.0331977308
                                                                 0.3092163801 r
  data_out[16] (out)                                  0.0000000000
                                                                 0.3092163801 r
  data arrival time                                              0.3092163801

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092163801
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592163801


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[8]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U70/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U322/X (STQ_INV_1P5)                                0.0127510428
                                                                 0.2473933846 f
  U403/X (STQ_NR2_G_4)                                0.0150298625
                                                                 0.2624232471 r
  U523/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760186493 f
  U524/X (STQ_EO2_S_0P5)                              0.0331977308
                                                                 0.3092163801 r
  data_out[8] (out)                                   0.0000000000
                                                                 0.3092163801 r
  data arrival time                                              0.3092163801

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092163801
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592163801


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U70/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U322/X (STQ_INV_1P5)                                0.0127510428
                                                                 0.2473933846 f
  U403/X (STQ_NR2_G_4)                                0.0150298625
                                                                 0.2624232471 r
  U486/X (STQ_ND2_S_0P8)                              0.0135954022
                                                                 0.2760186493 f
  U487/X (STQ_EO2_S_0P5)                              0.0331977308
                                                                 0.3092163801 r
  data_out[0] (out)                                   0.0000000000
                                                                 0.3092163801 r
  data arrival time                                              0.3092163801

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3092163801
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0592163801


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0534106866
                                                  0.0935202911 f
  U434/X (STQ_EO2_S_8)                 0.0405450836
                                                  0.1340653747 r
  U443/X (STQ_EO3_3)                   0.0289005339
                                                  0.1629659086 f
  error_information/U62/X (STQ_NR2_6)  0.0147722512
                                                  0.1777381599 r
  error_information/U17/X (STQ_ND2_9)  0.0136636198
                                                  0.1914017797 f
  error_information/U37/X (STQ_NR2_8)  0.0142301768
                                                  0.2056319565 r
  error_information/U35/X (STQ_NR2_3)  0.0172965974
                                                  0.2229285538 f
  U408/X (STQ_OR2_4)                   0.0257016122
                                                  0.2486301661 f
  U451/X (STQ_NR2_G_4)                 0.0140382349
                                                  0.2626684010 r
  U466/X (STQ_ND2_S_0P8)               0.0133260489
                                                  0.2759944499 f
  U467/X (STQ_EO2_S_0P5)               0.0331158936
                                                  0.3091103435 r
  data_out[58] (out)                   0.0000000000
                                                  0.3091103435 r
  data arrival time                               0.3091103435

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3091103435
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0591103435


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0534106866
                                                  0.0935202911 f
  U434/X (STQ_EO2_S_8)                 0.0405450836
                                                  0.1340653747 r
  U443/X (STQ_EO3_3)                   0.0289005339
                                                  0.1629659086 f
  error_information/U62/X (STQ_NR2_6)  0.0147722512
                                                  0.1777381599 r
  error_information/U17/X (STQ_ND2_9)  0.0136636198
                                                  0.1914017797 f
  error_information/U37/X (STQ_NR2_8)  0.0142301768
                                                  0.2056319565 r
  error_information/U35/X (STQ_NR2_3)  0.0172965974
                                                  0.2229285538 f
  U408/X (STQ_OR2_4)                   0.0257016122
                                                  0.2486301661 f
  U451/X (STQ_NR2_G_4)                 0.0140382349
                                                  0.2626684010 r
  U480/X (STQ_ND2_S_0P8)               0.0133260489
                                                  0.2759944499 f
  U481/X (STQ_EO2_S_0P5)               0.0330760777
                                                  0.3090705276 r
  data_out[60] (out)                   0.0000000000
                                                  0.3090705276 r
  data arrival time                               0.3090705276

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3090705276
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0590705276


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0534106866
                                                  0.0935202911 f
  U434/X (STQ_EO2_S_8)                 0.0405450836
                                                  0.1340653747 r
  U443/X (STQ_EO3_3)                   0.0289005339
                                                  0.1629659086 f
  error_information/U62/X (STQ_NR2_6)  0.0147722512
                                                  0.1777381599 r
  error_information/U17/X (STQ_ND2_9)  0.0136636198
                                                  0.1914017797 f
  error_information/U37/X (STQ_NR2_8)  0.0142301768
                                                  0.2056319565 r
  error_information/U35/X (STQ_NR2_3)  0.0172965974
                                                  0.2229285538 f
  U408/X (STQ_OR2_4)                   0.0257016122
                                                  0.2486301661 f
  U451/X (STQ_NR2_G_4)                 0.0140382349
                                                  0.2626684010 r
  U478/X (STQ_ND2_S_0P8)               0.0133260489
                                                  0.2759944499 f
  U479/X (STQ_EO2_S_0P5)               0.0330760777
                                                  0.3090705276 r
  data_out[59] (out)                   0.0000000000
                                                  0.3090705276 r
  data arrival time                               0.3090705276

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3090705276
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0590705276


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U14/X (STQ_OAI22_0P75)            0.0140499026
                                                                 0.2289801389 r
  U400/X (STQ_NR2B_V1DG_4)                            0.0336647779
                                                                 0.2626449168 r
  U544/X (STQ_ND2_S_0P8)                              0.0132962167
                                                                 0.2759411335 f
  U545/X (STQ_EO2_S_0P5)                              0.0330761075
                                                                 0.3090172410 r
  data_out[36] (out)                                  0.0000000000
                                                                 0.3090172410 r
  data arrival time                                              0.3090172410

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3090172410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0590172410


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U14/X (STQ_OAI22_0P75)            0.0140499026
                                                                 0.2289801389 r
  U400/X (STQ_NR2B_V1DG_4)                            0.0336647779
                                                                 0.2626449168 r
  U507/X (STQ_ND2_S_0P8)                              0.0132962167
                                                                 0.2759411335 f
  U508/X (STQ_EO2_S_0P5)                              0.0330761075
                                                                 0.3090172410 r
  data_out[28] (out)                                  0.0000000000
                                                                 0.3090172410 r
  data arrival time                                              0.3090172410

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3090172410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0590172410


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U14/X (STQ_OAI22_0P75)            0.0140499026
                                                                 0.2289801389 r
  U400/X (STQ_NR2B_V1DG_4)                            0.0336647779
                                                                 0.2626449168 r
  U474/X (STQ_ND2_S_0P8)                              0.0132962167
                                                                 0.2759411335 f
  U475/X (STQ_EO2_S_0P5)                              0.0330761075
                                                                 0.3090172410 r
  data_out[20] (out)                                  0.0000000000
                                                                 0.3090172410 r
  data arrival time                                              0.3090172410

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3090172410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0590172410


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U14/X (STQ_OAI22_0P75)            0.0140499026
                                                                 0.2289801389 r
  U400/X (STQ_NR2B_V1DG_4)                            0.0336647779
                                                                 0.2626449168 r
  U497/X (STQ_ND2_S_0P8)                              0.0132962167
                                                                 0.2759411335 f
  U498/X (STQ_EO2_S_0P5)                              0.0330761075
                                                                 0.3090172410 r
  data_out[12] (out)                                  0.0000000000
                                                                 0.3090172410 r
  data arrival time                                              0.3090172410

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3090172410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0590172410


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[4]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U14/X (STQ_OAI22_0P75)            0.0140499026
                                                                 0.2289801389 r
  U400/X (STQ_NR2B_V1DG_4)                            0.0336647779
                                                                 0.2626449168 r
  U492/X (STQ_ND2_S_0P8)                              0.0132962167
                                                                 0.2759411335 f
  U493/X (STQ_EO2_S_0P5)                              0.0330761075
                                                                 0.3090172410 r
  data_out[4] (out)                                   0.0000000000
                                                                 0.3090172410 r
  data arrival time                                              0.3090172410

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3090172410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0590172410


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[2]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U364/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U488/X (STQ_ND2_S_0P8)                              0.0134980679
                                                                 0.2758874893 f
  U489/X (STQ_EO2_S_0P5)                              0.0331159234
                                                                 0.3090034127 r
  data_out[2] (out)                                   0.0000000000
                                                                 0.3090034127 r
  data arrival time                                              0.3090034127

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3090034127
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0590034127


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U364/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U490/X (STQ_ND2_S_0P8)                              0.0134980679
                                                                 0.2758874893 f
  U491/X (STQ_EO2_S_0P5)                              0.0330761075
                                                                 0.3089635968 r
  data_out[3] (out)                                   0.0000000000
                                                                 0.3089635968 r
  data arrival time                                              0.3089635968

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3089635968
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0589635968


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U365/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U540/X (STQ_ND2_S_0P8)                              0.0134535134
                                                                 0.2758429348 f
  U541/X (STQ_EO2_S_0P5)                              0.0331158936
                                                                 0.3089588284 r
  data_out[34] (out)                                  0.0000000000
                                                                 0.3089588284 r
  data arrival time                                              0.3089588284

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3089588284
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0589588284


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U365/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U542/X (STQ_ND2_S_0P8)                              0.0134535134
                                                                 0.2758429348 f
  U543/X (STQ_EO2_S_0P5)                              0.0330760777
                                                                 0.3089190125 r
  data_out[35] (out)                                  0.0000000000
                                                                 0.3089190125 r
  data arrival time                                              0.3089190125

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3089190125
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0589190125


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0534106866
                                                  0.0935202911 f
  U434/X (STQ_EO2_S_8)                 0.0405450836
                                                  0.1340653747 r
  U443/X (STQ_EO3_3)                   0.0289005339
                                                  0.1629659086 f
  error_information/U62/X (STQ_NR2_6)  0.0147722512
                                                  0.1777381599 r
  error_information/U17/X (STQ_ND2_9)  0.0136636198
                                                  0.1914017797 f
  error_information/U37/X (STQ_NR2_8)  0.0142301768
                                                  0.2056319565 r
  error_information/U35/X (STQ_NR2_3)  0.0172965974
                                                  0.2229285538 f
  U408/X (STQ_OR2_4)                   0.0257016122
                                                  0.2486301661 f
  U451/X (STQ_NR2_G_4)                 0.0140382349
                                                  0.2626684010 r
  U464/X (STQ_ND2_S_0P8)               0.0133260489
                                                  0.2759944499 f
  U465/X (STQ_EO2_S_0P5)               0.0328822434
                                                  0.3088766932 r
  data_out[57] (out)                   0.0000000000
                                                  0.3088766932 r
  data arrival time                               0.3088766932

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3088766932
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0588766932


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0534106866
                                                  0.0935202911 f
  U434/X (STQ_EO2_S_8)                 0.0405450836
                                                  0.1340653747 r
  U443/X (STQ_EO3_3)                   0.0289005339
                                                  0.1629659086 f
  error_information/U62/X (STQ_NR2_6)  0.0147722512
                                                  0.1777381599 r
  error_information/U17/X (STQ_ND2_9)  0.0136636198
                                                  0.1914017797 f
  error_information/U37/X (STQ_NR2_8)  0.0142301768
                                                  0.2056319565 r
  error_information/U35/X (STQ_NR2_3)  0.0172965974
                                                  0.2229285538 f
  U408/X (STQ_OR2_4)                   0.0257016122
                                                  0.2486301661 f
  U451/X (STQ_NR2_G_4)                 0.0140382349
                                                  0.2626684010 r
  U468/X (STQ_ND2_S_0P8)               0.0133260489
                                                  0.2759944499 f
  U469/X (STQ_EO2_S_0P5)               0.0327969491
                                                  0.3087913990 r
  data_out[62] (out)                   0.0000000000
                                                  0.3087913990 r
  data arrival time                               0.3087913990

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3087913990
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0587913990


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U317/X (STQ_NR2_G_5)                 0.0144627839
                                                  0.2623996139 r
  U458/X (STQ_ND2_S_0P8)               0.0132618546
                                                  0.2756614685 f
  U459/X (STQ_EO2_S_0P5)               0.0331159234
                                                  0.3087773919 r
  data_out[18] (out)                   0.0000000000
                                                  0.3087773919 r
  data arrival time                               0.3087773919

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3087773919
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0587773919


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U364/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U553/X (STQ_ND2_S_0P8)                              0.0134980679
                                                                 0.2758874893 f
  U415/X (STQ_EO2_S_0P5)                              0.0328822434
                                                                 0.3087697327 r
  data_out[1] (out)                                   0.0000000000
                                                                 0.3087697327 r
  data arrival time                                              0.3087697327

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3087697327
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0587697327


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U317/X (STQ_NR2_G_5)                 0.0144627839
                                                  0.2623996139 r
  U472/X (STQ_ND2_S_0P8)               0.0132618546
                                                  0.2756614685 f
  U473/X (STQ_EO2_S_0P5)               0.0330761075
                                                  0.3087375760 r
  data_out[19] (out)                   0.0000000000
                                                  0.3087375760 r
  data arrival time                               0.3087375760

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3087375760
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0587375760


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U365/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U538/X (STQ_ND2_S_0P8)                              0.0134535134
                                                                 0.2758429348 f
  U539/X (STQ_EO2_S_0P5)                              0.0328822434
                                                                 0.3087251782 r
  data_out[33] (out)                                  0.0000000000
                                                                 0.3087251782 r
  data arrival time                                              0.3087251782

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3087251782
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0587251782


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U364/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U554/X (STQ_ND2_S_0P8)                              0.0134980679
                                                                 0.2758874893 f
  U416/X (STQ_EO2_S_0P5)                              0.0328268111
                                                                 0.3087143004 r
  data_out[6] (out)                                   0.0000000000
                                                                 0.3087143004 r
  data arrival time                                              0.3087143004

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3087143004
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0587143004


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U404/X (STQ_ND2B_MM_8)               0.0232227296
                                                  0.2522982061 r
  U405/X (STQ_NR2_G_4)                 0.0107312799
                                                  0.2630294859 f
  U529/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2781634033 r
  U530/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3086624444 f
  data_out[14] (out)                   0.0000000000
                                                  0.3086624444 f
  data arrival time                               0.3086624444

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3086624444
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0586624444


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U404/X (STQ_ND2B_MM_8)               0.0232227296
                                                  0.2522982061 r
  U405/X (STQ_NR2_G_4)                 0.0107312799
                                                  0.2630294859 f
  U495/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2781634033 r
  U496/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3086624444 f
  data_out[11] (out)                   0.0000000000
                                                  0.3086624444 f
  data arrival time                               0.3086624444

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3086624444
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0586624444


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U404/X (STQ_ND2B_MM_8)               0.0232227296
                                                  0.2522982061 r
  U405/X (STQ_NR2_G_4)                 0.0107312799
                                                  0.2630294859 f
  U527/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2781634033 r
  U528/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3086624444 f
  data_out[10] (out)                   0.0000000000
                                                  0.3086624444 f
  data arrival time                               0.3086624444

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3086624444
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0586624444


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[9]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U404/X (STQ_ND2B_MM_8)               0.0232227296
                                                  0.2522982061 r
  U405/X (STQ_NR2_G_4)                 0.0107312799
                                                  0.2630294859 f
  U525/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2781634033 r
  U526/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3086624444 f
  data_out[9] (out)                    0.0000000000
                                                  0.3086624444 f
  data arrival time                               0.3086624444

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3086624444
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0586624444


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U366/X (STQ_ND2_S_5)                                0.0165719837
                                                                 0.2465885282 f
  U365/X (STQ_NR2_G_4)                                0.0158008933
                                                                 0.2623894215 r
  U546/X (STQ_ND2_S_0P8)                              0.0134535134
                                                                 0.2758429348 f
  U547/X (STQ_EO2_S_0P5)                              0.0328125060
                                                                 0.3086554408 r
  data_out[38] (out)                                  0.0000000000
                                                                 0.3086554408 r
  data arrival time                                              0.3086554408

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3086554408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0586554408


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U317/X (STQ_NR2_G_5)                 0.0144627839
                                                  0.2623996139 r
  U456/X (STQ_ND2_S_0P8)               0.0132618546
                                                  0.2756614685 f
  U457/X (STQ_EO2_S_0P5)               0.0328822434
                                                  0.3085437119 r
  data_out[17] (out)                   0.0000000000
                                                  0.3085437119 r
  data arrival time                               0.3085437119

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3085437119
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0585437119


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U317/X (STQ_NR2_G_5)                 0.0144627839
                                                  0.2623996139 r
  U460/X (STQ_ND2_S_0P8)               0.0132618546
                                                  0.2756614685 f
  U461/X (STQ_EO2_S_0P5)               0.0327969491
                                                  0.3084584177 r
  data_out[22] (out)                   0.0000000000
                                                  0.3084584177 r
  data arrival time                               0.3084584177

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3084584177
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0584584177


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U37/X (STQ_NR2_8)                 0.0142301768
                                                                 0.2056319565 r
  error_information/U13/X (STQ_NR2_G_12)              0.0092982799
                                                                 0.2149302363 f
  error_information/U69/X (STQ_AO2BB2_0P5)            0.0197121054
                                                                 0.2346423417 r
  U324/X (STQ_INV_1P5)                                0.0127431601
                                                                 0.2473855019 f
  U283/X (STQ_NR2_G_4)                                0.0143851936
                                                                 0.2617706954 r
  U503/X (STQ_ND2_S_0P8)                              0.0133941472
                                                                 0.2751648426 f
  U504/X (STQ_EO2_S_0P5)                              0.0331159234
                                                                 0.3082807660 r
  data_out[26] (out)                                  0.0000000000
                                                                 0.3082807660 r
  data arrival time                                              0.3082807660

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3082807660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0582807660


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U408/X (STQ_OR2_4)                   0.0246284753
                                                  0.2537039518 r
  U406/X (STQ_NR2_G_4)                 0.0086162090
                                                  0.2623201609 f
  U511/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2774540782 r
  U512/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3079531193 f
  data_out[30] (out)                   0.0000000000
                                                  0.3079531193 f
  data arrival time                               0.3079531193

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3079531193
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0579531193


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U408/X (STQ_OR2_4)                   0.0246284753
                                                  0.2537039518 r
  U406/X (STQ_NR2_G_4)                 0.0086162090
                                                  0.2623201609 f
  U505/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2774540782 r
  U506/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3079531193 f
  data_out[27] (out)                   0.0000000000
                                                  0.3079531193 f
  data arrival time                               0.3079531193

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3079531193
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0579531193


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U408/X (STQ_OR2_4)                   0.0246284753
                                                  0.2537039518 r
  U406/X (STQ_NR2_G_4)                 0.0086162090
                                                  0.2623201609 f
  U501/X (STQ_ND2_S_0P8)               0.0151339173
                                                  0.2774540782 r
  U502/X (STQ_EO2_S_0P5)               0.0304990411
                                                  0.3079531193 f
  data_out[25] (out)                   0.0000000000
                                                  0.3079531193 f
  data arrival time                               0.3079531193

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3079531193
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0579531193


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U374/X (STQ_ND2_S_1P5)               0.0099311471
                                                  0.2750821114 f
  U347/X (STQ_EO2_S_0P5)               0.0320805311
                                                  0.3071626425 r
  data_out[52] (out)                   0.0000000000
                                                  0.3071626425 r
  data arrival time                               0.3071626425

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3071626425
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0571626425


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U375/X (STQ_ND2_S_1P5)               0.0099311471
                                                  0.2750821114 f
  U345/X (STQ_EO2_S_0P5)               0.0320805311
                                                  0.3071626425 r
  data_out[51] (out)                   0.0000000000
                                                  0.3071626425 r
  data arrival time                               0.3071626425

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3071626425
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0571626425


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U373/X (STQ_ND2_S_1P5)               0.0099311471
                                                  0.2750821114 f
  U346/X (STQ_EO2_S_0P5)               0.0320805311
                                                  0.3071626425 r
  data_out[50] (out)                   0.0000000000
                                                  0.3071626425 r
  data arrival time                               0.3071626425

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3071626425
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0571626425


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U372/X (STQ_ND2_S_1P5)               0.0099311471
                                                  0.2750821114 f
  U349/X (STQ_EO2_S_0P5)               0.0320805311
                                                  0.3071626425 r
  data_out[49] (out)                   0.0000000000
                                                  0.3071626425 r
  data arrival time                               0.3071626425

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3071626425
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0571626425


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U61/X (STQ_OAI21_2)               0.0159353018
                                                                 0.2073370814 r
  error_information/U60/X (STQ_ND2_G_4)               0.0162543803
                                                                 0.2235914618 f
  U362/X (STQ_NR2_G_4)                                0.0148221105
                                                                 0.2384135723 r
  U319/X (STQ_INV_7P5)                                0.0110728890
                                                                 0.2494864613 f
  U397/X (STQ_NR2_G_6)                                0.0147807449
                                                                 0.2642672062 r
  U432/X (STQ_ND2_G_2)                                0.0106781125
                                                                 0.2749453187 f
  U350/X (STQ_EO2_S_0P5)                              0.0319646895
                                                                 0.3069100082 r
  data_out[47] (out)                                  0.0000000000
                                                                 0.3069100082 r
  data arrival time                                              0.3069100082

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3069100082
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0569100082


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U61/X (STQ_OAI21_2)               0.0159353018
                                                                 0.2073370814 r
  error_information/U60/X (STQ_ND2_G_4)               0.0162543803
                                                                 0.2235914618 f
  U362/X (STQ_NR2_G_4)                                0.0148221105
                                                                 0.2384135723 r
  U319/X (STQ_INV_7P5)                                0.0110728890
                                                                 0.2494864613 f
  U397/X (STQ_NR2_G_6)                                0.0147807449
                                                                 0.2642672062 r
  U431/X (STQ_ND2_G_2)                                0.0106781125
                                                                 0.2749453187 f
  U348/X (STQ_EO2_S_0P5)                              0.0319646895
                                                                 0.3069100082 r
  data_out[46] (out)                                  0.0000000000
                                                                 0.3069100082 r
  data arrival time                                              0.3069100082

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3069100082
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0569100082


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U61/X (STQ_OAI21_2)               0.0159353018
                                                                 0.2073370814 r
  error_information/U60/X (STQ_ND2_G_4)               0.0162543803
                                                                 0.2235914618 f
  U362/X (STQ_NR2_G_4)                                0.0148221105
                                                                 0.2384135723 r
  U319/X (STQ_INV_7P5)                                0.0110728890
                                                                 0.2494864613 f
  U397/X (STQ_NR2_G_6)                                0.0147807449
                                                                 0.2642672062 r
  U427/X (STQ_ND2_G_2)                                0.0106781125
                                                                 0.2749453187 f
  U352/X (STQ_EO2_S_0P5)                              0.0319646895
                                                                 0.3069100082 r
  data_out[45] (out)                                  0.0000000000
                                                                 0.3069100082 r
  data arrival time                                              0.3069100082

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3069100082
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0569100082


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U61/X (STQ_OAI21_2)               0.0159353018
                                                                 0.2073370814 r
  error_information/U60/X (STQ_ND2_G_4)               0.0162543803
                                                                 0.2235914618 f
  U362/X (STQ_NR2_G_4)                                0.0148221105
                                                                 0.2384135723 r
  U319/X (STQ_INV_7P5)                                0.0110728890
                                                                 0.2494864613 f
  U397/X (STQ_NR2_G_6)                                0.0147807449
                                                                 0.2642672062 r
  U430/X (STQ_ND2_G_2)                                0.0106781125
                                                                 0.2749453187 f
  U354/X (STQ_EO2_S_0P5)                              0.0319646895
                                                                 0.3069100082 r
  data_out[42] (out)                                  0.0000000000
                                                                 0.3069100082 r
  data arrival time                                              0.3069100082

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3069100082
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0569100082


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U61/X (STQ_OAI21_2)               0.0159353018
                                                                 0.2073370814 r
  error_information/U60/X (STQ_ND2_G_4)               0.0162543803
                                                                 0.2235914618 f
  U362/X (STQ_NR2_G_4)                                0.0148221105
                                                                 0.2384135723 r
  U319/X (STQ_INV_7P5)                                0.0110728890
                                                                 0.2494864613 f
  U397/X (STQ_NR2_G_6)                                0.0147807449
                                                                 0.2642672062 r
  U429/X (STQ_ND2_G_2)                                0.0106781125
                                                                 0.2749453187 f
  U351/X (STQ_EO2_S_0P5)                              0.0319646895
                                                                 0.3069100082 r
  data_out[41] (out)                                  0.0000000000
                                                                 0.3069100082 r
  data arrival time                                              0.3069100082

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3069100082
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0569100082


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0534106866
                                                                 0.0935202911 f
  U434/X (STQ_EO2_S_8)                                0.0405450836
                                                                 0.1340653747 r
  U443/X (STQ_EO3_3)                                  0.0289005339
                                                                 0.1629659086 f
  error_information/U62/X (STQ_NR2_6)                 0.0147722512
                                                                 0.1777381599 r
  error_information/U17/X (STQ_ND2_9)                 0.0136636198
                                                                 0.1914017797 f
  error_information/U61/X (STQ_OAI21_2)               0.0159353018
                                                                 0.2073370814 r
  error_information/U60/X (STQ_ND2_G_4)               0.0162543803
                                                                 0.2235914618 f
  U362/X (STQ_NR2_G_4)                                0.0148221105
                                                                 0.2384135723 r
  U319/X (STQ_INV_7P5)                                0.0110728890
                                                                 0.2494864613 f
  U397/X (STQ_NR2_G_6)                                0.0147807449
                                                                 0.2642672062 r
  U428/X (STQ_ND2_G_2)                                0.0106781125
                                                                 0.2749453187 f
  U353/X (STQ_EO2_S_0P5)                              0.0319646895
                                                                 0.3069100082 r
  data_out[40] (out)                                  0.0000000000
                                                                 0.3069100082 r
  data arrival time                                              0.3069100082

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3069100082
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0569100082


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U404/X (STQ_ND2B_MM_8)               0.0232227296
                                                  0.2522982061 r
  U397/X (STQ_NR2_G_6)                 0.0139465332
                                                  0.2662447393 f
  U380/X (STQ_ND2_S_2)                 0.0109827816
                                                  0.2772275209 r
  U477/X (STQ_EO2_S_0P5)               0.0295760036
                                                  0.3068035245 f
  data_out[44] (out)                   0.0000000000
                                                  0.3068035245 f
  data arrival time                               0.3068035245

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3068035245
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0568035245


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U404/X (STQ_ND2B_MM_8)               0.0232227296
                                                  0.2522982061 r
  U397/X (STQ_NR2_G_6)                 0.0139465332
                                                  0.2662447393 f
  U379/X (STQ_ND2_S_2)                 0.0109827816
                                                  0.2772275209 r
  U476/X (STQ_EO2_S_0P5)               0.0295727849
                                                  0.3068003058 f
  data_out[43] (out)                   0.0000000000
                                                  0.3068003058 f
  data arrival time                               0.3068003058

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3068003058
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0568003058


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U383/X (STQ_ND2_S_3)                 0.0116453767
                                                  0.2767963409 f
  U425/X (STQ_EO2_2)                   0.0296961963
                                                  0.3064925373 r
  data_out[55] (out)                   0.0000000000
                                                  0.3064925373 r
  data arrival time                               0.3064925373

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3064925373
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0564925373


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U384/X (STQ_ND2_S_3)                 0.0116453767
                                                  0.2767963409 f
  U448/X (STQ_EO2_2)                   0.0296961963
                                                  0.3064925373 r
  data_out[53] (out)                   0.0000000000
                                                  0.3064925373 r
  data arrival time                               0.3064925373

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3064925373
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0564925373


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword_in[36] (in)                 0.0000000000
                                                  0.0000000000 r
  U446/X (STQ_EN2_8)                   0.0401096046
                                                  0.0401096046 f
  U395/X (STQ_EN3_3)                   0.0554741472
                                                  0.0955837518 r
  U434/X (STQ_EO2_S_8)                 0.0402694941
                                                  0.1358532459 f
  U443/X (STQ_EO3_3)                   0.0337007642
                                                  0.1695540100 r
  error_information/U62/X (STQ_NR2_6)  0.0129284710
                                                  0.1824824810 f
  error_information/U17/X (STQ_ND2_9)  0.0097766966
                                                  0.1922591776 r
  error_information/U37/X (STQ_NR2_8)  0.0119503736
                                                  0.2042095512 f
  error_information/U35/X (STQ_NR2_3)  0.0248659253
                                                  0.2290754765 r
  U326/X (STQ_ND2B_6)                  0.0188613534
                                                  0.2479368299 f
  U433/X (STQ_NR2_6)                   0.0172141343
                                                  0.2651509643 r
  U398/X (STQ_ND2_S_3)                 0.0116453767
                                                  0.2767963409 f
  U423/X (STQ_EO2_2)                   0.0296961963
                                                  0.3064925373 r
  data_out[48] (out)                   0.0000000000
                                                  0.3064925373 r
  data arrival time                               0.3064925373

  clock vclk (rise edge)               0.2500000000
                                                  0.2500000000
  clock network delay (ideal)          0.0000000000
                                                  0.2500000000
  output external delay                0.0000000000
                                                  0.2500000000
  data required time                              0.2500000000
  -----------------------------------------------------------
  data required time                              0.2500000000
  data arrival time                               -0.3064925373
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0564925373


  Startpoint: codeword_in[36]
              (input port clocked by vclk)
  Endpoint: data_out[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AMDCHIPKILL_DECODER
                     ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c
  ERROR_INFORMATION  ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vclk (rise edge)                              0.0000000000
                                                                 0.0000000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.0000000000
  input external delay                                0.0000000000
                                                                 0.0000000000 r
  codeword_in[36] (in)                                0.0000000000
                                                                 0.0000000000 r
  U446/X (STQ_EN2_8)                                  0.0401096046
                                                                 0.0401096046 f
  U395/X (STQ_EN3_3)                                  0.0554741472
                                                                 0.0955837518 r
  U434/X (STQ_EO2_S_8)                                0.0402694941
                                                                 0.1358532459 f
  U443/X (STQ_EO3_3)                                  0.0337007642
                                                                 0.1695540100 r
  error_information/U62/X (STQ_NR2_6)                 0.0129284710
                                                                 0.1824824810 f
  error_information/U17/X (STQ_ND2_9)                 0.0097766966
                                                                 0.1922591776 r
  error_information/U37/X (STQ_NR2_8)                 0.0119503736
                                                                 0.2042095512 f
  error_information/U36/X (STQ_NR2_G_2P5)             0.0258069932
                                                                 0.2300165445 r
  U326/X (STQ_ND2B_6)                                 0.0228111297
                                                                 0.2528276742 r
  U433/X (STQ_NR2_6)                                  0.0121485889
                                                                 0.2649762630 f
  U240/X (STQ_ND2_S_3)                                0.0126239359
                                                                 0.2776001990 r
  U424/X (STQ_EO2_2)                                  0.0286993980
                                                                 0.3062995970 f
  data_out[54] (out)                                  0.0000000000
                                                                 0.3062995970 f
  data arrival time                                              0.3062995970

  clock vclk (rise edge)                              0.2500000000
                                                                 0.2500000000
  clock network delay (ideal)                         0.0000000000
                                                                 0.2500000000
  output external delay                               0.0000000000
                                                                 0.2500000000
  data required time                                             0.2500000000
  --------------------------------------------------------------------------
  data required time                                             0.2500000000
  data arrival time                                              -0.3062995970
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.0562995970


    Net: data_out[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: data_out[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: AMDCHIPKILL_DECODER

    max_area           0.0000000000
  - Current Area       1184.7359619141
  ------------------------------
    Slack              -1184.7359619141  (VIOLATED)


    Design: AMDCHIPKILL_DECODER

    max_leakage_power      0.0000000000
  - Current Leakage Power  123146.8984375000
  ----------------------------------
    Slack                  -123146.8984375000  (VIOLATED)


1
