

================================================================
== Vivado HLS Report for 'layernorm_save_data'
================================================================
* Date:           Mon Feb 20 12:10:59 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.366|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   96|  24624|   96|  24624|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |   94|  24622|        48|          1|          1| 48 ~ 24576 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|     10|        0|    3891|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|     3678|    2811|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     474|    -|
|Register         |        2|      -|     3549|     194|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        2|     10|     7227|    7370|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+-------+------+------+
    |               Instance              |              Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+---------------------------------+---------+-------+------+------+
    |kernel_29_srem_41s_11ns_33_45_1_U95  |kernel_29_srem_41s_11ns_33_45_1  |        0|      0|  3678|  2811|
    +-------------------------------------+---------------------------------+---------+-------+------+------+
    |Total                                |                                 |        0|      0|  3678|  2811|
    +-------------------------------------+---------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul4_fu_2116_p2                     |     *    |      5|  0|  25|          41|          42|
    |mul_fu_2135_p2                      |     *    |      5|  0|  25|          41|          42|
    |grp_fu_2102_p0                      |     +    |      0|  0|  32|          41|          41|
    |indvar_flatten_next_fu_1117_p2      |     +    |      0|  0|  45|          38|           1|
    |j_fu_1149_p2                        |     +    |      0|  0|  15|           6|           1|
    |mean_V_2_fu_2259_p2                 |     +    |      0|  0|  39|          32|           2|
    |mean_V_3_fu_2253_p2                 |     +    |      0|  0|  39|          32|           1|
    |ret_V_2_fu_2208_p2                  |     +    |      0|  0|  41|          34|           1|
    |sum_0_V_fu_1329_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_10_V_fu_1589_p2                 |     +    |      0|  0|  48|          41|          41|
    |sum_11_V_fu_1615_p2                 |     +    |      0|  0|  48|          41|          41|
    |sum_12_V_fu_1641_p2                 |     +    |      0|  0|  48|          41|          41|
    |sum_13_V_fu_1667_p2                 |     +    |      0|  0|  48|          41|          41|
    |sum_14_V_fu_1693_p2                 |     +    |      0|  0|  48|          41|          41|
    |sum_15_V_fu_1719_p2                 |     +    |      0|  0|  48|          41|          41|
    |sum_1_V_fu_1355_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_2_V_fu_1381_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_3_V_fu_1407_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_4_V_fu_1433_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_5_V_fu_1459_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_6_V_fu_1485_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_7_V_fu_1511_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_8_V_fu_1537_p2                  |     +    |      0|  0|  48|          41|          41|
    |sum_9_V_fu_1563_p2                  |     +    |      0|  0|  48|          41|          41|
    |tmp10_fu_2038_p2                    |     +    |      0|  0|  32|          41|          41|
    |tmp11_fu_1823_p2                    |     +    |      0|  0|  32|          41|          41|
    |tmp12_fu_1829_p2                    |     +    |      0|  0|  32|          41|          41|
    |tmp13_fu_2042_p2                    |     +    |      0|  0|  32|          41|          41|
    |tmp14_fu_2047_p2                    |     +    |      0|  0|  32|          41|          41|
    |tmp15_fu_1835_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp16_fu_2059_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp17_fu_2064_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp18_fu_1841_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_1847_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_1805_p2                     |     +    |      0|  0|  48|          41|          41|
    |tmp20_fu_1853_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_2069_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp22_fu_1859_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp23_fu_1865_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp24_fu_1871_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp25_fu_1877_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp26_fu_1883_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp27_fu_1889_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp28_fu_1895_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp29_fu_2074_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_2008_p2                     |     +    |      0|  0|  32|          41|          41|
    |tmp30_fu_1901_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp31_fu_1907_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp32_fu_1913_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp33_fu_1919_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp34_fu_1925_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp35_fu_1931_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp36_fu_2079_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp37_fu_1937_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp38_fu_1943_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp39_fu_1949_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_2013_p2                     |     +    |      0|  0|  32|          41|          41|
    |tmp40_fu_1955_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp41_fu_1961_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp42_fu_1967_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp43_fu_1973_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp44_fu_2083_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp45_fu_1979_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_1811_p2                     |     +    |      0|  0|  48|          41|          41|
    |tmp5_fu_2017_p2                     |     +    |      0|  0|  32|          41|          41|
    |tmp6_fu_2022_p2                     |     +    |      0|  0|  32|          41|          41|
    |tmp7_fu_2028_p2                     |     +    |      0|  0|  48|          41|          41|
    |tmp8_fu_1817_p2                     |     +    |      0|  0|  48|          41|          41|
    |tmp9_fu_2033_p2                     |     +    |      0|  0|  32|          41|          41|
    |tmp_1_i_fu_2088_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_2004_p2                      |     +    |      0|  0|  32|          41|          41|
    |bound_fu_1106_p2                    |     -    |      0|  0|  45|          38|          38|
    |neg_mul5_fu_2165_p2                 |     -    |      0|  0|  90|           1|          83|
    |neg_mul_fu_2220_p2                  |     -    |      0|  0|  90|           1|          83|
    |neg_ti8_fu_2186_p2                  |     -    |      0|  0|  39|           1|          32|
    |neg_ti_fu_2241_p2                   |     -    |      0|  0|  39|           1|          32|
    |ap_condition_2140                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_945                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_948                    |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V0_status                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_1112_p2         |   icmp   |      0|  0|  21|          38|          38|
    |tmp_14_i_fu_2159_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_4_i_fu_2214_p2                  |   icmp   |      0|  0|  21|          34|           9|
    |tmp_7_i_fu_1143_p2                  |   icmp   |      0|  0|  11|           6|           6|
    |tmp_i_26_fu_1137_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_i_fu_1123_p2                    |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state49_pp0_stage0_iter47  |    or    |      0|  0|   2|           1|           1|
    |j_i_mid2_fu_1129_p3                 |  select  |      0|  0|   6|           1|           1|
    |mean_V_1_fu_2192_p3                 |  select  |      0|  0|  32|           1|          32|
    |mean_V_fu_2247_p3                   |  select  |      0|  0|  32|           1|          32|
    |p_0300_1_i_27_fu_1988_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_0_1_i_fu_1308_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_10_1_i_fu_1238_p3           |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_11_1_i_fu_1231_p3           |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_12_1_i_fu_1224_p3           |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_13_1_i_fu_1217_p3           |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_14_1_i_fu_1210_p3           |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_15_1_i_fu_1203_p3           |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_1_1_i_fu_1301_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_2_1_i_fu_1294_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_3_1_i_fu_1287_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_4_1_i_fu_1280_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_5_1_i_fu_1273_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_6_1_i_fu_1266_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_7_1_i_fu_1259_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_8_1_i_fu_1252_p3            |  select  |      0|  0|  38|           1|           1|
    |p_sum_V_9_1_i_fu_1245_p3            |  select  |      0|  0|  38|           1|           1|
    |p_v9_v_fu_2235_p3                   |  select  |      0|  0|  32|           1|          32|
    |p_v_v_fu_2180_p3                    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |r_V_fu_2198_p2                      |    xor   |      0|  0|  33|          33|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     10|  0|3891|        2769|        2922|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter47                 |   9|          2|    1|          2|
    |ap_phi_mux_tmp_V_43_phi_fu_1058_p8       |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055  |  15|          3|   32|         96|
    |in_V_data_V_blk_n                        |   9|          2|    1|          2|
    |in_V_dest_V_blk_n                        |   9|          2|    1|          2|
    |in_V_id_V_blk_n                          |   9|          2|    1|          2|
    |in_V_last_V_blk_n                        |   9|          2|    1|          2|
    |in_V_user_V_blk_n                        |   9|          2|    1|          2|
    |in_compute_V_V_0_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_10_blk_n                  |   9|          2|    1|          2|
    |in_compute_V_V_11_blk_n                  |   9|          2|    1|          2|
    |in_compute_V_V_12_blk_n                  |   9|          2|    1|          2|
    |in_compute_V_V_13_blk_n                  |   9|          2|    1|          2|
    |in_compute_V_V_14_blk_n                  |   9|          2|    1|          2|
    |in_compute_V_V_15_blk_n                  |   9|          2|    1|          2|
    |in_compute_V_V_1_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_2_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_3_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_4_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_5_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_6_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_7_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_8_blk_n                   |   9|          2|    1|          2|
    |in_compute_V_V_9_blk_n                   |   9|          2|    1|          2|
    |in_compute_y_V_V_0_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_10_blk_n                |   9|          2|    1|          2|
    |in_compute_y_V_V_11_blk_n                |   9|          2|    1|          2|
    |in_compute_y_V_V_12_blk_n                |   9|          2|    1|          2|
    |in_compute_y_V_V_13_blk_n                |   9|          2|    1|          2|
    |in_compute_y_V_V_14_blk_n                |   9|          2|    1|          2|
    |in_compute_y_V_V_15_blk_n                |   9|          2|    1|          2|
    |in_compute_y_V_V_1_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_2_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_3_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_4_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_5_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_6_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_7_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_8_blk_n                 |   9|          2|    1|          2|
    |in_compute_y_V_V_9_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_reg_1033                  |   9|          2|   38|         76|
    |j_i_reg_1044                             |   9|          2|    6|         12|
    |mean_pipe1_V_V_blk_n                     |   9|          2|    1|          2|
    |mean_pipe2_V_V_blk_n                     |   9|          2|    1|          2|
    |n_pipe1_V_V_blk_n                        |   9|          2|    1|          2|
    |p_0300_1_i_fu_770                        |   9|          2|   41|         82|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 474|        104|  194|        454|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_tmp_V_43_reg_1055  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_V_43_reg_1055   |  32|   0|   32|          0|
    |bound_reg_2368                           |  34|   0|   38|          4|
    |exitcond_flatten_reg_2373                |   1|   0|    1|          0|
    |indvar_flatten_reg_1033                  |  38|   0|   38|          0|
    |j_i_reg_1044                             |   6|   0|    6|          0|
    |mean_V_1_reg_2552                        |  32|   0|   32|          0|
    |mean_V_reg_2562                          |  32|   0|   32|          0|
    |mul4_reg_2514                            |  83|   0|   83|          0|
    |mul_reg_2531                             |  83|   0|   83|          0|
    |p_0300_1_i_fu_770                        |  41|   0|   41|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |sum_0_V_1_fu_706                         |  41|   0|   41|          0|
    |sum_0_V_reg_2412                         |  41|   0|   41|          0|
    |sum_10_V_1_fu_746                        |  41|   0|   41|          0|
    |sum_11_V_1_fu_750                        |  41|   0|   41|          0|
    |sum_12_V_1_fu_754                        |  41|   0|   41|          0|
    |sum_13_V_1_fu_758                        |  41|   0|   41|          0|
    |sum_13_V_reg_2442                        |  41|   0|   41|          0|
    |sum_14_V_1_fu_762                        |  41|   0|   41|          0|
    |sum_14_V_reg_2447                        |  41|   0|   41|          0|
    |sum_15_V_1_fu_766                        |  41|   0|   41|          0|
    |sum_1_V_1_fu_710                         |  41|   0|   41|          0|
    |sum_2_V_1_fu_714                         |  41|   0|   41|          0|
    |sum_3_V_1_fu_718                         |  41|   0|   41|          0|
    |sum_3_V_reg_2422                         |  41|   0|   41|          0|
    |sum_4_V_1_fu_722                         |  41|   0|   41|          0|
    |sum_4_V_reg_2427                         |  41|   0|   41|          0|
    |sum_5_V_1_fu_726                         |  41|   0|   41|          0|
    |sum_6_V_1_fu_730                         |  41|   0|   41|          0|
    |sum_7_V_1_fu_734                         |  41|   0|   41|          0|
    |sum_7_V_reg_2432                         |  41|   0|   41|          0|
    |sum_8_V_1_fu_738                         |  41|   0|   41|          0|
    |sum_8_V_reg_2437                         |  41|   0|   41|          0|
    |sum_9_V_1_fu_742                         |  41|   0|   41|          0|
    |sum_val_V_14_i_reg_2502                  |  41|   0|   41|          0|
    |tmp12_reg_2467                           |  41|   0|   41|          0|
    |tmp15_reg_2472                           |  32|   0|   32|          0|
    |tmp1_reg_2452                            |  41|   0|   41|          0|
    |tmp20_reg_2477                           |  32|   0|   32|          0|
    |tmp28_reg_2482                           |  32|   0|   32|          0|
    |tmp32_reg_2487                           |  32|   0|   32|          0|
    |tmp35_reg_2492                           |  32|   0|   32|          0|
    |tmp45_reg_2497                           |  32|   0|   32|          0|
    |tmp4_reg_2457                            |  41|   0|   41|          0|
    |tmp8_reg_2462                            |  41|   0|   41|          0|
    |tmp_14_i_reg_2548                        |   1|   0|    1|          0|
    |tmp_46_reg_2510                          |   1|   0|    1|          0|
    |tmp_49_reg_2536                          |   1|   0|    1|          0|
    |tmp_4_i_reg_2558                         |   1|   0|    1|          0|
    |tmp_4_reg_2417                           |  32|   0|   32|          0|
    |tmp_51_reg_2542                          |  32|   0|   32|          0|
    |tmp_52_reg_2519                          |   1|   0|    1|          0|
    |tmp_54_reg_2525                          |  32|   0|   32|          0|
    |tmp_7_i_reg_2403                         |   1|   0|    1|          0|
    |tmp_i_26_reg_2382                        |   1|   0|    1|          0|
    |tmp_i_26_reg_2382_pp0_iter1_reg          |   1|   0|    1|          0|
    |exitcond_flatten_reg_2373                |  64|  64|    1|          0|
    |sum_val_V_14_i_reg_2502                  |   6|   2|   41|          0|
    |tmp_46_reg_2510                          |  64|  64|    1|          0|
    |tmp_7_i_reg_2403                         |  64|  64|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |3549| 194| 3399|          4|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | layernorm_save_data | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | layernorm_save_data | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | layernorm_save_data | return value |
|start_full_n                |  in |    1| ap_ctrl_hs | layernorm_save_data | return value |
|ap_done                     | out |    1| ap_ctrl_hs | layernorm_save_data | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | layernorm_save_data | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | layernorm_save_data | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | layernorm_save_data | return value |
|start_out                   | out |    1| ap_ctrl_hs | layernorm_save_data | return value |
|start_write                 | out |    1| ap_ctrl_hs | layernorm_save_data | return value |
|in_V_data_V_dout            |  in |  512|   ap_fifo  |     in_V_data_V     |    pointer   |
|in_V_data_V_empty_n         |  in |    1|   ap_fifo  |     in_V_data_V     |    pointer   |
|in_V_data_V_read            | out |    1|   ap_fifo  |     in_V_data_V     |    pointer   |
|in_V_id_V_dout              |  in |    8|   ap_fifo  |      in_V_id_V      |    pointer   |
|in_V_id_V_empty_n           |  in |    1|   ap_fifo  |      in_V_id_V      |    pointer   |
|in_V_id_V_read              | out |    1|   ap_fifo  |      in_V_id_V      |    pointer   |
|in_V_dest_V_dout            |  in |    8|   ap_fifo  |     in_V_dest_V     |    pointer   |
|in_V_dest_V_empty_n         |  in |    1|   ap_fifo  |     in_V_dest_V     |    pointer   |
|in_V_dest_V_read            | out |    1|   ap_fifo  |     in_V_dest_V     |    pointer   |
|in_V_user_V_dout            |  in |   16|   ap_fifo  |     in_V_user_V     |    pointer   |
|in_V_user_V_empty_n         |  in |    1|   ap_fifo  |     in_V_user_V     |    pointer   |
|in_V_user_V_read            | out |    1|   ap_fifo  |     in_V_user_V     |    pointer   |
|in_V_last_V_dout            |  in |    1|   ap_fifo  |     in_V_last_V     |    pointer   |
|in_V_last_V_empty_n         |  in |    1|   ap_fifo  |     in_V_last_V     |    pointer   |
|in_V_last_V_read            | out |    1|   ap_fifo  |     in_V_last_V     |    pointer   |
|n_pipe1_V_V_din             | out |   32|   ap_fifo  |     n_pipe1_V_V     |    pointer   |
|n_pipe1_V_V_full_n          |  in |    1|   ap_fifo  |     n_pipe1_V_V     |    pointer   |
|n_pipe1_V_V_write           | out |    1|   ap_fifo  |     n_pipe1_V_V     |    pointer   |
|mean_pipe1_V_V_din          | out |   32|   ap_fifo  |    mean_pipe1_V_V   |    pointer   |
|mean_pipe1_V_V_full_n       |  in |    1|   ap_fifo  |    mean_pipe1_V_V   |    pointer   |
|mean_pipe1_V_V_write        | out |    1|   ap_fifo  |    mean_pipe1_V_V   |    pointer   |
|mean_pipe2_V_V_din          | out |   32|   ap_fifo  |    mean_pipe2_V_V   |    pointer   |
|mean_pipe2_V_V_full_n       |  in |    1|   ap_fifo  |    mean_pipe2_V_V   |    pointer   |
|mean_pipe2_V_V_write        | out |    1|   ap_fifo  |    mean_pipe2_V_V   |    pointer   |
|in_compute_V_V_0_din        | out |   32|   ap_fifo  |   in_compute_V_V_0  |    pointer   |
|in_compute_V_V_0_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_0  |    pointer   |
|in_compute_V_V_0_write      | out |    1|   ap_fifo  |   in_compute_V_V_0  |    pointer   |
|in_compute_y_V_V_0_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_0 |    pointer   |
|in_compute_y_V_V_0_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_0 |    pointer   |
|in_compute_y_V_V_0_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_0 |    pointer   |
|in_compute_V_V_1_din        | out |   32|   ap_fifo  |   in_compute_V_V_1  |    pointer   |
|in_compute_V_V_1_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_1  |    pointer   |
|in_compute_V_V_1_write      | out |    1|   ap_fifo  |   in_compute_V_V_1  |    pointer   |
|in_compute_y_V_V_1_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_1 |    pointer   |
|in_compute_y_V_V_1_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_1 |    pointer   |
|in_compute_y_V_V_1_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_1 |    pointer   |
|in_compute_V_V_2_din        | out |   32|   ap_fifo  |   in_compute_V_V_2  |    pointer   |
|in_compute_V_V_2_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_2  |    pointer   |
|in_compute_V_V_2_write      | out |    1|   ap_fifo  |   in_compute_V_V_2  |    pointer   |
|in_compute_y_V_V_2_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_2 |    pointer   |
|in_compute_y_V_V_2_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_2 |    pointer   |
|in_compute_y_V_V_2_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_2 |    pointer   |
|in_compute_V_V_3_din        | out |   32|   ap_fifo  |   in_compute_V_V_3  |    pointer   |
|in_compute_V_V_3_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_3  |    pointer   |
|in_compute_V_V_3_write      | out |    1|   ap_fifo  |   in_compute_V_V_3  |    pointer   |
|in_compute_y_V_V_3_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_3 |    pointer   |
|in_compute_y_V_V_3_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_3 |    pointer   |
|in_compute_y_V_V_3_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_3 |    pointer   |
|in_compute_V_V_4_din        | out |   32|   ap_fifo  |   in_compute_V_V_4  |    pointer   |
|in_compute_V_V_4_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_4  |    pointer   |
|in_compute_V_V_4_write      | out |    1|   ap_fifo  |   in_compute_V_V_4  |    pointer   |
|in_compute_y_V_V_4_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_4 |    pointer   |
|in_compute_y_V_V_4_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_4 |    pointer   |
|in_compute_y_V_V_4_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_4 |    pointer   |
|in_compute_V_V_5_din        | out |   32|   ap_fifo  |   in_compute_V_V_5  |    pointer   |
|in_compute_V_V_5_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_5  |    pointer   |
|in_compute_V_V_5_write      | out |    1|   ap_fifo  |   in_compute_V_V_5  |    pointer   |
|in_compute_y_V_V_5_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_5 |    pointer   |
|in_compute_y_V_V_5_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_5 |    pointer   |
|in_compute_y_V_V_5_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_5 |    pointer   |
|in_compute_V_V_6_din        | out |   32|   ap_fifo  |   in_compute_V_V_6  |    pointer   |
|in_compute_V_V_6_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_6  |    pointer   |
|in_compute_V_V_6_write      | out |    1|   ap_fifo  |   in_compute_V_V_6  |    pointer   |
|in_compute_y_V_V_6_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_6 |    pointer   |
|in_compute_y_V_V_6_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_6 |    pointer   |
|in_compute_y_V_V_6_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_6 |    pointer   |
|in_compute_V_V_7_din        | out |   32|   ap_fifo  |   in_compute_V_V_7  |    pointer   |
|in_compute_V_V_7_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_7  |    pointer   |
|in_compute_V_V_7_write      | out |    1|   ap_fifo  |   in_compute_V_V_7  |    pointer   |
|in_compute_y_V_V_7_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_7 |    pointer   |
|in_compute_y_V_V_7_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_7 |    pointer   |
|in_compute_y_V_V_7_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_7 |    pointer   |
|in_compute_V_V_8_din        | out |   32|   ap_fifo  |   in_compute_V_V_8  |    pointer   |
|in_compute_V_V_8_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_8  |    pointer   |
|in_compute_V_V_8_write      | out |    1|   ap_fifo  |   in_compute_V_V_8  |    pointer   |
|in_compute_y_V_V_8_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_8 |    pointer   |
|in_compute_y_V_V_8_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_8 |    pointer   |
|in_compute_y_V_V_8_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_8 |    pointer   |
|in_compute_V_V_9_din        | out |   32|   ap_fifo  |   in_compute_V_V_9  |    pointer   |
|in_compute_V_V_9_full_n     |  in |    1|   ap_fifo  |   in_compute_V_V_9  |    pointer   |
|in_compute_V_V_9_write      | out |    1|   ap_fifo  |   in_compute_V_V_9  |    pointer   |
|in_compute_y_V_V_9_din      | out |   32|   ap_fifo  |  in_compute_y_V_V_9 |    pointer   |
|in_compute_y_V_V_9_full_n   |  in |    1|   ap_fifo  |  in_compute_y_V_V_9 |    pointer   |
|in_compute_y_V_V_9_write    | out |    1|   ap_fifo  |  in_compute_y_V_V_9 |    pointer   |
|in_compute_V_V_10_din       | out |   32|   ap_fifo  |  in_compute_V_V_10  |    pointer   |
|in_compute_V_V_10_full_n    |  in |    1|   ap_fifo  |  in_compute_V_V_10  |    pointer   |
|in_compute_V_V_10_write     | out |    1|   ap_fifo  |  in_compute_V_V_10  |    pointer   |
|in_compute_y_V_V_10_din     | out |   32|   ap_fifo  | in_compute_y_V_V_10 |    pointer   |
|in_compute_y_V_V_10_full_n  |  in |    1|   ap_fifo  | in_compute_y_V_V_10 |    pointer   |
|in_compute_y_V_V_10_write   | out |    1|   ap_fifo  | in_compute_y_V_V_10 |    pointer   |
|in_compute_V_V_11_din       | out |   32|   ap_fifo  |  in_compute_V_V_11  |    pointer   |
|in_compute_V_V_11_full_n    |  in |    1|   ap_fifo  |  in_compute_V_V_11  |    pointer   |
|in_compute_V_V_11_write     | out |    1|   ap_fifo  |  in_compute_V_V_11  |    pointer   |
|in_compute_y_V_V_11_din     | out |   32|   ap_fifo  | in_compute_y_V_V_11 |    pointer   |
|in_compute_y_V_V_11_full_n  |  in |    1|   ap_fifo  | in_compute_y_V_V_11 |    pointer   |
|in_compute_y_V_V_11_write   | out |    1|   ap_fifo  | in_compute_y_V_V_11 |    pointer   |
|in_compute_V_V_12_din       | out |   32|   ap_fifo  |  in_compute_V_V_12  |    pointer   |
|in_compute_V_V_12_full_n    |  in |    1|   ap_fifo  |  in_compute_V_V_12  |    pointer   |
|in_compute_V_V_12_write     | out |    1|   ap_fifo  |  in_compute_V_V_12  |    pointer   |
|in_compute_y_V_V_12_din     | out |   32|   ap_fifo  | in_compute_y_V_V_12 |    pointer   |
|in_compute_y_V_V_12_full_n  |  in |    1|   ap_fifo  | in_compute_y_V_V_12 |    pointer   |
|in_compute_y_V_V_12_write   | out |    1|   ap_fifo  | in_compute_y_V_V_12 |    pointer   |
|in_compute_V_V_13_din       | out |   32|   ap_fifo  |  in_compute_V_V_13  |    pointer   |
|in_compute_V_V_13_full_n    |  in |    1|   ap_fifo  |  in_compute_V_V_13  |    pointer   |
|in_compute_V_V_13_write     | out |    1|   ap_fifo  |  in_compute_V_V_13  |    pointer   |
|in_compute_y_V_V_13_din     | out |   32|   ap_fifo  | in_compute_y_V_V_13 |    pointer   |
|in_compute_y_V_V_13_full_n  |  in |    1|   ap_fifo  | in_compute_y_V_V_13 |    pointer   |
|in_compute_y_V_V_13_write   | out |    1|   ap_fifo  | in_compute_y_V_V_13 |    pointer   |
|in_compute_V_V_14_din       | out |   32|   ap_fifo  |  in_compute_V_V_14  |    pointer   |
|in_compute_V_V_14_full_n    |  in |    1|   ap_fifo  |  in_compute_V_V_14  |    pointer   |
|in_compute_V_V_14_write     | out |    1|   ap_fifo  |  in_compute_V_V_14  |    pointer   |
|in_compute_y_V_V_14_din     | out |   32|   ap_fifo  | in_compute_y_V_V_14 |    pointer   |
|in_compute_y_V_V_14_full_n  |  in |    1|   ap_fifo  | in_compute_y_V_V_14 |    pointer   |
|in_compute_y_V_V_14_write   | out |    1|   ap_fifo  | in_compute_y_V_V_14 |    pointer   |
|in_compute_V_V_15_din       | out |   32|   ap_fifo  |  in_compute_V_V_15  |    pointer   |
|in_compute_V_V_15_full_n    |  in |    1|   ap_fifo  |  in_compute_V_V_15  |    pointer   |
|in_compute_V_V_15_write     | out |    1|   ap_fifo  |  in_compute_V_V_15  |    pointer   |
|in_compute_y_V_V_15_din     | out |   32|   ap_fifo  | in_compute_y_V_V_15 |    pointer   |
|in_compute_y_V_V_15_full_n  |  in |    1|   ap_fifo  | in_compute_y_V_V_15 |    pointer   |
|in_compute_y_V_V_15_write   | out |    1|   ap_fifo  | in_compute_y_V_V_15 |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

