// Seed: 99367642
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input uwire id_4,
    output wire id_5
);
  id_7(
      .id_0(id_5 + id_3), .id_1(1), .id_2(~id_3)
  );
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input tri id_2,
    output tri1 id_3,
    input logic id_4,
    input supply1 id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    input uwire id_11,
    input supply0 id_12,
    input wire id_13
    , id_20,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    input tri0 id_17,
    output supply1 id_18
);
  always @(*) id_1 <= id_4;
  nor (
      id_6,
      id_20,
      id_2,
      id_17,
      id_15,
      id_10,
      id_14,
      id_9,
      id_7,
      id_5,
      id_11,
      id_4,
      id_16,
      id_12,
      id_0,
      id_13,
      id_8
  );
  module_0(
      id_3, id_11, id_15, id_13, id_10, id_6
  );
endmodule
