// Seed: 1376806071
module module_0;
  wire id_2;
  tri0 id_3;
  wire id_4;
  assign id_1 = 1;
  assign id_3 = 1;
  assign id_1 = 1'b0;
  integer id_5 (
      .id_0(id_2),
      .id_1(id_6),
      .id_2(1),
      .id_3(id_4)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_6 = 1;
  module_0();
endmodule
