INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ipshared/7cca/src/axis_red_pitaya_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_adc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_signal_split_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ip/system_frequency_counter_0_0/sim/system_frequency_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_frequency_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/signal_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_split
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/frequency_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ip/system_xlc_reset_0/sim/system_xlc_reset_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlc_reset_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAcquisition_imp_11FS564
INFO: [VRFC 10-311] analyzing module FrequencyCounter_imp_MPHDEJ
INFO: [VRFC 10-311] analyzing module PS7_imp_1QJPAX8
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_15HE6GA
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_ps7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.srcs/sources_1/new/axis-breakdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axisbreakdown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/pow2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pow2
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/pow2.v:29]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/pow2.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.srcs/sources_1/new/pulse_gen.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyxia/Documents/projects/FastReadout/Pulse-counting/Frequency_counter/tmp/freq/freq.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_counter_tb
