Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/LearningNetworkTest_isim_beh.exe -prj E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/LearningNetworkTest_beh.prj work.LearningNetworkTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../multiplier.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../weightUpdateOutput.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../weightUpdateHidden.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../WeightMult.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../OutputNode.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../HiddenNode.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../LearningNetwork.vhd" into library work
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../LearningNetwork.vhd" Line 89: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../LearningNetwork.vhd" Line 106: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../LearningNetwork.vhd" Line 123: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../LearningNetwork.vhd" Line 139: Actual for formal port input is neither a static name nor a globally static expression
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/../LearningNetwork_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity weightUpdateHidden [weightupdatehidden_default]
Compiling architecture behavioral of entity WeightMult [weightmult_default]
Compiling architecture behavioral of entity HiddenNode [\HiddenNode(1,('0','0','0','0','...]
Compiling architecture behavioral of entity weightUpdateOutput [weightupdateoutput_default]
Compiling architecture behavioral of entity OutputNode [\OutputNode(3,('0','0','0','0','...]
Compiling architecture behavioral of entity LearningNetwork [learningnetwork_default]
Compiling architecture behavior of entity learningnetworktest
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable E:/Xilinx/Neural_FPGA_Project_RL/RL_Neural_FPGA/LearningNetworkTest_isim_beh.exe
Fuse Memory Usage: 36180 KB
Fuse CPU Usage: 1045 ms
