#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 31 20:54:20 2019
# Process ID: 6585
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.xpr
INFO: [Project 1-313] Project file moved from '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo', nor could it be found using path '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 6527.281 ; gain = 122.574 ; free physical = 3434 ; free virtual = 9005
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- user.org:user:PWM_CONTROLLER:1.0 - PWM_CONTROLLER_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_0
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_1
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_2
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_3
Adding component instance block -- xilinx.com:module_ref:PWM_CLK_EN:1.0 - PWM_CLK_EN_0
Adding component instance block -- user.org:user:RGB_PWM:1.0 - RGB_PWM_0
Successfully read diagram <design_1> from BD file </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6767.035 ; gain = 0.000 ; free physical = 3358 ; free virtual = 8962
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells RGB_PWM_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_design "design_2"
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd}
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user RGB_PWM 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:RGB_PWM:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:RGB_PWM:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core user.org:user:RGB_PWM:1.0]
write_peripheral [ipx::find_open_core user.org:user:RGB_PWM:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:RGB_PWM:1.0'. The one found in IP location '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0' will take precedence over the same IP in location /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0
startgroup
create_bd_cell -type ip -vlnv user.org:user:RGB_PWM:1.0 RGB_PWM_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/RGB_PWM_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins RGB_PWM_0/S00_AXI]
Slave segment </RGB_PWM_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
ipx::edit_ip_in_project -upgrade true -name RGB_PWM_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.tmp/RGB_PWM_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:RGB_PWM:1.0'. The one found in IP location '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0' will take precedence over the same IP in location /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/hdl/RGB_PWM_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/hdl/RGB_PWM_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7023.000 ; gain = 0.000 ; free physical = 3146 ; free virtual = 8768
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 14
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/hdl/RGB_PWM_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/hdl/RGB_PWM_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/hdl/RGB_PWM_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/hdl/RGB_PWM_v1_0.v:]
[Thu Oct 31 21:10:47 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.tmp/RGB_PWM_v1_0_project/RGB_PWM_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
current_project m5
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_RGB_PWM_0_S00_AXI_reg}]
set_property offset 0x4BB04000 [get_bd_addr_segs {processing_system7_0/Data/SEG_RGB_PWM_0_S00_AXI_reg}]
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RGB_PWM_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:RGB_PWM:1.0'. The one found in IP location '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0' will take precedence over the same IP in location /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0/RGB_PWM_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:RGB_PWM:1.0 [get_ips  design_2_RGB_PWM_0_0] -log ip_upgrade.log
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RGB_PWM_0_0 (RGB_PWM_v1.0 1.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_DC_VAL_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_DC_VAL_G'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_DC_VAL_R'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_EN'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_PFREQ_VAL_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_PFREQ_VAL_G'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_PFREQ_VAL_R'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_PSW_VAL_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_PSW_VAL_G'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_PSW_VAL_R'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_RGB_PWM_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_RGB_PWM_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RGB_PWM_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd]
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd]
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/synth/design_2.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7177.941 ; gain = 21.906 ; free physical = 2850 ; free virtual = 8574
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs design_2]
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {PWM_CLK_EN_0}]]
current_bd_design design_2
copy_bd_objs -from_design design_1 / $tmpCopyObjs
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {PWM_CLK_EN_0}]]
current_bd_design design_2
copy_bd_objs -from_design design_1 / $tmpCopyObjs
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {PWM_CLK_EN_0}]]
current_bd_design design_2
copy_bd_objs -from_design design_1 / $tmpCopyObjs
undo
INFO: [Common 17-17] undo 'copy_bd_objs -from_design design_1 / $tmpCopyObjs'
undo
INFO: [Common 17-17] undo 'current_bd_design design_2'
current_bd_design [get_bd_designs design_2]
undo
INFO: [Common 17-17] undo 'current_bd_design [get_bd_designs design_2]'
current_bd_design [get_bd_designs design_2]
undo
INFO: [Common 17-17] undo 'current_bd_design [get_bd_designs design_2]'
current_bd_design [get_bd_designs design_2]
undo
INFO: [Common 17-17] undo 'current_bd_design [get_bd_designs design_2]'
current_bd_design [get_bd_designs design_2]
delete_bd_objs [get_bd_cells PWM_CLK_EN_1]
set_property location {2 541 -348} [get_bd_cells PWM_CLK_EN_0]
connect_bd_net [get_bd_pins PWM_CLK_EN_0/i_PWM_FREQ] [get_bd_pins RGB_PWM_0/o_PFREQ_VAL_R]
copy_bd_objs /  [get_bd_cells {PWM_CLK_EN_0}]
connect_bd_net [get_bd_pins PWM_CLK_EN_1/i_PWM_FREQ] [get_bd_pins RGB_PWM_0/o_PFREQ_VAL_G]
copy_bd_objs /  [get_bd_cells {PWM_CLK_EN_0}]
connect_bd_net [get_bd_pins PWM_CLK_EN_2/i_PWM_FREQ] [get_bd_pins RGB_PWM_0/o_PFREQ_VAL_B]
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs design_2]
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {DUTY_CYCLE_0}]]
current_bd_design design_2
copy_bd_objs -from_design design_1 / $tmpCopyObjs
connect_bd_net [get_bd_pins DUTY_CYCLE_0/i_DC_VAL] [get_bd_pins RGB_PWM_0/o_DC_VAL_R]
connect_bd_net [get_bd_pins DUTY_CYCLE_0/i_PULSE_WINDOW] [get_bd_pins RGB_PWM_0/o_PSW_VAL_R]
copy_bd_objs /  [get_bd_cells {DUTY_CYCLE_0}]
connect_bd_net [get_bd_pins DUTY_CYCLE_1/i_DC_VAL] [get_bd_pins RGB_PWM_0/o_DC_VAL_G]
connect_bd_net [get_bd_pins DUTY_CYCLE_1/i_PULSE_WINDOW] [get_bd_pins RGB_PWM_0/o_PSW_VAL_G]
copy_bd_objs /  [get_bd_cells {DUTY_CYCLE_0}]
connect_bd_net [get_bd_pins DUTY_CYCLE_2/i_DC_VAL] [get_bd_pins RGB_PWM_0/o_DC_VAL_B]
connect_bd_net [get_bd_pins DUTY_CYCLE_2/i_PULSE_WINDOW] [get_bd_pins RGB_PWM_0/o_PSW_VAL_B]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins PWM_CLK_EN_0/i_CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins PWM_CLK_EN_1/i_CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins PWM_CLK_EN_2/i_CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins DUTY_CYCLE_0/i_CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins DUTY_CYCLE_1/i_CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins DUTY_CYCLE_2/i_CLK]
endgroup
connect_bd_net [get_bd_pins PWM_CLK_EN_0/o_CLK_EN] [get_bd_pins DUTY_CYCLE_0/i_CEN]
connect_bd_net [get_bd_pins PWM_CLK_EN_1/o_CLK_EN] [get_bd_pins DUTY_CYCLE_1/i_CEN]
connect_bd_net [get_bd_pins PWM_CLK_EN_2/o_CLK_EN] [get_bd_pins DUTY_CYCLE_2/i_CEN]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_WIDTH {3} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {4 1333 -74} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins RGB_PWM_0/o_EN] [get_bd_pins xlslice_0/Din]
set_property location {4 1347 -145} [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
set_property location {4 1381 -219} [get_bd_cells xlslice_2]
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins RGB_PWM_0/o_EN]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins RGB_PWM_0/o_EN]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins DUTY_CYCLE_0/i_EN]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins DUTY_CYCLE_1/i_EN]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins DUTY_CYCLE_2/i_EN]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins DUTY_CYCLE_1/o_OUT] [get_bd_pins DUTY_CYCLE_0/o_OUT] [get_bd_pins DUTY_CYCLE_2/o_OUT]
endgroup
delete_bd_objs [get_bd_nets DUTY_CYCLE_1_o_OUT] [get_bd_ports o_OUT_0]
delete_bd_objs [get_bd_nets DUTY_CYCLE_0_o_OUT] [get_bd_ports o_OUT_1]
startgroup
make_bd_pins_external  [get_bd_pins DUTY_CYCLE_0/o_OUT]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins DUTY_CYCLE_1/o_OUT]
endgroup
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd]
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_0/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_R'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_1/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_G'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_2/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_B'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/synth/design_2.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_0/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_R'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_1/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_G'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_2/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_B'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/synth/design_2.hwdef
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd] -top
add_files -norecurse /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 31 21:29:41 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 21:29:41 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 7624.227 ; gain = 152.113 ; free physical = 2291 ; free virtual = 8143
reset_run synth_1
launch_runs synth_1 -jobs 14
[Thu Oct 31 21:30:41 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 1957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7775.953 ; gain = 0.000 ; free physical = 2134 ; free virtual = 7995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1172 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1140 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 8000.586 ; gain = 376.359 ; free physical = 2048 ; free virtual = 7910
close [ open /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc w ]
add_files -fileset constrs_1 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc
set_property is_enabled false [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/pwm.xdc]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc]
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 8325.508 ; gain = 82.039 ; free physical = 1626 ; free virtual = 7517
reset_run synth_1
launch_runs synth_1 -jobs 14
[Thu Oct 31 21:51:35 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list o_OUT_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_OUT_1]]
reset_run synth_1
set_property top design_2_wrapper [current_fileset]
update_compile_order -fileset sources_1
close_design
launch_runs synth_1 -jobs 14
[Thu Oct 31 21:57:59 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc]
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8436.184 ; gain = 0.000 ; free physical = 1535 ; free virtual = 7455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8436.184 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7440
set_property IOSTANDARD LVCMOS33 [get_ports [list o_OUT_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_OUT_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_OUT_2]]
place_ports o_OUT_0 U13
place_ports o_OUT_1 T19
place_ports o_OUT_2 W20
set_property target_constrs_file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/constrs_1/new/rgb.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 14
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8436.184 ; gain = 0.000 ; free physical = 1551 ; free virtual = 7406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8436.184 ; gain = 0.000 ; free physical = 1540 ; free virtual = 7397
[Thu Oct 31 22:13:17 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
file copy -force /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper.sysdef /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_2_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} CONFIG.PCW_UIPARAM_DDR_CL {7} CONFIG.PCW_UIPARAM_DDR_CWL {6.000000} CONFIG.PCW_UIPARAM_DDR_T_RCD {13.75} CONFIG.PCW_UIPARAM_DDR_T_RP {13.75} CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} CONFIG.PCW_UIPARAM_DDR_T_FAW {40} CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_CLK0_FREQ {50000000} CONFIG.PCW_CLK1_FREQ {10000000} CONFIG.PCW_CLK2_FREQ {10000000} CONFIG.PCW_CLK3_FREQ {10000000} CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {6} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} CONFIG.PCW_IOPLL_CTRL_FBDIV {30} CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} CONFIG.PCW_SPI_PERIPHERAL_VALID {1} CONFIG.PCW_UART_PERIPHERAL_VALID {1} CONFIG.PCW_EN_EMIO_SPI1 {0} CONFIG.PCW_EN_EMIO_UART0 {0} CONFIG.PCW_EN_QSPI {1} CONFIG.PCW_EN_GPIO {1} CONFIG.PCW_EN_SDIO0 {1} CONFIG.PCW_EN_SPI1 {1} CONFIG.PCW_EN_UART0 {1} CONFIG.PCW_EN_UART1 {0} CONFIG.PCW_EN_USB0 {1} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_BL {8} CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom} CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1600K} CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} CONFIG.PCW_NAND_GRP_D8_ENABLE {0} CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} CONFIG.PCW_NOR_GRP_A25_ENABLE {0} CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} CONFIG.PCW_ENET_RESET_ENABLE {0} CONFIG.PCW_ENET0_RESET_ENABLE {0} CONFIG.PCW_ENET1_RESET_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} CONFIG.PCW_SD0_GRP_WP_ENABLE {0} CONFIG.PCW_SD0_GRP_POW_ENABLE {0} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_UART1_IO {<Select>} CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} CONFIG.PCW_SPI1_GRP_SS0_ENABLE {1} CONFIG.PCW_SPI1_GRP_SS0_IO {MIO 13} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} CONFIG.PCW_USB_RESET_ENABLE {1} CONFIG.PCW_USB_RESET_SELECT {Share reset pin} CONFIG.PCW_USB0_RESET_ENABLE {1} CONFIG.PCW_USB0_RESET_IO {MIO 46} CONFIG.PCW_USB1_RESET_ENABLE {0} CONFIG.PCW_I2C0_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_ENABLE {1} CONFIG.PCW_I2C1_RESET_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_MIO_0_PULLUP {enabled} CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_0_DIRECTION {inout} CONFIG.PCW_MIO_0_SLEW {slow} CONFIG.PCW_MIO_1_PULLUP {enabled} CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_1_DIRECTION {out} CONFIG.PCW_MIO_1_SLEW {slow} CONFIG.PCW_MIO_2_PULLUP {disabled} CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_2_DIRECTION {inout} CONFIG.PCW_MIO_2_SLEW {slow} CONFIG.PCW_MIO_3_PULLUP {disabled} CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_3_DIRECTION {inout} CONFIG.PCW_MIO_3_SLEW {slow} CONFIG.PCW_MIO_4_PULLUP {disabled} CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_4_DIRECTION {inout} CONFIG.PCW_MIO_4_SLEW {slow} CONFIG.PCW_MIO_5_PULLUP {disabled} CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_5_DIRECTION {inout} CONFIG.PCW_MIO_5_SLEW {slow} CONFIG.PCW_MIO_6_PULLUP {disabled} CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_6_DIRECTION {out} CONFIG.PCW_MIO_6_SLEW {slow} CONFIG.PCW_MIO_7_PULLUP {disabled} CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_7_DIRECTION {out} CONFIG.PCW_MIO_7_SLEW {slow} CONFIG.PCW_MIO_8_PULLUP {disabled} CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_8_DIRECTION {out} CONFIG.PCW_MIO_8_SLEW {slow} CONFIG.PCW_MIO_9_PULLUP {enabled} CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_9_DIRECTION {inout} CONFIG.PCW_MIO_9_SLEW {slow} CONFIG.PCW_MIO_10_PULLUP {enabled} CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_10_DIRECTION {inout} CONFIG.PCW_MIO_10_SLEW {slow} CONFIG.PCW_MIO_11_PULLUP {enabled} CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_11_DIRECTION {inout} CONFIG.PCW_MIO_11_SLEW {slow} CONFIG.PCW_MIO_12_PULLUP {enabled} CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_12_DIRECTION {inout} CONFIG.PCW_MIO_12_SLEW {slow} CONFIG.PCW_MIO_13_PULLUP {enabled} CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_13_DIRECTION {inout} CONFIG.PCW_MIO_13_SLEW {slow} CONFIG.PCW_MIO_14_PULLUP {enabled} CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_14_DIRECTION {in} CONFIG.PCW_MIO_14_SLEW {slow} CONFIG.PCW_MIO_15_PULLUP {enabled} CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_15_DIRECTION {out} CONFIG.PCW_MIO_15_SLEW {slow} CONFIG.PCW_MIO_16_PULLUP {enabled} CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_16_DIRECTION {inout} CONFIG.PCW_MIO_16_SLEW {slow} CONFIG.PCW_MIO_17_PULLUP {enabled} CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_17_DIRECTION {inout} CONFIG.PCW_MIO_17_SLEW {slow} CONFIG.PCW_MIO_18_PULLUP {enabled} CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_18_DIRECTION {inout} CONFIG.PCW_MIO_18_SLEW {slow} CONFIG.PCW_MIO_19_PULLUP {enabled} CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_19_DIRECTION {inout} CONFIG.PCW_MIO_19_SLEW {slow} CONFIG.PCW_MIO_20_PULLUP {enabled} CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_20_DIRECTION {inout} CONFIG.PCW_MIO_20_SLEW {slow} CONFIG.PCW_MIO_21_PULLUP {enabled} CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_21_DIRECTION {inout} CONFIG.PCW_MIO_21_SLEW {slow} CONFIG.PCW_MIO_22_PULLUP {enabled} CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_22_DIRECTION {inout} CONFIG.PCW_MIO_22_SLEW {slow} CONFIG.PCW_MIO_23_PULLUP {enabled} CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_23_DIRECTION {inout} CONFIG.PCW_MIO_23_SLEW {slow} CONFIG.PCW_MIO_24_PULLUP {enabled} CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_24_DIRECTION {inout} CONFIG.PCW_MIO_24_SLEW {slow} CONFIG.PCW_MIO_25_PULLUP {enabled} CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_25_DIRECTION {inout} CONFIG.PCW_MIO_25_SLEW {slow} CONFIG.PCW_MIO_26_PULLUP {enabled} CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_26_DIRECTION {inout} CONFIG.PCW_MIO_26_SLEW {slow} CONFIG.PCW_MIO_27_PULLUP {enabled} CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_27_DIRECTION {inout} CONFIG.PCW_MIO_27_SLEW {slow} CONFIG.PCW_MIO_28_PULLUP {enabled} CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_28_DIRECTION {inout} CONFIG.PCW_MIO_28_SLEW {slow} CONFIG.PCW_MIO_29_PULLUP {enabled} CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_29_DIRECTION {in} CONFIG.PCW_MIO_29_SLEW {slow} CONFIG.PCW_MIO_30_PULLUP {enabled} CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_30_DIRECTION {out} CONFIG.PCW_MIO_30_SLEW {slow} CONFIG.PCW_MIO_31_PULLUP {enabled} CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_31_DIRECTION {in} CONFIG.PCW_MIO_31_SLEW {slow} CONFIG.PCW_MIO_32_PULLUP {enabled} CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_32_DIRECTION {inout} CONFIG.PCW_MIO_32_SLEW {slow} CONFIG.PCW_MIO_33_PULLUP {enabled} CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_33_DIRECTION {inout} CONFIG.PCW_MIO_33_SLEW {slow} CONFIG.PCW_MIO_34_PULLUP {enabled} CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_34_DIRECTION {inout} CONFIG.PCW_MIO_34_SLEW {slow} CONFIG.PCW_MIO_35_PULLUP {enabled} CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_35_DIRECTION {inout} CONFIG.PCW_MIO_35_SLEW {slow} CONFIG.PCW_MIO_36_PULLUP {enabled} CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_36_DIRECTION {in} CONFIG.PCW_MIO_36_SLEW {slow} CONFIG.PCW_MIO_37_PULLUP {enabled} CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_37_DIRECTION {inout} CONFIG.PCW_MIO_37_SLEW {slow} CONFIG.PCW_MIO_38_PULLUP {enabled} CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_38_DIRECTION {inout} CONFIG.PCW_MIO_38_SLEW {slow} CONFIG.PCW_MIO_39_PULLUP {enabled} CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_39_DIRECTION {inout} CONFIG.PCW_MIO_39_SLEW {slow} CONFIG.PCW_MIO_40_PULLUP {enabled} CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_40_DIRECTION {inout} CONFIG.PCW_MIO_40_SLEW {slow} CONFIG.PCW_MIO_41_PULLUP {enabled} CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_41_DIRECTION {inout} CONFIG.PCW_MIO_41_SLEW {slow} CONFIG.PCW_MIO_42_PULLUP {enabled} CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_42_DIRECTION {inout} CONFIG.PCW_MIO_42_SLEW {slow} CONFIG.PCW_MIO_43_PULLUP {enabled} CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_43_DIRECTION {inout} CONFIG.PCW_MIO_43_SLEW {slow} CONFIG.PCW_MIO_44_PULLUP {enabled} CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_44_DIRECTION {inout} CONFIG.PCW_MIO_44_SLEW {slow} CONFIG.PCW_MIO_45_PULLUP {enabled} CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_45_DIRECTION {inout} CONFIG.PCW_MIO_45_SLEW {slow} CONFIG.PCW_MIO_46_PULLUP {enabled} CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_46_DIRECTION {out} CONFIG.PCW_MIO_46_SLEW {slow} CONFIG.PCW_MIO_47_PULLUP {enabled} CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_47_DIRECTION {in} CONFIG.PCW_MIO_47_SLEW {slow} CONFIG.PCW_MIO_48_PULLUP {enabled} CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_48_DIRECTION {inout} CONFIG.PCW_MIO_48_SLEW {slow} CONFIG.PCW_MIO_49_PULLUP {enabled} CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_49_DIRECTION {inout} CONFIG.PCW_MIO_49_SLEW {slow} CONFIG.PCW_MIO_50_PULLUP {enabled} CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_50_DIRECTION {inout} CONFIG.PCW_MIO_50_SLEW {slow} CONFIG.PCW_MIO_51_PULLUP {enabled} CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_51_DIRECTION {inout} CONFIG.PCW_MIO_51_SLEW {slow} CONFIG.PCW_MIO_52_PULLUP {enabled} CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_52_DIRECTION {inout} CONFIG.PCW_MIO_52_SLEW {slow} CONFIG.PCW_MIO_53_PULLUP {enabled} CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_53_DIRECTION {inout} CONFIG.PCW_MIO_53_SLEW {slow} CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO} CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#mosi#miso#sclk#ss[0]#rx#tx#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]} CONFIG.PCW_FPGA_FCLK0_ENABLE {1} CONFIG.PCW_FPGA_FCLK1_ENABLE {0} CONFIG.PCW_FPGA_FCLK2_ENABLE {0} CONFIG.PCW_FPGA_FCLK3_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_processing_system7_0_0_FCLK_CLK0 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/design_2.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_0/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_R'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_1/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_G'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_2/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_B'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/synth/design_2.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_0/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_R'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_1/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_G'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PWM_CLK_EN_2/i_PWM_FREQ'(28) to net 'RGB_PWM_0_o_PFREQ_VAL_B'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_2/synth/design_2.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 31 22:25:53 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 22:25:53 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 8513.062 ; gain = 13.848 ; free physical = 1321 ; free virtual = 7388
file copy -force /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_2_wrapper.sysdef /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_2_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 22:34:57 2019...
