python3 ../../checks/genchecks.py
Reading checks.cfg.
Creating checks directory.
Generated 52 checks.
make -C checks
make[1]: Entering directory '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks'
sby causal_ch0.sby
SBY 14:25:15 [causal_ch0] Writing 'causal_ch0/src/defines.sv'.
SBY 14:25:15 [causal_ch0] Writing 'causal_ch0/src/causal_ch0.sv'.
SBY 14:25:15 [causal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/causal_ch0/src/rvfi_macros.vh'.
SBY 14:25:15 [causal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/causal_ch0/src/rvfi_channel.sv'.
SBY 14:25:15 [causal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/causal_ch0/src/rvfi_testbench.sv'.
SBY 14:25:15 [causal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_causal_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/causal_ch0/src/rvfi_causal_check.sv'.
SBY 14:25:15 [causal_ch0] engine_0: smtbmc boolector
SBY 14:25:15 [causal_ch0] base: starting process "cd causal_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:15 [causal_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:15 [causal_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:15 [causal_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:15 [causal_ch0] base: This license was issued to David Torres.
SBY 14:25:15 [causal_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:16 [causal_ch0] base: finished (returncode=0)
SBY 14:25:16 [causal_ch0] prep: starting process "cd causal_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:16 [causal_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:16 [causal_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:16 [causal_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:16 [causal_ch0] prep: This license was issued to David Torres.
SBY 14:25:16 [causal_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:16 [causal_ch0] prep: finished (returncode=0)
SBY 14:25:16 [causal_ch0] smt2: starting process "cd causal_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:16 [causal_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:16 [causal_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:16 [causal_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:16 [causal_ch0] smt2: This license was issued to David Torres.
SBY 14:25:16 [causal_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:16 [causal_ch0] smt2: finished (returncode=0)
SBY 14:25:16 [causal_ch0] engine_0: starting process "cd causal_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:16 [causal_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:17 [causal_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:17 [causal_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:17 [causal_ch0] engine_0: finished (returncode=0)
SBY 14:25:17 [causal_ch0] engine_0: Status returned by engine: pass
SBY 14:25:17 [causal_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:17 [causal_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:17 [causal_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:17 [causal_ch0] summary: engine_0 did not produce any traces
SBY 14:25:17 [causal_ch0] DONE (PASS, rc=0)
sby cover.sby
SBY 14:25:17 [cover] Writing 'cover/src/defines.sv'.
SBY 14:25:17 [cover] Writing 'cover/src/cover.sv'.
SBY 14:25:17 [cover] Writing 'cover/src/cover_stmts.vh'.
SBY 14:25:17 [cover] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/cover/src/rvfi_macros.vh'.
SBY 14:25:17 [cover] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/cover/src/rvfi_channel.sv'.
SBY 14:25:17 [cover] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/cover/src/rvfi_testbench.sv'.
SBY 14:25:17 [cover] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_cover_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/cover/src/rvfi_cover_check.sv'.
SBY 14:25:17 [cover] engine_0: smtbmc boolector
SBY 14:25:17 [cover] base: starting process "cd cover/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:17 [cover] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:17 [cover] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:17 [cover] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:17 [cover] base: This license was issued to David Torres.
SBY 14:25:17 [cover] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:17 [cover] base: finished (returncode=0)
SBY 14:25:17 [cover] prep: starting process "cd cover/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:17 [cover] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:17 [cover] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:17 [cover] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:17 [cover] prep: This license was issued to David Torres.
SBY 14:25:17 [cover] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:17 [cover] prep: finished (returncode=0)
SBY 14:25:17 [cover] smt2: starting process "cd cover/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:17 [cover] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:17 [cover] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:17 [cover] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:17 [cover] smt2: This license was issued to David Torres.
SBY 14:25:17 [cover] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:18 [cover] smt2: finished (returncode=0)
SBY 14:25:18 [cover] engine_0: starting process "cd cover; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2"
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Reached cover statement in step 8 at rvfi_testbench: cover_stmts.vh:1.23-1.57 (_witness_.cover_flatten_checker_inst__auto_verificsva_cc_1735_import_2696)
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 14:25:18 [cover] engine_0: ##   0:00:00  Status: passed
SBY 14:25:18 [cover] engine_0: finished (returncode=0)
SBY 14:25:18 [cover] engine_0: Status returned by engine: pass
SBY 14:25:18 [cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:18 [cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:18 [cover] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:18 [cover] summary: cover trace: cover/engine_0/trace0.vcd
SBY 14:25:18 [cover] summary:   reached cover statement rvfi_testbench._witness_.cover_flatten_checker_inst__auto_verificsva_cc_1735_import_2696 at cover_stmts.vh:1.23-1.57 in step 8
SBY 14:25:18 [cover] DONE (PASS, rc=0)
sby csrc_upcnt_mcycle_ch0.sby
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] Writing 'csrc_upcnt_mcycle_ch0/src/defines.sv'.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] Writing 'csrc_upcnt_mcycle_ch0/src/csrc_upcnt_mcycle_ch0.sv'.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_mcycle_ch0/src/rvfi_macros.vh'.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_mcycle_ch0/src/rvfi_channel.sv'.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_mcycle_ch0/src/rvfi_testbench.sv'.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrc_upcnt_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_mcycle_ch0/src/rvfi_csrc_upcnt_check.sv'.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] engine_0: smtbmc boolector
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] base: starting process "cd csrc_upcnt_mcycle_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] base: This license was issued to David Torres.
SBY 14:25:18 [csrc_upcnt_mcycle_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] base: finished (returncode=0)
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: starting process "cd csrc_upcnt_mcycle_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: This license was issued to David Torres.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] prep: finished (returncode=0)
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: starting process "cd csrc_upcnt_mcycle_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: This license was issued to David Torres.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] smt2: finished (returncode=0)
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: starting process "cd csrc_upcnt_mcycle_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:19 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] engine_0: finished (returncode=0)
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] engine_0: Status returned by engine: pass
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] summary: engine_0 did not produce any traces
SBY 14:25:20 [csrc_upcnt_mcycle_ch0] DONE (PASS, rc=0)
sby csrc_upcnt_minstret_ch0.sby
SBY 14:25:20 [csrc_upcnt_minstret_ch0] Writing 'csrc_upcnt_minstret_ch0/src/defines.sv'.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] Writing 'csrc_upcnt_minstret_ch0/src/csrc_upcnt_minstret_ch0.sv'.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_minstret_ch0/src/rvfi_macros.vh'.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_minstret_ch0/src/rvfi_channel.sv'.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_minstret_ch0/src/rvfi_testbench.sv'.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrc_upcnt_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrc_upcnt_minstret_ch0/src/rvfi_csrc_upcnt_check.sv'.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] engine_0: smtbmc boolector
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: starting process "cd csrc_upcnt_minstret_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: This license was issued to David Torres.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] base: finished (returncode=0)
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: starting process "cd csrc_upcnt_minstret_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: This license was issued to David Torres.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:20 [csrc_upcnt_minstret_ch0] prep: finished (returncode=0)
SBY 14:25:20 [csrc_upcnt_minstret_ch0] smt2: starting process "cd csrc_upcnt_minstret_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:21 [csrc_upcnt_minstret_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:21 [csrc_upcnt_minstret_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:21 [csrc_upcnt_minstret_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:21 [csrc_upcnt_minstret_ch0] smt2: This license was issued to David Torres.
SBY 14:25:21 [csrc_upcnt_minstret_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:21 [csrc_upcnt_minstret_ch0] smt2: finished (returncode=0)
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: starting process "cd csrc_upcnt_minstret_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: finished (returncode=0)
SBY 14:25:21 [csrc_upcnt_minstret_ch0] engine_0: Status returned by engine: pass
SBY 14:25:21 [csrc_upcnt_minstret_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:21 [csrc_upcnt_minstret_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:21 [csrc_upcnt_minstret_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:21 [csrc_upcnt_minstret_ch0] summary: engine_0 did not produce any traces
SBY 14:25:21 [csrc_upcnt_minstret_ch0] DONE (PASS, rc=0)
sby csrw_mcause_ch0.sby
SBY 14:25:21 [csrw_mcause_ch0] Writing 'csrw_mcause_ch0/src/defines.sv'.
SBY 14:25:21 [csrw_mcause_ch0] Writing 'csrw_mcause_ch0/src/csrw_mcause_ch0.sv'.
SBY 14:25:21 [csrw_mcause_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcause_ch0/src/rvfi_macros.vh'.
SBY 14:25:21 [csrw_mcause_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcause_ch0/src/rvfi_channel.sv'.
SBY 14:25:21 [csrw_mcause_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcause_ch0/src/rvfi_testbench.sv'.
SBY 14:25:21 [csrw_mcause_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrw_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcause_ch0/src/rvfi_csrw_check.sv'.
SBY 14:25:21 [csrw_mcause_ch0] engine_0: smtbmc boolector
SBY 14:25:21 [csrw_mcause_ch0] base: starting process "cd csrw_mcause_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:21 [csrw_mcause_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:21 [csrw_mcause_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:21 [csrw_mcause_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:21 [csrw_mcause_ch0] base: This license was issued to David Torres.
SBY 14:25:21 [csrw_mcause_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:22 [csrw_mcause_ch0] base: finished (returncode=0)
SBY 14:25:22 [csrw_mcause_ch0] prep: starting process "cd csrw_mcause_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:22 [csrw_mcause_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:22 [csrw_mcause_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:22 [csrw_mcause_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:22 [csrw_mcause_ch0] prep: This license was issued to David Torres.
SBY 14:25:22 [csrw_mcause_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:22 [csrw_mcause_ch0] prep: finished (returncode=0)
SBY 14:25:22 [csrw_mcause_ch0] smt2: starting process "cd csrw_mcause_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:22 [csrw_mcause_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:22 [csrw_mcause_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:22 [csrw_mcause_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:22 [csrw_mcause_ch0] smt2: This license was issued to David Torres.
SBY 14:25:22 [csrw_mcause_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:22 [csrw_mcause_ch0] smt2: finished (returncode=0)
SBY 14:25:22 [csrw_mcause_ch0] engine_0: starting process "cd csrw_mcause_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:22 [csrw_mcause_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:23 [csrw_mcause_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:23 [csrw_mcause_ch0] engine_0: finished (returncode=0)
SBY 14:25:23 [csrw_mcause_ch0] engine_0: Status returned by engine: pass
SBY 14:25:23 [csrw_mcause_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:23 [csrw_mcause_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:23 [csrw_mcause_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:23 [csrw_mcause_ch0] summary: engine_0 did not produce any traces
SBY 14:25:23 [csrw_mcause_ch0] DONE (PASS, rc=0)
sby csrw_mcycle_ch0.sby
SBY 14:25:23 [csrw_mcycle_ch0] Writing 'csrw_mcycle_ch0/src/defines.sv'.
SBY 14:25:23 [csrw_mcycle_ch0] Writing 'csrw_mcycle_ch0/src/csrw_mcycle_ch0.sv'.
SBY 14:25:23 [csrw_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcycle_ch0/src/rvfi_macros.vh'.
SBY 14:25:23 [csrw_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcycle_ch0/src/rvfi_channel.sv'.
SBY 14:25:23 [csrw_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcycle_ch0/src/rvfi_testbench.sv'.
SBY 14:25:23 [csrw_mcycle_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrw_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mcycle_ch0/src/rvfi_csrw_check.sv'.
SBY 14:25:23 [csrw_mcycle_ch0] engine_0: smtbmc boolector
SBY 14:25:23 [csrw_mcycle_ch0] base: starting process "cd csrw_mcycle_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:23 [csrw_mcycle_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:23 [csrw_mcycle_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:23 [csrw_mcycle_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:23 [csrw_mcycle_ch0] base: This license was issued to David Torres.
SBY 14:25:23 [csrw_mcycle_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:23 [csrw_mcycle_ch0] base: finished (returncode=0)
SBY 14:25:23 [csrw_mcycle_ch0] prep: starting process "cd csrw_mcycle_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:23 [csrw_mcycle_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:23 [csrw_mcycle_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:23 [csrw_mcycle_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:23 [csrw_mcycle_ch0] prep: This license was issued to David Torres.
SBY 14:25:23 [csrw_mcycle_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:24 [csrw_mcycle_ch0] prep: finished (returncode=0)
SBY 14:25:24 [csrw_mcycle_ch0] smt2: starting process "cd csrw_mcycle_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:24 [csrw_mcycle_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:24 [csrw_mcycle_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:24 [csrw_mcycle_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:24 [csrw_mcycle_ch0] smt2: This license was issued to David Torres.
SBY 14:25:24 [csrw_mcycle_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:24 [csrw_mcycle_ch0] smt2: finished (returncode=0)
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: starting process "cd csrw_mcycle_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: finished (returncode=0)
SBY 14:25:24 [csrw_mcycle_ch0] engine_0: Status returned by engine: pass
SBY 14:25:24 [csrw_mcycle_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:24 [csrw_mcycle_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:24 [csrw_mcycle_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:24 [csrw_mcycle_ch0] summary: engine_0 did not produce any traces
SBY 14:25:24 [csrw_mcycle_ch0] DONE (PASS, rc=0)
sby csrw_mepc_ch0.sby
SBY 14:25:24 [csrw_mepc_ch0] Writing 'csrw_mepc_ch0/src/defines.sv'.
SBY 14:25:24 [csrw_mepc_ch0] Writing 'csrw_mepc_ch0/src/csrw_mepc_ch0.sv'.
SBY 14:25:24 [csrw_mepc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mepc_ch0/src/rvfi_macros.vh'.
SBY 14:25:24 [csrw_mepc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mepc_ch0/src/rvfi_channel.sv'.
SBY 14:25:24 [csrw_mepc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mepc_ch0/src/rvfi_testbench.sv'.
SBY 14:25:24 [csrw_mepc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrw_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mepc_ch0/src/rvfi_csrw_check.sv'.
SBY 14:25:24 [csrw_mepc_ch0] engine_0: smtbmc boolector
SBY 14:25:24 [csrw_mepc_ch0] base: starting process "cd csrw_mepc_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:24 [csrw_mepc_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:24 [csrw_mepc_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:24 [csrw_mepc_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:24 [csrw_mepc_ch0] base: This license was issued to David Torres.
SBY 14:25:24 [csrw_mepc_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:25 [csrw_mepc_ch0] base: finished (returncode=0)
SBY 14:25:25 [csrw_mepc_ch0] prep: starting process "cd csrw_mepc_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:25 [csrw_mepc_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:25 [csrw_mepc_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:25 [csrw_mepc_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:25 [csrw_mepc_ch0] prep: This license was issued to David Torres.
SBY 14:25:25 [csrw_mepc_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:25 [csrw_mepc_ch0] prep: finished (returncode=0)
SBY 14:25:25 [csrw_mepc_ch0] smt2: starting process "cd csrw_mepc_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:25 [csrw_mepc_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:25 [csrw_mepc_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:25 [csrw_mepc_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:25 [csrw_mepc_ch0] smt2: This license was issued to David Torres.
SBY 14:25:25 [csrw_mepc_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:25 [csrw_mepc_ch0] smt2: finished (returncode=0)
SBY 14:25:25 [csrw_mepc_ch0] engine_0: starting process "cd csrw_mepc_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:25 [csrw_mepc_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:25 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:25 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:25 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:26 [csrw_mepc_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:26 [csrw_mepc_ch0] engine_0: finished (returncode=0)
SBY 14:25:26 [csrw_mepc_ch0] engine_0: Status returned by engine: pass
SBY 14:25:26 [csrw_mepc_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:26 [csrw_mepc_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:26 [csrw_mepc_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:26 [csrw_mepc_ch0] summary: engine_0 did not produce any traces
SBY 14:25:26 [csrw_mepc_ch0] DONE (PASS, rc=0)
sby csrw_minstret_ch0.sby
SBY 14:25:26 [csrw_minstret_ch0] Writing 'csrw_minstret_ch0/src/defines.sv'.
SBY 14:25:26 [csrw_minstret_ch0] Writing 'csrw_minstret_ch0/src/csrw_minstret_ch0.sv'.
SBY 14:25:26 [csrw_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_minstret_ch0/src/rvfi_macros.vh'.
SBY 14:25:26 [csrw_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_minstret_ch0/src/rvfi_channel.sv'.
SBY 14:25:26 [csrw_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_minstret_ch0/src/rvfi_testbench.sv'.
SBY 14:25:26 [csrw_minstret_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrw_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_minstret_ch0/src/rvfi_csrw_check.sv'.
SBY 14:25:26 [csrw_minstret_ch0] engine_0: smtbmc boolector
SBY 14:25:26 [csrw_minstret_ch0] base: starting process "cd csrw_minstret_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:26 [csrw_minstret_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:26 [csrw_minstret_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:26 [csrw_minstret_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:26 [csrw_minstret_ch0] base: This license was issued to David Torres.
SBY 14:25:26 [csrw_minstret_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:27 [csrw_minstret_ch0] base: finished (returncode=0)
SBY 14:25:27 [csrw_minstret_ch0] prep: starting process "cd csrw_minstret_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:27 [csrw_minstret_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:27 [csrw_minstret_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:27 [csrw_minstret_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:27 [csrw_minstret_ch0] prep: This license was issued to David Torres.
SBY 14:25:27 [csrw_minstret_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:27 [csrw_minstret_ch0] prep: finished (returncode=0)
SBY 14:25:27 [csrw_minstret_ch0] smt2: starting process "cd csrw_minstret_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:27 [csrw_minstret_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:27 [csrw_minstret_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:27 [csrw_minstret_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:27 [csrw_minstret_ch0] smt2: This license was issued to David Torres.
SBY 14:25:27 [csrw_minstret_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:27 [csrw_minstret_ch0] smt2: finished (returncode=0)
SBY 14:25:27 [csrw_minstret_ch0] engine_0: starting process "cd csrw_minstret_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:27 [csrw_minstret_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:28 [csrw_minstret_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:28 [csrw_minstret_ch0] engine_0: finished (returncode=0)
SBY 14:25:28 [csrw_minstret_ch0] engine_0: Status returned by engine: pass
SBY 14:25:28 [csrw_minstret_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:28 [csrw_minstret_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:28 [csrw_minstret_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:28 [csrw_minstret_ch0] summary: engine_0 did not produce any traces
SBY 14:25:28 [csrw_minstret_ch0] DONE (PASS, rc=0)
sby csrw_mtvec_ch0.sby
SBY 14:25:28 [csrw_mtvec_ch0] Writing 'csrw_mtvec_ch0/src/defines.sv'.
SBY 14:25:28 [csrw_mtvec_ch0] Writing 'csrw_mtvec_ch0/src/csrw_mtvec_ch0.sv'.
SBY 14:25:28 [csrw_mtvec_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mtvec_ch0/src/rvfi_macros.vh'.
SBY 14:25:28 [csrw_mtvec_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mtvec_ch0/src/rvfi_channel.sv'.
SBY 14:25:28 [csrw_mtvec_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mtvec_ch0/src/rvfi_testbench.sv'.
SBY 14:25:28 [csrw_mtvec_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_csrw_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/csrw_mtvec_ch0/src/rvfi_csrw_check.sv'.
SBY 14:25:28 [csrw_mtvec_ch0] engine_0: smtbmc boolector
SBY 14:25:28 [csrw_mtvec_ch0] base: starting process "cd csrw_mtvec_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:28 [csrw_mtvec_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:28 [csrw_mtvec_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:28 [csrw_mtvec_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:28 [csrw_mtvec_ch0] base: This license was issued to David Torres.
SBY 14:25:28 [csrw_mtvec_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:28 [csrw_mtvec_ch0] base: finished (returncode=0)
SBY 14:25:28 [csrw_mtvec_ch0] prep: starting process "cd csrw_mtvec_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:28 [csrw_mtvec_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:28 [csrw_mtvec_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:28 [csrw_mtvec_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:28 [csrw_mtvec_ch0] prep: This license was issued to David Torres.
SBY 14:25:28 [csrw_mtvec_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:29 [csrw_mtvec_ch0] prep: finished (returncode=0)
SBY 14:25:29 [csrw_mtvec_ch0] smt2: starting process "cd csrw_mtvec_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:29 [csrw_mtvec_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:29 [csrw_mtvec_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:29 [csrw_mtvec_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:29 [csrw_mtvec_ch0] smt2: This license was issued to David Torres.
SBY 14:25:29 [csrw_mtvec_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:29 [csrw_mtvec_ch0] smt2: finished (returncode=0)
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: starting process "cd csrw_mtvec_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: finished (returncode=0)
SBY 14:25:29 [csrw_mtvec_ch0] engine_0: Status returned by engine: pass
SBY 14:25:29 [csrw_mtvec_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:29 [csrw_mtvec_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:29 [csrw_mtvec_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:29 [csrw_mtvec_ch0] summary: engine_0 did not produce any traces
SBY 14:25:29 [csrw_mtvec_ch0] DONE (PASS, rc=0)
sby ill_ch0.sby
SBY 14:25:29 [ill_ch0] Writing 'ill_ch0/src/defines.sv'.
SBY 14:25:29 [ill_ch0] Writing 'ill_ch0/src/ill_ch0.sv'.
SBY 14:25:29 [ill_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/ill_ch0/src/rvfi_macros.vh'.
SBY 14:25:29 [ill_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/ill_ch0/src/rvfi_channel.sv'.
SBY 14:25:29 [ill_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/ill_ch0/src/rvfi_testbench.sv'.
SBY 14:25:29 [ill_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_ill_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/ill_ch0/src/rvfi_ill_check.sv'.
SBY 14:25:29 [ill_ch0] engine_0: smtbmc boolector
SBY 14:25:29 [ill_ch0] base: starting process "cd ill_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:29 [ill_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:29 [ill_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:29 [ill_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:29 [ill_ch0] base: This license was issued to David Torres.
SBY 14:25:29 [ill_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:30 [ill_ch0] base: finished (returncode=0)
SBY 14:25:30 [ill_ch0] prep: starting process "cd ill_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:30 [ill_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:30 [ill_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:30 [ill_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:30 [ill_ch0] prep: This license was issued to David Torres.
SBY 14:25:30 [ill_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:30 [ill_ch0] prep: finished (returncode=0)
SBY 14:25:30 [ill_ch0] smt2: starting process "cd ill_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:30 [ill_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:30 [ill_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:30 [ill_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:30 [ill_ch0] smt2: This license was issued to David Torres.
SBY 14:25:30 [ill_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:30 [ill_ch0] smt2: finished (returncode=0)
SBY 14:25:30 [ill_ch0] engine_0: starting process "cd ill_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:30 [ill_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:31 [ill_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:31 [ill_ch0] engine_0: finished (returncode=0)
SBY 14:25:31 [ill_ch0] engine_0: Status returned by engine: pass
SBY 14:25:31 [ill_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:31 [ill_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:31 [ill_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:31 [ill_ch0] summary: engine_0 did not produce any traces
SBY 14:25:31 [ill_ch0] DONE (PASS, rc=0)
sby liveness_ch0.sby
SBY 14:25:31 [liveness_ch0] Writing 'liveness_ch0/src/defines.sv'.
SBY 14:25:31 [liveness_ch0] Writing 'liveness_ch0/src/liveness_ch0.sv'.
SBY 14:25:31 [liveness_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/liveness_ch0/src/rvfi_macros.vh'.
SBY 14:25:31 [liveness_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/liveness_ch0/src/rvfi_channel.sv'.
SBY 14:25:31 [liveness_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/liveness_ch0/src/rvfi_testbench.sv'.
SBY 14:25:31 [liveness_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_liveness_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/liveness_ch0/src/rvfi_liveness_check.sv'.
SBY 14:25:31 [liveness_ch0] engine_0: smtbmc boolector
SBY 14:25:31 [liveness_ch0] base: starting process "cd liveness_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:31 [liveness_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:31 [liveness_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:31 [liveness_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:31 [liveness_ch0] base: This license was issued to David Torres.
SBY 14:25:31 [liveness_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:31 [liveness_ch0] base: finished (returncode=0)
SBY 14:25:31 [liveness_ch0] prep: starting process "cd liveness_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:31 [liveness_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:31 [liveness_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:31 [liveness_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:31 [liveness_ch0] prep: This license was issued to David Torres.
SBY 14:25:31 [liveness_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:32 [liveness_ch0] prep: finished (returncode=0)
SBY 14:25:32 [liveness_ch0] smt2: starting process "cd liveness_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:32 [liveness_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:32 [liveness_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:32 [liveness_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:32 [liveness_ch0] smt2: This license was issued to David Torres.
SBY 14:25:32 [liveness_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:32 [liveness_ch0] smt2: finished (returncode=0)
SBY 14:25:32 [liveness_ch0] engine_0: starting process "cd liveness_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 30:31  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 10..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 11..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 12..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 13..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 14..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 15..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 16..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 17..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 18..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 19..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 20..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 21..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 22..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 23..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 24..
SBY 14:25:32 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 25..
SBY 14:25:33 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 26..
SBY 14:25:33 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 27..
SBY 14:25:33 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 28..
SBY 14:25:33 [liveness_ch0] engine_0: ##   0:00:00  Skipping step 29..
SBY 14:25:33 [liveness_ch0] engine_0: ##   0:00:00  Checking assumptions in step 30..
SBY 14:25:35 [liveness_ch0] engine_0: ##   0:00:02  Checking assertions in step 30..
SBY 14:25:35 [liveness_ch0] engine_0: ##   0:00:03  BMC failed!
SBY 14:25:35 [liveness_ch0] engine_0: ##   0:00:03  Value for anyconst in rvfi_testbench ($flatten/checker_inst.$verific$insn_order$rvfi_liveness_check.sv:19$2625): 4
SBY 14:25:35 [liveness_ch0] engine_0: ##   0:00:03  Assert failed in rvfi_testbench: rvfi_liveness_check.sv:38.5-38.29 (_witness_.assert_flatten_checker_inst__auto_verificsva_cc_1735_import_2654)
SBY 14:25:35 [liveness_ch0] engine_0: ##   0:00:03  Writing trace to VCD file: engine_0/trace.vcd
SBY 14:25:36 [liveness_ch0] engine_0: ##   0:00:04  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 14:25:36 [liveness_ch0] engine_0: ##   0:00:04  Writing trace to constraints file: engine_0/trace.smtc
SBY 14:25:36 [liveness_ch0] engine_0: ##   0:00:04  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 14:25:37 [liveness_ch0] engine_0: ##   0:00:04  Status: failed
SBY 14:25:37 [liveness_ch0] engine_0: finished (returncode=1)
SBY 14:25:37 [liveness_ch0] engine_0: Status returned by engine: FAIL
SBY 14:25:37 [liveness_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)
SBY 14:25:37 [liveness_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:06 (6)
SBY 14:25:37 [liveness_ch0] summary: engine_0 (smtbmc boolector) returned FAIL
SBY 14:25:37 [liveness_ch0] summary: counterexample trace: liveness_ch0/engine_0/trace.vcd
SBY 14:25:37 [liveness_ch0] summary:   failed assertion rvfi_testbench._witness_.assert_flatten_checker_inst__auto_verificsva_cc_1735_import_2654 at rvfi_liveness_check.sv:38.5-38.29 in step 30
SBY 14:25:37 [liveness_ch0] DONE (FAIL, rc=0)
sby pc_bwd_ch0.sby
SBY 14:25:37 [pc_bwd_ch0] Writing 'pc_bwd_ch0/src/defines.sv'.
SBY 14:25:37 [pc_bwd_ch0] Writing 'pc_bwd_ch0/src/pc_bwd_ch0.sv'.
SBY 14:25:37 [pc_bwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_bwd_ch0/src/rvfi_macros.vh'.
SBY 14:25:37 [pc_bwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_bwd_ch0/src/rvfi_channel.sv'.
SBY 14:25:37 [pc_bwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_bwd_ch0/src/rvfi_testbench.sv'.
SBY 14:25:37 [pc_bwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_pc_bwd_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_bwd_ch0/src/rvfi_pc_bwd_check.sv'.
SBY 14:25:37 [pc_bwd_ch0] engine_0: smtbmc boolector
SBY 14:25:37 [pc_bwd_ch0] base: starting process "cd pc_bwd_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:37 [pc_bwd_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:37 [pc_bwd_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:37 [pc_bwd_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:37 [pc_bwd_ch0] base: This license was issued to David Torres.
SBY 14:25:37 [pc_bwd_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:37 [pc_bwd_ch0] base: finished (returncode=0)
SBY 14:25:37 [pc_bwd_ch0] prep: starting process "cd pc_bwd_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:37 [pc_bwd_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:37 [pc_bwd_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:37 [pc_bwd_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:37 [pc_bwd_ch0] prep: This license was issued to David Torres.
SBY 14:25:37 [pc_bwd_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:37 [pc_bwd_ch0] prep: finished (returncode=0)
SBY 14:25:37 [pc_bwd_ch0] smt2: starting process "cd pc_bwd_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:37 [pc_bwd_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:37 [pc_bwd_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:37 [pc_bwd_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:37 [pc_bwd_ch0] smt2: This license was issued to David Torres.
SBY 14:25:37 [pc_bwd_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:38 [pc_bwd_ch0] smt2: finished (returncode=0)
SBY 14:25:38 [pc_bwd_ch0] engine_0: starting process "cd pc_bwd_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:38 [pc_bwd_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:38 [pc_bwd_ch0] engine_0: finished (returncode=0)
SBY 14:25:38 [pc_bwd_ch0] engine_0: Status returned by engine: pass
SBY 14:25:38 [pc_bwd_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:38 [pc_bwd_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:38 [pc_bwd_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:38 [pc_bwd_ch0] summary: engine_0 did not produce any traces
SBY 14:25:38 [pc_bwd_ch0] DONE (PASS, rc=0)
sby pc_fwd_ch0.sby
SBY 14:25:38 [pc_fwd_ch0] Writing 'pc_fwd_ch0/src/defines.sv'.
SBY 14:25:38 [pc_fwd_ch0] Writing 'pc_fwd_ch0/src/pc_fwd_ch0.sv'.
SBY 14:25:38 [pc_fwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_fwd_ch0/src/rvfi_macros.vh'.
SBY 14:25:38 [pc_fwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_fwd_ch0/src/rvfi_channel.sv'.
SBY 14:25:38 [pc_fwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_fwd_ch0/src/rvfi_testbench.sv'.
SBY 14:25:38 [pc_fwd_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_pc_fwd_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/pc_fwd_ch0/src/rvfi_pc_fwd_check.sv'.
SBY 14:25:38 [pc_fwd_ch0] engine_0: smtbmc boolector
SBY 14:25:38 [pc_fwd_ch0] base: starting process "cd pc_fwd_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:38 [pc_fwd_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:38 [pc_fwd_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:38 [pc_fwd_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:38 [pc_fwd_ch0] base: This license was issued to David Torres.
SBY 14:25:38 [pc_fwd_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:39 [pc_fwd_ch0] base: finished (returncode=0)
SBY 14:25:39 [pc_fwd_ch0] prep: starting process "cd pc_fwd_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:39 [pc_fwd_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:39 [pc_fwd_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:39 [pc_fwd_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:39 [pc_fwd_ch0] prep: This license was issued to David Torres.
SBY 14:25:39 [pc_fwd_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:39 [pc_fwd_ch0] prep: finished (returncode=0)
SBY 14:25:39 [pc_fwd_ch0] smt2: starting process "cd pc_fwd_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:39 [pc_fwd_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:39 [pc_fwd_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:39 [pc_fwd_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:39 [pc_fwd_ch0] smt2: This license was issued to David Torres.
SBY 14:25:39 [pc_fwd_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:39 [pc_fwd_ch0] smt2: finished (returncode=0)
SBY 14:25:39 [pc_fwd_ch0] engine_0: starting process "cd pc_fwd_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:39 [pc_fwd_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:40 [pc_fwd_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:40 [pc_fwd_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:40 [pc_fwd_ch0] engine_0: finished (returncode=0)
SBY 14:25:40 [pc_fwd_ch0] engine_0: Status returned by engine: pass
SBY 14:25:40 [pc_fwd_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:40 [pc_fwd_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:40 [pc_fwd_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:40 [pc_fwd_ch0] summary: engine_0 did not produce any traces
SBY 14:25:40 [pc_fwd_ch0] DONE (PASS, rc=0)
sby reg_ch0.sby
SBY 14:25:40 [reg_ch0] Writing 'reg_ch0/src/defines.sv'.
SBY 14:25:40 [reg_ch0] Writing 'reg_ch0/src/reg_ch0.sv'.
SBY 14:25:40 [reg_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/reg_ch0/src/rvfi_macros.vh'.
SBY 14:25:40 [reg_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/reg_ch0/src/rvfi_channel.sv'.
SBY 14:25:40 [reg_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/reg_ch0/src/rvfi_testbench.sv'.
SBY 14:25:40 [reg_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_reg_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/reg_ch0/src/rvfi_reg_check.sv'.
SBY 14:25:40 [reg_ch0] engine_0: smtbmc boolector
SBY 14:25:40 [reg_ch0] base: starting process "cd reg_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:40 [reg_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:40 [reg_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:40 [reg_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:40 [reg_ch0] base: This license was issued to David Torres.
SBY 14:25:40 [reg_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:40 [reg_ch0] base: finished (returncode=0)
SBY 14:25:40 [reg_ch0] prep: starting process "cd reg_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:40 [reg_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:40 [reg_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:40 [reg_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:40 [reg_ch0] prep: This license was issued to David Torres.
SBY 14:25:40 [reg_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:40 [reg_ch0] prep: finished (returncode=0)
SBY 14:25:40 [reg_ch0] smt2: starting process "cd reg_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:40 [reg_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:40 [reg_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:40 [reg_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:40 [reg_ch0] smt2: This license was issued to David Torres.
SBY 14:25:40 [reg_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:41 [reg_ch0] smt2: finished (returncode=0)
SBY 14:25:41 [reg_ch0] engine_0: starting process "cd reg_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:41 [reg_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:42 [reg_ch0] engine_0: ##   0:00:01  Status: passed
SBY 14:25:42 [reg_ch0] engine_0: finished (returncode=0)
SBY 14:25:42 [reg_ch0] engine_0: Status returned by engine: pass
SBY 14:25:42 [reg_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:42 [reg_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:42 [reg_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:42 [reg_ch0] summary: engine_0 did not produce any traces
SBY 14:25:42 [reg_ch0] DONE (PASS, rc=0)
sby unique_ch0.sby
SBY 14:25:42 [unique_ch0] Writing 'unique_ch0/src/defines.sv'.
SBY 14:25:42 [unique_ch0] Writing 'unique_ch0/src/unique_ch0.sv'.
SBY 14:25:42 [unique_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/unique_ch0/src/rvfi_macros.vh'.
SBY 14:25:42 [unique_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/unique_ch0/src/rvfi_channel.sv'.
SBY 14:25:42 [unique_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/unique_ch0/src/rvfi_testbench.sv'.
SBY 14:25:42 [unique_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_unique_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/unique_ch0/src/rvfi_unique_check.sv'.
SBY 14:25:42 [unique_ch0] engine_0: smtbmc boolector
SBY 14:25:42 [unique_ch0] base: starting process "cd unique_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:42 [unique_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:42 [unique_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:42 [unique_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:42 [unique_ch0] base: This license was issued to David Torres.
SBY 14:25:42 [unique_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:42 [unique_ch0] base: finished (returncode=0)
SBY 14:25:42 [unique_ch0] prep: starting process "cd unique_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:42 [unique_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:42 [unique_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:42 [unique_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:42 [unique_ch0] prep: This license was issued to David Torres.
SBY 14:25:42 [unique_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:42 [unique_ch0] prep: finished (returncode=0)
SBY 14:25:42 [unique_ch0] smt2: starting process "cd unique_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:42 [unique_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:42 [unique_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:42 [unique_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:42 [unique_ch0] smt2: This license was issued to David Torres.
SBY 14:25:42 [unique_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:42 [unique_ch0] smt2: finished (returncode=0)
SBY 14:25:42 [unique_ch0] engine_0: starting process "cd unique_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:43 [unique_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:43 [unique_ch0] engine_0: finished (returncode=0)
SBY 14:25:43 [unique_ch0] engine_0: Status returned by engine: pass
SBY 14:25:43 [unique_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:43 [unique_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:43 [unique_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:43 [unique_ch0] summary: engine_0 did not produce any traces
SBY 14:25:43 [unique_ch0] DONE (PASS, rc=0)
sby insn_add_ch0.sby
SBY 14:25:43 [insn_add_ch0] Writing 'insn_add_ch0/src/defines.sv'.
SBY 14:25:43 [insn_add_ch0] Writing 'insn_add_ch0/src/insn_add_ch0.sv'.
SBY 14:25:43 [insn_add_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_add_ch0/src/rvfi_macros.vh'.
SBY 14:25:43 [insn_add_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_add_ch0/src/rvfi_channel.sv'.
SBY 14:25:43 [insn_add_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_add_ch0/src/rvfi_testbench.sv'.
SBY 14:25:43 [insn_add_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_add_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:43 [insn_add_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_add.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_add_ch0/src/insn_add.v'.
SBY 14:25:43 [insn_add_ch0] engine_0: smtbmc boolector
SBY 14:25:43 [insn_add_ch0] base: starting process "cd insn_add_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:43 [insn_add_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:43 [insn_add_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:43 [insn_add_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:43 [insn_add_ch0] base: This license was issued to David Torres.
SBY 14:25:43 [insn_add_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:44 [insn_add_ch0] base: finished (returncode=0)
SBY 14:25:44 [insn_add_ch0] prep: starting process "cd insn_add_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:44 [insn_add_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:44 [insn_add_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:44 [insn_add_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:44 [insn_add_ch0] prep: This license was issued to David Torres.
SBY 14:25:44 [insn_add_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:44 [insn_add_ch0] prep: finished (returncode=0)
SBY 14:25:44 [insn_add_ch0] smt2: starting process "cd insn_add_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:44 [insn_add_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:44 [insn_add_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:44 [insn_add_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:44 [insn_add_ch0] smt2: This license was issued to David Torres.
SBY 14:25:44 [insn_add_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:44 [insn_add_ch0] smt2: finished (returncode=0)
SBY 14:25:44 [insn_add_ch0] engine_0: starting process "cd insn_add_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:44 [insn_add_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:45 [insn_add_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:45 [insn_add_ch0] engine_0: finished (returncode=0)
SBY 14:25:45 [insn_add_ch0] engine_0: Status returned by engine: pass
SBY 14:25:45 [insn_add_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:45 [insn_add_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:45 [insn_add_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:45 [insn_add_ch0] summary: engine_0 did not produce any traces
SBY 14:25:45 [insn_add_ch0] DONE (PASS, rc=0)
sby insn_addi_ch0.sby
SBY 14:25:45 [insn_addi_ch0] Writing 'insn_addi_ch0/src/defines.sv'.
SBY 14:25:45 [insn_addi_ch0] Writing 'insn_addi_ch0/src/insn_addi_ch0.sv'.
SBY 14:25:45 [insn_addi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_addi_ch0/src/rvfi_macros.vh'.
SBY 14:25:45 [insn_addi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_addi_ch0/src/rvfi_channel.sv'.
SBY 14:25:45 [insn_addi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_addi_ch0/src/rvfi_testbench.sv'.
SBY 14:25:45 [insn_addi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_addi_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:45 [insn_addi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_addi.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_addi_ch0/src/insn_addi.v'.
SBY 14:25:45 [insn_addi_ch0] engine_0: smtbmc boolector
SBY 14:25:45 [insn_addi_ch0] base: starting process "cd insn_addi_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:45 [insn_addi_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:45 [insn_addi_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:45 [insn_addi_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:45 [insn_addi_ch0] base: This license was issued to David Torres.
SBY 14:25:45 [insn_addi_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:45 [insn_addi_ch0] base: finished (returncode=0)
SBY 14:25:45 [insn_addi_ch0] prep: starting process "cd insn_addi_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:45 [insn_addi_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:45 [insn_addi_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:45 [insn_addi_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:45 [insn_addi_ch0] prep: This license was issued to David Torres.
SBY 14:25:45 [insn_addi_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:45 [insn_addi_ch0] prep: finished (returncode=0)
SBY 14:25:45 [insn_addi_ch0] smt2: starting process "cd insn_addi_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:45 [insn_addi_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:45 [insn_addi_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:45 [insn_addi_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:45 [insn_addi_ch0] smt2: This license was issued to David Torres.
SBY 14:25:45 [insn_addi_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:45 [insn_addi_ch0] smt2: finished (returncode=0)
SBY 14:25:45 [insn_addi_ch0] engine_0: starting process "cd insn_addi_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:46 [insn_addi_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:46 [insn_addi_ch0] engine_0: finished (returncode=0)
SBY 14:25:46 [insn_addi_ch0] engine_0: Status returned by engine: pass
SBY 14:25:46 [insn_addi_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:46 [insn_addi_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:46 [insn_addi_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:46 [insn_addi_ch0] summary: engine_0 did not produce any traces
SBY 14:25:46 [insn_addi_ch0] DONE (PASS, rc=0)
sby insn_and_ch0.sby
SBY 14:25:46 [insn_and_ch0] Writing 'insn_and_ch0/src/defines.sv'.
SBY 14:25:46 [insn_and_ch0] Writing 'insn_and_ch0/src/insn_and_ch0.sv'.
SBY 14:25:46 [insn_and_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_and_ch0/src/rvfi_macros.vh'.
SBY 14:25:46 [insn_and_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_and_ch0/src/rvfi_channel.sv'.
SBY 14:25:46 [insn_and_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_and_ch0/src/rvfi_testbench.sv'.
SBY 14:25:46 [insn_and_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_and_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:46 [insn_and_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_and.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_and_ch0/src/insn_and.v'.
SBY 14:25:46 [insn_and_ch0] engine_0: smtbmc boolector
SBY 14:25:46 [insn_and_ch0] base: starting process "cd insn_and_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:46 [insn_and_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:46 [insn_and_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:46 [insn_and_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:46 [insn_and_ch0] base: This license was issued to David Torres.
SBY 14:25:46 [insn_and_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:47 [insn_and_ch0] base: finished (returncode=0)
SBY 14:25:47 [insn_and_ch0] prep: starting process "cd insn_and_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:47 [insn_and_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:47 [insn_and_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:47 [insn_and_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:47 [insn_and_ch0] prep: This license was issued to David Torres.
SBY 14:25:47 [insn_and_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:47 [insn_and_ch0] prep: finished (returncode=0)
SBY 14:25:47 [insn_and_ch0] smt2: starting process "cd insn_and_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:47 [insn_and_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:47 [insn_and_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:47 [insn_and_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:47 [insn_and_ch0] smt2: This license was issued to David Torres.
SBY 14:25:47 [insn_and_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:47 [insn_and_ch0] smt2: finished (returncode=0)
SBY 14:25:47 [insn_and_ch0] engine_0: starting process "cd insn_and_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:47 [insn_and_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:48 [insn_and_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:48 [insn_and_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:48 [insn_and_ch0] engine_0: finished (returncode=0)
SBY 14:25:48 [insn_and_ch0] engine_0: Status returned by engine: pass
SBY 14:25:48 [insn_and_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:48 [insn_and_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:48 [insn_and_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:48 [insn_and_ch0] summary: engine_0 did not produce any traces
SBY 14:25:48 [insn_and_ch0] DONE (PASS, rc=0)
sby insn_andi_ch0.sby
SBY 14:25:48 [insn_andi_ch0] Writing 'insn_andi_ch0/src/defines.sv'.
SBY 14:25:48 [insn_andi_ch0] Writing 'insn_andi_ch0/src/insn_andi_ch0.sv'.
SBY 14:25:48 [insn_andi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_andi_ch0/src/rvfi_macros.vh'.
SBY 14:25:48 [insn_andi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_andi_ch0/src/rvfi_channel.sv'.
SBY 14:25:48 [insn_andi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_andi_ch0/src/rvfi_testbench.sv'.
SBY 14:25:48 [insn_andi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_andi_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:48 [insn_andi_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_andi.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_andi_ch0/src/insn_andi.v'.
SBY 14:25:48 [insn_andi_ch0] engine_0: smtbmc boolector
SBY 14:25:48 [insn_andi_ch0] base: starting process "cd insn_andi_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:48 [insn_andi_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:48 [insn_andi_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:48 [insn_andi_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:48 [insn_andi_ch0] base: This license was issued to David Torres.
SBY 14:25:48 [insn_andi_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:48 [insn_andi_ch0] base: finished (returncode=0)
SBY 14:25:48 [insn_andi_ch0] prep: starting process "cd insn_andi_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:48 [insn_andi_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:48 [insn_andi_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:48 [insn_andi_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:48 [insn_andi_ch0] prep: This license was issued to David Torres.
SBY 14:25:48 [insn_andi_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:49 [insn_andi_ch0] prep: finished (returncode=0)
SBY 14:25:49 [insn_andi_ch0] smt2: starting process "cd insn_andi_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:49 [insn_andi_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:49 [insn_andi_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:49 [insn_andi_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:49 [insn_andi_ch0] smt2: This license was issued to David Torres.
SBY 14:25:49 [insn_andi_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:49 [insn_andi_ch0] smt2: finished (returncode=0)
SBY 14:25:49 [insn_andi_ch0] engine_0: starting process "cd insn_andi_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:49 [insn_andi_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:49 [insn_andi_ch0] engine_0: finished (returncode=0)
SBY 14:25:49 [insn_andi_ch0] engine_0: Status returned by engine: pass
SBY 14:25:49 [insn_andi_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:49 [insn_andi_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:49 [insn_andi_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:49 [insn_andi_ch0] summary: engine_0 did not produce any traces
SBY 14:25:49 [insn_andi_ch0] DONE (PASS, rc=0)
sby insn_auipc_ch0.sby
SBY 14:25:49 [insn_auipc_ch0] Writing 'insn_auipc_ch0/src/defines.sv'.
SBY 14:25:49 [insn_auipc_ch0] Writing 'insn_auipc_ch0/src/insn_auipc_ch0.sv'.
SBY 14:25:49 [insn_auipc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_auipc_ch0/src/rvfi_macros.vh'.
SBY 14:25:49 [insn_auipc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_auipc_ch0/src/rvfi_channel.sv'.
SBY 14:25:49 [insn_auipc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_auipc_ch0/src/rvfi_testbench.sv'.
SBY 14:25:49 [insn_auipc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_auipc_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:49 [insn_auipc_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_auipc.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_auipc_ch0/src/insn_auipc.v'.
SBY 14:25:49 [insn_auipc_ch0] engine_0: smtbmc boolector
SBY 14:25:49 [insn_auipc_ch0] base: starting process "cd insn_auipc_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:49 [insn_auipc_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:49 [insn_auipc_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:49 [insn_auipc_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:49 [insn_auipc_ch0] base: This license was issued to David Torres.
SBY 14:25:49 [insn_auipc_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:50 [insn_auipc_ch0] base: finished (returncode=0)
SBY 14:25:50 [insn_auipc_ch0] prep: starting process "cd insn_auipc_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:50 [insn_auipc_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:50 [insn_auipc_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:50 [insn_auipc_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:50 [insn_auipc_ch0] prep: This license was issued to David Torres.
SBY 14:25:50 [insn_auipc_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:50 [insn_auipc_ch0] prep: finished (returncode=0)
SBY 14:25:50 [insn_auipc_ch0] smt2: starting process "cd insn_auipc_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:50 [insn_auipc_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:50 [insn_auipc_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:50 [insn_auipc_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:50 [insn_auipc_ch0] smt2: This license was issued to David Torres.
SBY 14:25:50 [insn_auipc_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:50 [insn_auipc_ch0] smt2: finished (returncode=0)
SBY 14:25:50 [insn_auipc_ch0] engine_0: starting process "cd insn_auipc_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:50 [insn_auipc_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:51 [insn_auipc_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:51 [insn_auipc_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:51 [insn_auipc_ch0] engine_0: finished (returncode=0)
SBY 14:25:51 [insn_auipc_ch0] engine_0: Status returned by engine: pass
SBY 14:25:51 [insn_auipc_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:51 [insn_auipc_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:51 [insn_auipc_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:51 [insn_auipc_ch0] summary: engine_0 did not produce any traces
SBY 14:25:51 [insn_auipc_ch0] DONE (PASS, rc=0)
sby insn_beq_ch0.sby
SBY 14:25:51 [insn_beq_ch0] Writing 'insn_beq_ch0/src/defines.sv'.
SBY 14:25:51 [insn_beq_ch0] Writing 'insn_beq_ch0/src/insn_beq_ch0.sv'.
SBY 14:25:51 [insn_beq_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_beq_ch0/src/rvfi_macros.vh'.
SBY 14:25:51 [insn_beq_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_beq_ch0/src/rvfi_channel.sv'.
SBY 14:25:51 [insn_beq_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_beq_ch0/src/rvfi_testbench.sv'.
SBY 14:25:51 [insn_beq_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_beq_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:51 [insn_beq_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_beq.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_beq_ch0/src/insn_beq.v'.
SBY 14:25:51 [insn_beq_ch0] engine_0: smtbmc boolector
SBY 14:25:51 [insn_beq_ch0] base: starting process "cd insn_beq_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:51 [insn_beq_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:51 [insn_beq_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:51 [insn_beq_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:51 [insn_beq_ch0] base: This license was issued to David Torres.
SBY 14:25:51 [insn_beq_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:51 [insn_beq_ch0] base: finished (returncode=0)
SBY 14:25:51 [insn_beq_ch0] prep: starting process "cd insn_beq_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:51 [insn_beq_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:51 [insn_beq_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:51 [insn_beq_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:51 [insn_beq_ch0] prep: This license was issued to David Torres.
SBY 14:25:51 [insn_beq_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:52 [insn_beq_ch0] prep: finished (returncode=0)
SBY 14:25:52 [insn_beq_ch0] smt2: starting process "cd insn_beq_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:52 [insn_beq_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:52 [insn_beq_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:52 [insn_beq_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:52 [insn_beq_ch0] smt2: This license was issued to David Torres.
SBY 14:25:52 [insn_beq_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:52 [insn_beq_ch0] smt2: finished (returncode=0)
SBY 14:25:52 [insn_beq_ch0] engine_0: starting process "cd insn_beq_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:52 [insn_beq_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:52 [insn_beq_ch0] engine_0: finished (returncode=0)
SBY 14:25:52 [insn_beq_ch0] engine_0: Status returned by engine: pass
SBY 14:25:52 [insn_beq_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:52 [insn_beq_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:52 [insn_beq_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:52 [insn_beq_ch0] summary: engine_0 did not produce any traces
SBY 14:25:52 [insn_beq_ch0] DONE (PASS, rc=0)
sby insn_bge_ch0.sby
SBY 14:25:53 [insn_bge_ch0] Writing 'insn_bge_ch0/src/defines.sv'.
SBY 14:25:53 [insn_bge_ch0] Writing 'insn_bge_ch0/src/insn_bge_ch0.sv'.
SBY 14:25:53 [insn_bge_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bge_ch0/src/rvfi_macros.vh'.
SBY 14:25:53 [insn_bge_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bge_ch0/src/rvfi_channel.sv'.
SBY 14:25:53 [insn_bge_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bge_ch0/src/rvfi_testbench.sv'.
SBY 14:25:53 [insn_bge_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bge_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:53 [insn_bge_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_bge.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bge_ch0/src/insn_bge.v'.
SBY 14:25:53 [insn_bge_ch0] engine_0: smtbmc boolector
SBY 14:25:53 [insn_bge_ch0] base: starting process "cd insn_bge_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:53 [insn_bge_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:53 [insn_bge_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:53 [insn_bge_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:53 [insn_bge_ch0] base: This license was issued to David Torres.
SBY 14:25:53 [insn_bge_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:53 [insn_bge_ch0] base: finished (returncode=0)
SBY 14:25:53 [insn_bge_ch0] prep: starting process "cd insn_bge_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:53 [insn_bge_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:53 [insn_bge_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:53 [insn_bge_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:53 [insn_bge_ch0] prep: This license was issued to David Torres.
SBY 14:25:53 [insn_bge_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:53 [insn_bge_ch0] prep: finished (returncode=0)
SBY 14:25:53 [insn_bge_ch0] smt2: starting process "cd insn_bge_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:53 [insn_bge_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:53 [insn_bge_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:53 [insn_bge_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:53 [insn_bge_ch0] smt2: This license was issued to David Torres.
SBY 14:25:53 [insn_bge_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:53 [insn_bge_ch0] smt2: finished (returncode=0)
SBY 14:25:53 [insn_bge_ch0] engine_0: starting process "cd insn_bge_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:53 [insn_bge_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:53 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:53 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:54 [insn_bge_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:54 [insn_bge_ch0] engine_0: finished (returncode=0)
SBY 14:25:54 [insn_bge_ch0] engine_0: Status returned by engine: pass
SBY 14:25:54 [insn_bge_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:54 [insn_bge_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:54 [insn_bge_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:54 [insn_bge_ch0] summary: engine_0 did not produce any traces
SBY 14:25:54 [insn_bge_ch0] DONE (PASS, rc=0)
sby insn_bgeu_ch0.sby
SBY 14:25:54 [insn_bgeu_ch0] Writing 'insn_bgeu_ch0/src/defines.sv'.
SBY 14:25:54 [insn_bgeu_ch0] Writing 'insn_bgeu_ch0/src/insn_bgeu_ch0.sv'.
SBY 14:25:54 [insn_bgeu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bgeu_ch0/src/rvfi_macros.vh'.
SBY 14:25:54 [insn_bgeu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bgeu_ch0/src/rvfi_channel.sv'.
SBY 14:25:54 [insn_bgeu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bgeu_ch0/src/rvfi_testbench.sv'.
SBY 14:25:54 [insn_bgeu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bgeu_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:54 [insn_bgeu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_bgeu.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bgeu_ch0/src/insn_bgeu.v'.
SBY 14:25:54 [insn_bgeu_ch0] engine_0: smtbmc boolector
SBY 14:25:54 [insn_bgeu_ch0] base: starting process "cd insn_bgeu_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:54 [insn_bgeu_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:54 [insn_bgeu_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:54 [insn_bgeu_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:54 [insn_bgeu_ch0] base: This license was issued to David Torres.
SBY 14:25:54 [insn_bgeu_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:55 [insn_bgeu_ch0] base: finished (returncode=0)
SBY 14:25:55 [insn_bgeu_ch0] prep: starting process "cd insn_bgeu_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:55 [insn_bgeu_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:55 [insn_bgeu_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:55 [insn_bgeu_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:55 [insn_bgeu_ch0] prep: This license was issued to David Torres.
SBY 14:25:55 [insn_bgeu_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:55 [insn_bgeu_ch0] prep: finished (returncode=0)
SBY 14:25:55 [insn_bgeu_ch0] smt2: starting process "cd insn_bgeu_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:55 [insn_bgeu_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:55 [insn_bgeu_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:55 [insn_bgeu_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:55 [insn_bgeu_ch0] smt2: This license was issued to David Torres.
SBY 14:25:55 [insn_bgeu_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:55 [insn_bgeu_ch0] smt2: finished (returncode=0)
SBY 14:25:55 [insn_bgeu_ch0] engine_0: starting process "cd insn_bgeu_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:55 [insn_bgeu_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:56 [insn_bgeu_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:56 [insn_bgeu_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:56 [insn_bgeu_ch0] engine_0: finished (returncode=0)
SBY 14:25:56 [insn_bgeu_ch0] engine_0: Status returned by engine: pass
SBY 14:25:56 [insn_bgeu_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:56 [insn_bgeu_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:56 [insn_bgeu_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:56 [insn_bgeu_ch0] summary: engine_0 did not produce any traces
SBY 14:25:56 [insn_bgeu_ch0] DONE (PASS, rc=0)
sby insn_blt_ch0.sby
SBY 14:25:56 [insn_blt_ch0] Writing 'insn_blt_ch0/src/defines.sv'.
SBY 14:25:56 [insn_blt_ch0] Writing 'insn_blt_ch0/src/insn_blt_ch0.sv'.
SBY 14:25:56 [insn_blt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_blt_ch0/src/rvfi_macros.vh'.
SBY 14:25:56 [insn_blt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_blt_ch0/src/rvfi_channel.sv'.
SBY 14:25:56 [insn_blt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_blt_ch0/src/rvfi_testbench.sv'.
SBY 14:25:56 [insn_blt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_blt_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:56 [insn_blt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_blt.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_blt_ch0/src/insn_blt.v'.
SBY 14:25:56 [insn_blt_ch0] engine_0: smtbmc boolector
SBY 14:25:56 [insn_blt_ch0] base: starting process "cd insn_blt_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:56 [insn_blt_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:56 [insn_blt_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:56 [insn_blt_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:56 [insn_blt_ch0] base: This license was issued to David Torres.
SBY 14:25:56 [insn_blt_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:57 [insn_blt_ch0] base: finished (returncode=0)
SBY 14:25:57 [insn_blt_ch0] prep: starting process "cd insn_blt_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:57 [insn_blt_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:57 [insn_blt_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:57 [insn_blt_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:57 [insn_blt_ch0] prep: This license was issued to David Torres.
SBY 14:25:57 [insn_blt_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:57 [insn_blt_ch0] prep: finished (returncode=0)
SBY 14:25:57 [insn_blt_ch0] smt2: starting process "cd insn_blt_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:57 [insn_blt_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:57 [insn_blt_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:57 [insn_blt_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:57 [insn_blt_ch0] smt2: This license was issued to David Torres.
SBY 14:25:57 [insn_blt_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:57 [insn_blt_ch0] smt2: finished (returncode=0)
SBY 14:25:57 [insn_blt_ch0] engine_0: starting process "cd insn_blt_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:57 [insn_blt_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:58 [insn_blt_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:58 [insn_blt_ch0] engine_0: finished (returncode=0)
SBY 14:25:58 [insn_blt_ch0] engine_0: Status returned by engine: pass
SBY 14:25:58 [insn_blt_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:58 [insn_blt_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:58 [insn_blt_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:58 [insn_blt_ch0] summary: engine_0 did not produce any traces
SBY 14:25:58 [insn_blt_ch0] DONE (PASS, rc=0)
sby insn_bltu_ch0.sby
SBY 14:25:58 [insn_bltu_ch0] Writing 'insn_bltu_ch0/src/defines.sv'.
SBY 14:25:58 [insn_bltu_ch0] Writing 'insn_bltu_ch0/src/insn_bltu_ch0.sv'.
SBY 14:25:58 [insn_bltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bltu_ch0/src/rvfi_macros.vh'.
SBY 14:25:58 [insn_bltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bltu_ch0/src/rvfi_channel.sv'.
SBY 14:25:58 [insn_bltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bltu_ch0/src/rvfi_testbench.sv'.
SBY 14:25:58 [insn_bltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bltu_ch0/src/rvfi_insn_check.sv'.
SBY 14:25:58 [insn_bltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_bltu.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bltu_ch0/src/insn_bltu.v'.
SBY 14:25:58 [insn_bltu_ch0] engine_0: smtbmc boolector
SBY 14:25:58 [insn_bltu_ch0] base: starting process "cd insn_bltu_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:25:58 [insn_bltu_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:58 [insn_bltu_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:58 [insn_bltu_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:58 [insn_bltu_ch0] base: This license was issued to David Torres.
SBY 14:25:58 [insn_bltu_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:58 [insn_bltu_ch0] base: finished (returncode=0)
SBY 14:25:58 [insn_bltu_ch0] prep: starting process "cd insn_bltu_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:25:58 [insn_bltu_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:58 [insn_bltu_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:58 [insn_bltu_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:58 [insn_bltu_ch0] prep: This license was issued to David Torres.
SBY 14:25:58 [insn_bltu_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:59 [insn_bltu_ch0] prep: finished (returncode=0)
SBY 14:25:59 [insn_bltu_ch0] smt2: starting process "cd insn_bltu_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:25:59 [insn_bltu_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:25:59 [insn_bltu_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:25:59 [insn_bltu_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:25:59 [insn_bltu_ch0] smt2: This license was issued to David Torres.
SBY 14:25:59 [insn_bltu_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:25:59 [insn_bltu_ch0] smt2: finished (returncode=0)
SBY 14:25:59 [insn_bltu_ch0] engine_0: starting process "cd insn_bltu_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:25:59 [insn_bltu_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:25:59 [insn_bltu_ch0] engine_0: finished (returncode=0)
SBY 14:25:59 [insn_bltu_ch0] engine_0: Status returned by engine: pass
SBY 14:25:59 [insn_bltu_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:59 [insn_bltu_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:25:59 [insn_bltu_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:25:59 [insn_bltu_ch0] summary: engine_0 did not produce any traces
SBY 14:25:59 [insn_bltu_ch0] DONE (PASS, rc=0)
sby insn_bne_ch0.sby
SBY 14:26:00 [insn_bne_ch0] Writing 'insn_bne_ch0/src/defines.sv'.
SBY 14:26:00 [insn_bne_ch0] Writing 'insn_bne_ch0/src/insn_bne_ch0.sv'.
SBY 14:26:00 [insn_bne_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bne_ch0/src/rvfi_macros.vh'.
SBY 14:26:00 [insn_bne_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bne_ch0/src/rvfi_channel.sv'.
SBY 14:26:00 [insn_bne_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bne_ch0/src/rvfi_testbench.sv'.
SBY 14:26:00 [insn_bne_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bne_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:00 [insn_bne_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_bne.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_bne_ch0/src/insn_bne.v'.
SBY 14:26:00 [insn_bne_ch0] engine_0: smtbmc boolector
SBY 14:26:00 [insn_bne_ch0] base: starting process "cd insn_bne_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:00 [insn_bne_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:00 [insn_bne_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:00 [insn_bne_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:00 [insn_bne_ch0] base: This license was issued to David Torres.
SBY 14:26:00 [insn_bne_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:00 [insn_bne_ch0] base: finished (returncode=0)
SBY 14:26:00 [insn_bne_ch0] prep: starting process "cd insn_bne_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:00 [insn_bne_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:00 [insn_bne_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:00 [insn_bne_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:00 [insn_bne_ch0] prep: This license was issued to David Torres.
SBY 14:26:00 [insn_bne_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:00 [insn_bne_ch0] prep: finished (returncode=0)
SBY 14:26:00 [insn_bne_ch0] smt2: starting process "cd insn_bne_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:00 [insn_bne_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:00 [insn_bne_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:00 [insn_bne_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:00 [insn_bne_ch0] smt2: This license was issued to David Torres.
SBY 14:26:00 [insn_bne_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:00 [insn_bne_ch0] smt2: finished (returncode=0)
SBY 14:26:00 [insn_bne_ch0] engine_0: starting process "cd insn_bne_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:00 [insn_bne_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:00 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:00 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:01 [insn_bne_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:01 [insn_bne_ch0] engine_0: finished (returncode=0)
SBY 14:26:01 [insn_bne_ch0] engine_0: Status returned by engine: pass
SBY 14:26:01 [insn_bne_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:01 [insn_bne_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:01 [insn_bne_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:01 [insn_bne_ch0] summary: engine_0 did not produce any traces
SBY 14:26:01 [insn_bne_ch0] DONE (PASS, rc=0)
sby insn_jal_ch0.sby
SBY 14:26:01 [insn_jal_ch0] Writing 'insn_jal_ch0/src/defines.sv'.
SBY 14:26:01 [insn_jal_ch0] Writing 'insn_jal_ch0/src/insn_jal_ch0.sv'.
SBY 14:26:01 [insn_jal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jal_ch0/src/rvfi_macros.vh'.
SBY 14:26:01 [insn_jal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jal_ch0/src/rvfi_channel.sv'.
SBY 14:26:01 [insn_jal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jal_ch0/src/rvfi_testbench.sv'.
SBY 14:26:01 [insn_jal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jal_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:01 [insn_jal_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_jal.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jal_ch0/src/insn_jal.v'.
SBY 14:26:01 [insn_jal_ch0] engine_0: smtbmc boolector
SBY 14:26:01 [insn_jal_ch0] base: starting process "cd insn_jal_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:01 [insn_jal_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:01 [insn_jal_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:01 [insn_jal_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:01 [insn_jal_ch0] base: This license was issued to David Torres.
SBY 14:26:01 [insn_jal_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:02 [insn_jal_ch0] base: finished (returncode=0)
SBY 14:26:02 [insn_jal_ch0] prep: starting process "cd insn_jal_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:02 [insn_jal_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:02 [insn_jal_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:02 [insn_jal_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:02 [insn_jal_ch0] prep: This license was issued to David Torres.
SBY 14:26:02 [insn_jal_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:02 [insn_jal_ch0] prep: finished (returncode=0)
SBY 14:26:02 [insn_jal_ch0] smt2: starting process "cd insn_jal_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:02 [insn_jal_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:02 [insn_jal_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:02 [insn_jal_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:02 [insn_jal_ch0] smt2: This license was issued to David Torres.
SBY 14:26:02 [insn_jal_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:02 [insn_jal_ch0] smt2: finished (returncode=0)
SBY 14:26:02 [insn_jal_ch0] engine_0: starting process "cd insn_jal_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:02 [insn_jal_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:03 [insn_jal_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:03 [insn_jal_ch0] engine_0: finished (returncode=0)
SBY 14:26:03 [insn_jal_ch0] engine_0: Status returned by engine: pass
SBY 14:26:03 [insn_jal_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:03 [insn_jal_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:03 [insn_jal_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:03 [insn_jal_ch0] summary: engine_0 did not produce any traces
SBY 14:26:03 [insn_jal_ch0] DONE (PASS, rc=0)
sby insn_jalr_ch0.sby
SBY 14:26:03 [insn_jalr_ch0] Writing 'insn_jalr_ch0/src/defines.sv'.
SBY 14:26:03 [insn_jalr_ch0] Writing 'insn_jalr_ch0/src/insn_jalr_ch0.sv'.
SBY 14:26:03 [insn_jalr_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jalr_ch0/src/rvfi_macros.vh'.
SBY 14:26:03 [insn_jalr_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jalr_ch0/src/rvfi_channel.sv'.
SBY 14:26:03 [insn_jalr_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jalr_ch0/src/rvfi_testbench.sv'.
SBY 14:26:03 [insn_jalr_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jalr_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:03 [insn_jalr_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_jalr.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_jalr_ch0/src/insn_jalr.v'.
SBY 14:26:03 [insn_jalr_ch0] engine_0: smtbmc boolector
SBY 14:26:03 [insn_jalr_ch0] base: starting process "cd insn_jalr_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:03 [insn_jalr_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:03 [insn_jalr_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:03 [insn_jalr_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:03 [insn_jalr_ch0] base: This license was issued to David Torres.
SBY 14:26:03 [insn_jalr_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:04 [insn_jalr_ch0] base: finished (returncode=0)
SBY 14:26:04 [insn_jalr_ch0] prep: starting process "cd insn_jalr_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:04 [insn_jalr_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:04 [insn_jalr_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:04 [insn_jalr_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:04 [insn_jalr_ch0] prep: This license was issued to David Torres.
SBY 14:26:04 [insn_jalr_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:04 [insn_jalr_ch0] prep: finished (returncode=0)
SBY 14:26:04 [insn_jalr_ch0] smt2: starting process "cd insn_jalr_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:04 [insn_jalr_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:04 [insn_jalr_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:04 [insn_jalr_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:04 [insn_jalr_ch0] smt2: This license was issued to David Torres.
SBY 14:26:04 [insn_jalr_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:04 [insn_jalr_ch0] smt2: finished (returncode=0)
SBY 14:26:04 [insn_jalr_ch0] engine_0: starting process "cd insn_jalr_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:04 [insn_jalr_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:05 [insn_jalr_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:05 [insn_jalr_ch0] engine_0: finished (returncode=0)
SBY 14:26:05 [insn_jalr_ch0] engine_0: Status returned by engine: pass
SBY 14:26:05 [insn_jalr_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:05 [insn_jalr_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:05 [insn_jalr_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:05 [insn_jalr_ch0] summary: engine_0 did not produce any traces
SBY 14:26:05 [insn_jalr_ch0] DONE (PASS, rc=0)
sby insn_lb_ch0.sby
SBY 14:26:05 [insn_lb_ch0] Writing 'insn_lb_ch0/src/defines.sv'.
SBY 14:26:05 [insn_lb_ch0] Writing 'insn_lb_ch0/src/insn_lb_ch0.sv'.
SBY 14:26:05 [insn_lb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lb_ch0/src/rvfi_macros.vh'.
SBY 14:26:05 [insn_lb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lb_ch0/src/rvfi_channel.sv'.
SBY 14:26:05 [insn_lb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lb_ch0/src/rvfi_testbench.sv'.
SBY 14:26:05 [insn_lb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lb_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:05 [insn_lb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_lb.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lb_ch0/src/insn_lb.v'.
SBY 14:26:05 [insn_lb_ch0] engine_0: smtbmc boolector
SBY 14:26:05 [insn_lb_ch0] base: starting process "cd insn_lb_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:05 [insn_lb_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:05 [insn_lb_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:05 [insn_lb_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:05 [insn_lb_ch0] base: This license was issued to David Torres.
SBY 14:26:05 [insn_lb_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:05 [insn_lb_ch0] base: finished (returncode=0)
SBY 14:26:05 [insn_lb_ch0] prep: starting process "cd insn_lb_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:05 [insn_lb_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:05 [insn_lb_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:05 [insn_lb_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:05 [insn_lb_ch0] prep: This license was issued to David Torres.
SBY 14:26:05 [insn_lb_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:05 [insn_lb_ch0] prep: finished (returncode=0)
SBY 14:26:05 [insn_lb_ch0] smt2: starting process "cd insn_lb_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:05 [insn_lb_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:05 [insn_lb_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:05 [insn_lb_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:05 [insn_lb_ch0] smt2: This license was issued to David Torres.
SBY 14:26:05 [insn_lb_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:05 [insn_lb_ch0] smt2: finished (returncode=0)
SBY 14:26:05 [insn_lb_ch0] engine_0: starting process "cd insn_lb_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:05 [insn_lb_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:06 [insn_lb_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:06 [insn_lb_ch0] engine_0: finished (returncode=0)
SBY 14:26:06 [insn_lb_ch0] engine_0: Status returned by engine: pass
SBY 14:26:06 [insn_lb_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:06 [insn_lb_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:06 [insn_lb_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:06 [insn_lb_ch0] summary: engine_0 did not produce any traces
SBY 14:26:06 [insn_lb_ch0] DONE (PASS, rc=0)
sby insn_lbu_ch0.sby
SBY 14:26:06 [insn_lbu_ch0] Writing 'insn_lbu_ch0/src/defines.sv'.
SBY 14:26:06 [insn_lbu_ch0] Writing 'insn_lbu_ch0/src/insn_lbu_ch0.sv'.
SBY 14:26:06 [insn_lbu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lbu_ch0/src/rvfi_macros.vh'.
SBY 14:26:06 [insn_lbu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lbu_ch0/src/rvfi_channel.sv'.
SBY 14:26:06 [insn_lbu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lbu_ch0/src/rvfi_testbench.sv'.
SBY 14:26:06 [insn_lbu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lbu_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:06 [insn_lbu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_lbu.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lbu_ch0/src/insn_lbu.v'.
SBY 14:26:06 [insn_lbu_ch0] engine_0: smtbmc boolector
SBY 14:26:06 [insn_lbu_ch0] base: starting process "cd insn_lbu_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:06 [insn_lbu_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:06 [insn_lbu_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:06 [insn_lbu_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:06 [insn_lbu_ch0] base: This license was issued to David Torres.
SBY 14:26:06 [insn_lbu_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:07 [insn_lbu_ch0] base: finished (returncode=0)
SBY 14:26:07 [insn_lbu_ch0] prep: starting process "cd insn_lbu_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:07 [insn_lbu_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:07 [insn_lbu_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:07 [insn_lbu_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:07 [insn_lbu_ch0] prep: This license was issued to David Torres.
SBY 14:26:07 [insn_lbu_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:07 [insn_lbu_ch0] prep: finished (returncode=0)
SBY 14:26:07 [insn_lbu_ch0] smt2: starting process "cd insn_lbu_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:07 [insn_lbu_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:07 [insn_lbu_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:07 [insn_lbu_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:07 [insn_lbu_ch0] smt2: This license was issued to David Torres.
SBY 14:26:07 [insn_lbu_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:07 [insn_lbu_ch0] smt2: finished (returncode=0)
SBY 14:26:07 [insn_lbu_ch0] engine_0: starting process "cd insn_lbu_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:07 [insn_lbu_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:08 [insn_lbu_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:08 [insn_lbu_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:08 [insn_lbu_ch0] engine_0: finished (returncode=0)
SBY 14:26:08 [insn_lbu_ch0] engine_0: Status returned by engine: pass
SBY 14:26:08 [insn_lbu_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:08 [insn_lbu_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:08 [insn_lbu_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:08 [insn_lbu_ch0] summary: engine_0 did not produce any traces
SBY 14:26:08 [insn_lbu_ch0] DONE (PASS, rc=0)
sby insn_lh_ch0.sby
SBY 14:26:08 [insn_lh_ch0] Writing 'insn_lh_ch0/src/defines.sv'.
SBY 14:26:08 [insn_lh_ch0] Writing 'insn_lh_ch0/src/insn_lh_ch0.sv'.
SBY 14:26:08 [insn_lh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lh_ch0/src/rvfi_macros.vh'.
SBY 14:26:08 [insn_lh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lh_ch0/src/rvfi_channel.sv'.
SBY 14:26:08 [insn_lh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lh_ch0/src/rvfi_testbench.sv'.
SBY 14:26:08 [insn_lh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lh_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:08 [insn_lh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_lh.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lh_ch0/src/insn_lh.v'.
SBY 14:26:08 [insn_lh_ch0] engine_0: smtbmc boolector
SBY 14:26:08 [insn_lh_ch0] base: starting process "cd insn_lh_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:08 [insn_lh_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:08 [insn_lh_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:08 [insn_lh_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:08 [insn_lh_ch0] base: This license was issued to David Torres.
SBY 14:26:08 [insn_lh_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:08 [insn_lh_ch0] base: finished (returncode=0)
SBY 14:26:08 [insn_lh_ch0] prep: starting process "cd insn_lh_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:08 [insn_lh_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:08 [insn_lh_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:08 [insn_lh_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:08 [insn_lh_ch0] prep: This license was issued to David Torres.
SBY 14:26:08 [insn_lh_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:09 [insn_lh_ch0] prep: finished (returncode=0)
SBY 14:26:09 [insn_lh_ch0] smt2: starting process "cd insn_lh_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:09 [insn_lh_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:09 [insn_lh_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:09 [insn_lh_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:09 [insn_lh_ch0] smt2: This license was issued to David Torres.
SBY 14:26:09 [insn_lh_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:09 [insn_lh_ch0] smt2: finished (returncode=0)
SBY 14:26:09 [insn_lh_ch0] engine_0: starting process "cd insn_lh_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:09 [insn_lh_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:09 [insn_lh_ch0] engine_0: finished (returncode=0)
SBY 14:26:09 [insn_lh_ch0] engine_0: Status returned by engine: pass
SBY 14:26:09 [insn_lh_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:09 [insn_lh_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:09 [insn_lh_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:09 [insn_lh_ch0] summary: engine_0 did not produce any traces
SBY 14:26:09 [insn_lh_ch0] DONE (PASS, rc=0)
sby insn_lhu_ch0.sby
SBY 14:26:09 [insn_lhu_ch0] Writing 'insn_lhu_ch0/src/defines.sv'.
SBY 14:26:09 [insn_lhu_ch0] Writing 'insn_lhu_ch0/src/insn_lhu_ch0.sv'.
SBY 14:26:09 [insn_lhu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lhu_ch0/src/rvfi_macros.vh'.
SBY 14:26:09 [insn_lhu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lhu_ch0/src/rvfi_channel.sv'.
SBY 14:26:09 [insn_lhu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lhu_ch0/src/rvfi_testbench.sv'.
SBY 14:26:09 [insn_lhu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lhu_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:09 [insn_lhu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_lhu.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lhu_ch0/src/insn_lhu.v'.
SBY 14:26:09 [insn_lhu_ch0] engine_0: smtbmc boolector
SBY 14:26:09 [insn_lhu_ch0] base: starting process "cd insn_lhu_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:10 [insn_lhu_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:10 [insn_lhu_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:10 [insn_lhu_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:10 [insn_lhu_ch0] base: This license was issued to David Torres.
SBY 14:26:10 [insn_lhu_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:10 [insn_lhu_ch0] base: finished (returncode=0)
SBY 14:26:10 [insn_lhu_ch0] prep: starting process "cd insn_lhu_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:10 [insn_lhu_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:10 [insn_lhu_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:10 [insn_lhu_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:10 [insn_lhu_ch0] prep: This license was issued to David Torres.
SBY 14:26:10 [insn_lhu_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:10 [insn_lhu_ch0] prep: finished (returncode=0)
SBY 14:26:10 [insn_lhu_ch0] smt2: starting process "cd insn_lhu_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:10 [insn_lhu_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:10 [insn_lhu_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:10 [insn_lhu_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:10 [insn_lhu_ch0] smt2: This license was issued to David Torres.
SBY 14:26:10 [insn_lhu_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:10 [insn_lhu_ch0] smt2: finished (returncode=0)
SBY 14:26:10 [insn_lhu_ch0] engine_0: starting process "cd insn_lhu_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:10 [insn_lhu_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:10 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:10 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:10 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:10 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:11 [insn_lhu_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:11 [insn_lhu_ch0] engine_0: finished (returncode=0)
SBY 14:26:11 [insn_lhu_ch0] engine_0: Status returned by engine: pass
SBY 14:26:11 [insn_lhu_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:11 [insn_lhu_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:11 [insn_lhu_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:11 [insn_lhu_ch0] summary: engine_0 did not produce any traces
SBY 14:26:11 [insn_lhu_ch0] DONE (PASS, rc=0)
sby insn_lui_ch0.sby
SBY 14:26:11 [insn_lui_ch0] Writing 'insn_lui_ch0/src/defines.sv'.
SBY 14:26:11 [insn_lui_ch0] Writing 'insn_lui_ch0/src/insn_lui_ch0.sv'.
SBY 14:26:11 [insn_lui_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lui_ch0/src/rvfi_macros.vh'.
SBY 14:26:11 [insn_lui_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lui_ch0/src/rvfi_channel.sv'.
SBY 14:26:11 [insn_lui_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lui_ch0/src/rvfi_testbench.sv'.
SBY 14:26:11 [insn_lui_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lui_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:11 [insn_lui_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_lui.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lui_ch0/src/insn_lui.v'.
SBY 14:26:11 [insn_lui_ch0] engine_0: smtbmc boolector
SBY 14:26:11 [insn_lui_ch0] base: starting process "cd insn_lui_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:11 [insn_lui_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:11 [insn_lui_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:11 [insn_lui_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:11 [insn_lui_ch0] base: This license was issued to David Torres.
SBY 14:26:11 [insn_lui_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:12 [insn_lui_ch0] base: finished (returncode=0)
SBY 14:26:12 [insn_lui_ch0] prep: starting process "cd insn_lui_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:12 [insn_lui_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:12 [insn_lui_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:12 [insn_lui_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:12 [insn_lui_ch0] prep: This license was issued to David Torres.
SBY 14:26:12 [insn_lui_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:12 [insn_lui_ch0] prep: finished (returncode=0)
SBY 14:26:12 [insn_lui_ch0] smt2: starting process "cd insn_lui_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:12 [insn_lui_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:12 [insn_lui_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:12 [insn_lui_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:12 [insn_lui_ch0] smt2: This license was issued to David Torres.
SBY 14:26:12 [insn_lui_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:12 [insn_lui_ch0] smt2: finished (returncode=0)
SBY 14:26:12 [insn_lui_ch0] engine_0: starting process "cd insn_lui_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:12 [insn_lui_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:13 [insn_lui_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:13 [insn_lui_ch0] engine_0: finished (returncode=0)
SBY 14:26:13 [insn_lui_ch0] engine_0: Status returned by engine: pass
SBY 14:26:13 [insn_lui_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:13 [insn_lui_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:13 [insn_lui_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:13 [insn_lui_ch0] summary: engine_0 did not produce any traces
SBY 14:26:13 [insn_lui_ch0] DONE (PASS, rc=0)
sby insn_lw_ch0.sby
SBY 14:26:13 [insn_lw_ch0] Writing 'insn_lw_ch0/src/defines.sv'.
SBY 14:26:13 [insn_lw_ch0] Writing 'insn_lw_ch0/src/insn_lw_ch0.sv'.
SBY 14:26:13 [insn_lw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lw_ch0/src/rvfi_macros.vh'.
SBY 14:26:13 [insn_lw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lw_ch0/src/rvfi_channel.sv'.
SBY 14:26:13 [insn_lw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lw_ch0/src/rvfi_testbench.sv'.
SBY 14:26:13 [insn_lw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lw_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:13 [insn_lw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_lw.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_lw_ch0/src/insn_lw.v'.
SBY 14:26:13 [insn_lw_ch0] engine_0: smtbmc boolector
SBY 14:26:13 [insn_lw_ch0] base: starting process "cd insn_lw_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:13 [insn_lw_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:13 [insn_lw_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:13 [insn_lw_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:13 [insn_lw_ch0] base: This license was issued to David Torres.
SBY 14:26:13 [insn_lw_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:13 [insn_lw_ch0] base: finished (returncode=0)
SBY 14:26:13 [insn_lw_ch0] prep: starting process "cd insn_lw_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:13 [insn_lw_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:13 [insn_lw_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:13 [insn_lw_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:13 [insn_lw_ch0] prep: This license was issued to David Torres.
SBY 14:26:13 [insn_lw_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:13 [insn_lw_ch0] prep: finished (returncode=0)
SBY 14:26:13 [insn_lw_ch0] smt2: starting process "cd insn_lw_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:13 [insn_lw_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:13 [insn_lw_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:13 [insn_lw_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:13 [insn_lw_ch0] smt2: This license was issued to David Torres.
SBY 14:26:13 [insn_lw_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:13 [insn_lw_ch0] smt2: finished (returncode=0)
SBY 14:26:13 [insn_lw_ch0] engine_0: starting process "cd insn_lw_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:14 [insn_lw_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:14 [insn_lw_ch0] engine_0: finished (returncode=0)
SBY 14:26:14 [insn_lw_ch0] engine_0: Status returned by engine: pass
SBY 14:26:14 [insn_lw_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:14 [insn_lw_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:14 [insn_lw_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:14 [insn_lw_ch0] summary: engine_0 did not produce any traces
SBY 14:26:14 [insn_lw_ch0] DONE (PASS, rc=0)
sby insn_or_ch0.sby
SBY 14:26:14 [insn_or_ch0] Writing 'insn_or_ch0/src/defines.sv'.
SBY 14:26:14 [insn_or_ch0] Writing 'insn_or_ch0/src/insn_or_ch0.sv'.
SBY 14:26:14 [insn_or_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_or_ch0/src/rvfi_macros.vh'.
SBY 14:26:14 [insn_or_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_or_ch0/src/rvfi_channel.sv'.
SBY 14:26:14 [insn_or_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_or_ch0/src/rvfi_testbench.sv'.
SBY 14:26:14 [insn_or_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_or_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:14 [insn_or_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_or.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_or_ch0/src/insn_or.v'.
SBY 14:26:14 [insn_or_ch0] engine_0: smtbmc boolector
SBY 14:26:14 [insn_or_ch0] base: starting process "cd insn_or_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:14 [insn_or_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:14 [insn_or_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:14 [insn_or_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:14 [insn_or_ch0] base: This license was issued to David Torres.
SBY 14:26:14 [insn_or_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:15 [insn_or_ch0] base: finished (returncode=0)
SBY 14:26:15 [insn_or_ch0] prep: starting process "cd insn_or_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:15 [insn_or_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:15 [insn_or_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:15 [insn_or_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:15 [insn_or_ch0] prep: This license was issued to David Torres.
SBY 14:26:15 [insn_or_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:15 [insn_or_ch0] prep: finished (returncode=0)
SBY 14:26:15 [insn_or_ch0] smt2: starting process "cd insn_or_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:15 [insn_or_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:15 [insn_or_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:15 [insn_or_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:15 [insn_or_ch0] smt2: This license was issued to David Torres.
SBY 14:26:15 [insn_or_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:15 [insn_or_ch0] smt2: finished (returncode=0)
SBY 14:26:15 [insn_or_ch0] engine_0: starting process "cd insn_or_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:15 [insn_or_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:16 [insn_or_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:16 [insn_or_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:16 [insn_or_ch0] engine_0: finished (returncode=0)
SBY 14:26:16 [insn_or_ch0] engine_0: Status returned by engine: pass
SBY 14:26:16 [insn_or_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:16 [insn_or_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:16 [insn_or_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:16 [insn_or_ch0] summary: engine_0 did not produce any traces
SBY 14:26:16 [insn_or_ch0] DONE (PASS, rc=0)
sby insn_ori_ch0.sby
SBY 14:26:16 [insn_ori_ch0] Writing 'insn_ori_ch0/src/defines.sv'.
SBY 14:26:16 [insn_ori_ch0] Writing 'insn_ori_ch0/src/insn_ori_ch0.sv'.
SBY 14:26:16 [insn_ori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_ori_ch0/src/rvfi_macros.vh'.
SBY 14:26:16 [insn_ori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_ori_ch0/src/rvfi_channel.sv'.
SBY 14:26:16 [insn_ori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_ori_ch0/src/rvfi_testbench.sv'.
SBY 14:26:16 [insn_ori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_ori_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:16 [insn_ori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_ori.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_ori_ch0/src/insn_ori.v'.
SBY 14:26:16 [insn_ori_ch0] engine_0: smtbmc boolector
SBY 14:26:16 [insn_ori_ch0] base: starting process "cd insn_ori_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:16 [insn_ori_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:16 [insn_ori_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:16 [insn_ori_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:16 [insn_ori_ch0] base: This license was issued to David Torres.
SBY 14:26:16 [insn_ori_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:16 [insn_ori_ch0] base: finished (returncode=0)
SBY 14:26:16 [insn_ori_ch0] prep: starting process "cd insn_ori_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:16 [insn_ori_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:16 [insn_ori_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:16 [insn_ori_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:16 [insn_ori_ch0] prep: This license was issued to David Torres.
SBY 14:26:16 [insn_ori_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:17 [insn_ori_ch0] prep: finished (returncode=0)
SBY 14:26:17 [insn_ori_ch0] smt2: starting process "cd insn_ori_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:17 [insn_ori_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:17 [insn_ori_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:17 [insn_ori_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:17 [insn_ori_ch0] smt2: This license was issued to David Torres.
SBY 14:26:17 [insn_ori_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:17 [insn_ori_ch0] smt2: finished (returncode=0)
SBY 14:26:17 [insn_ori_ch0] engine_0: starting process "cd insn_ori_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:17 [insn_ori_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:17 [insn_ori_ch0] engine_0: finished (returncode=0)
SBY 14:26:17 [insn_ori_ch0] engine_0: Status returned by engine: pass
SBY 14:26:17 [insn_ori_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:17 [insn_ori_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:17 [insn_ori_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:17 [insn_ori_ch0] summary: engine_0 did not produce any traces
SBY 14:26:17 [insn_ori_ch0] DONE (PASS, rc=0)
sby insn_sb_ch0.sby
SBY 14:26:17 [insn_sb_ch0] Writing 'insn_sb_ch0/src/defines.sv'.
SBY 14:26:17 [insn_sb_ch0] Writing 'insn_sb_ch0/src/insn_sb_ch0.sv'.
SBY 14:26:17 [insn_sb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sb_ch0/src/rvfi_macros.vh'.
SBY 14:26:17 [insn_sb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sb_ch0/src/rvfi_channel.sv'.
SBY 14:26:17 [insn_sb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sb_ch0/src/rvfi_testbench.sv'.
SBY 14:26:17 [insn_sb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sb_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:17 [insn_sb_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sb.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sb_ch0/src/insn_sb.v'.
SBY 14:26:17 [insn_sb_ch0] engine_0: smtbmc boolector
SBY 14:26:17 [insn_sb_ch0] base: starting process "cd insn_sb_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:17 [insn_sb_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:17 [insn_sb_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:17 [insn_sb_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:17 [insn_sb_ch0] base: This license was issued to David Torres.
SBY 14:26:17 [insn_sb_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:18 [insn_sb_ch0] base: finished (returncode=0)
SBY 14:26:18 [insn_sb_ch0] prep: starting process "cd insn_sb_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:18 [insn_sb_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:18 [insn_sb_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:18 [insn_sb_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:18 [insn_sb_ch0] prep: This license was issued to David Torres.
SBY 14:26:18 [insn_sb_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:18 [insn_sb_ch0] prep: finished (returncode=0)
SBY 14:26:18 [insn_sb_ch0] smt2: starting process "cd insn_sb_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:18 [insn_sb_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:18 [insn_sb_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:18 [insn_sb_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:18 [insn_sb_ch0] smt2: This license was issued to David Torres.
SBY 14:26:18 [insn_sb_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:18 [insn_sb_ch0] smt2: finished (returncode=0)
SBY 14:26:18 [insn_sb_ch0] engine_0: starting process "cd insn_sb_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:18 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:19 [insn_sb_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:19 [insn_sb_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:19 [insn_sb_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:19 [insn_sb_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:19 [insn_sb_ch0] engine_0: finished (returncode=0)
SBY 14:26:19 [insn_sb_ch0] engine_0: Status returned by engine: pass
SBY 14:26:19 [insn_sb_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:19 [insn_sb_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:19 [insn_sb_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:19 [insn_sb_ch0] summary: engine_0 did not produce any traces
SBY 14:26:19 [insn_sb_ch0] DONE (PASS, rc=0)
sby insn_sh_ch0.sby
SBY 14:26:19 [insn_sh_ch0] Writing 'insn_sh_ch0/src/defines.sv'.
SBY 14:26:19 [insn_sh_ch0] Writing 'insn_sh_ch0/src/insn_sh_ch0.sv'.
SBY 14:26:19 [insn_sh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sh_ch0/src/rvfi_macros.vh'.
SBY 14:26:19 [insn_sh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sh_ch0/src/rvfi_channel.sv'.
SBY 14:26:19 [insn_sh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sh_ch0/src/rvfi_testbench.sv'.
SBY 14:26:19 [insn_sh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sh_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:19 [insn_sh_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sh.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sh_ch0/src/insn_sh.v'.
SBY 14:26:19 [insn_sh_ch0] engine_0: smtbmc boolector
SBY 14:26:19 [insn_sh_ch0] base: starting process "cd insn_sh_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:19 [insn_sh_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:19 [insn_sh_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:19 [insn_sh_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:19 [insn_sh_ch0] base: This license was issued to David Torres.
SBY 14:26:19 [insn_sh_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:20 [insn_sh_ch0] base: finished (returncode=0)
SBY 14:26:20 [insn_sh_ch0] prep: starting process "cd insn_sh_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:20 [insn_sh_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:20 [insn_sh_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:20 [insn_sh_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:20 [insn_sh_ch0] prep: This license was issued to David Torres.
SBY 14:26:20 [insn_sh_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:20 [insn_sh_ch0] prep: finished (returncode=0)
SBY 14:26:20 [insn_sh_ch0] smt2: starting process "cd insn_sh_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:20 [insn_sh_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:20 [insn_sh_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:20 [insn_sh_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:20 [insn_sh_ch0] smt2: This license was issued to David Torres.
SBY 14:26:20 [insn_sh_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:20 [insn_sh_ch0] smt2: finished (returncode=0)
SBY 14:26:20 [insn_sh_ch0] engine_0: starting process "cd insn_sh_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:20 [insn_sh_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:20 [insn_sh_ch0] engine_0: finished (returncode=0)
SBY 14:26:20 [insn_sh_ch0] engine_0: Status returned by engine: pass
SBY 14:26:20 [insn_sh_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:20 [insn_sh_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:20 [insn_sh_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:20 [insn_sh_ch0] summary: engine_0 did not produce any traces
SBY 14:26:20 [insn_sh_ch0] DONE (PASS, rc=0)
sby insn_sll_ch0.sby
SBY 14:26:20 [insn_sll_ch0] Writing 'insn_sll_ch0/src/defines.sv'.
SBY 14:26:20 [insn_sll_ch0] Writing 'insn_sll_ch0/src/insn_sll_ch0.sv'.
SBY 14:26:20 [insn_sll_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sll_ch0/src/rvfi_macros.vh'.
SBY 14:26:20 [insn_sll_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sll_ch0/src/rvfi_channel.sv'.
SBY 14:26:20 [insn_sll_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sll_ch0/src/rvfi_testbench.sv'.
SBY 14:26:20 [insn_sll_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sll_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:20 [insn_sll_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sll.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sll_ch0/src/insn_sll.v'.
SBY 14:26:20 [insn_sll_ch0] engine_0: smtbmc boolector
SBY 14:26:20 [insn_sll_ch0] base: starting process "cd insn_sll_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:20 [insn_sll_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:20 [insn_sll_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:20 [insn_sll_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:20 [insn_sll_ch0] base: This license was issued to David Torres.
SBY 14:26:20 [insn_sll_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:21 [insn_sll_ch0] base: finished (returncode=0)
SBY 14:26:21 [insn_sll_ch0] prep: starting process "cd insn_sll_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:21 [insn_sll_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:21 [insn_sll_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:21 [insn_sll_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:21 [insn_sll_ch0] prep: This license was issued to David Torres.
SBY 14:26:21 [insn_sll_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:21 [insn_sll_ch0] prep: finished (returncode=0)
SBY 14:26:21 [insn_sll_ch0] smt2: starting process "cd insn_sll_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:21 [insn_sll_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:21 [insn_sll_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:21 [insn_sll_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:21 [insn_sll_ch0] smt2: This license was issued to David Torres.
SBY 14:26:21 [insn_sll_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:21 [insn_sll_ch0] smt2: finished (returncode=0)
SBY 14:26:21 [insn_sll_ch0] engine_0: starting process "cd insn_sll_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:21 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:22 [insn_sll_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:22 [insn_sll_ch0] engine_0: finished (returncode=0)
SBY 14:26:22 [insn_sll_ch0] engine_0: Status returned by engine: pass
SBY 14:26:22 [insn_sll_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:22 [insn_sll_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:22 [insn_sll_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:22 [insn_sll_ch0] summary: engine_0 did not produce any traces
SBY 14:26:22 [insn_sll_ch0] DONE (PASS, rc=0)
sby insn_slli_ch0.sby
SBY 14:26:22 [insn_slli_ch0] Writing 'insn_slli_ch0/src/defines.sv'.
SBY 14:26:22 [insn_slli_ch0] Writing 'insn_slli_ch0/src/insn_slli_ch0.sv'.
SBY 14:26:22 [insn_slli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slli_ch0/src/rvfi_macros.vh'.
SBY 14:26:22 [insn_slli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slli_ch0/src/rvfi_channel.sv'.
SBY 14:26:22 [insn_slli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slli_ch0/src/rvfi_testbench.sv'.
SBY 14:26:22 [insn_slli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slli_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:22 [insn_slli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_slli.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slli_ch0/src/insn_slli.v'.
SBY 14:26:22 [insn_slli_ch0] engine_0: smtbmc boolector
SBY 14:26:22 [insn_slli_ch0] base: starting process "cd insn_slli_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:22 [insn_slli_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:22 [insn_slli_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:22 [insn_slli_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:22 [insn_slli_ch0] base: This license was issued to David Torres.
SBY 14:26:22 [insn_slli_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:23 [insn_slli_ch0] base: finished (returncode=0)
SBY 14:26:23 [insn_slli_ch0] prep: starting process "cd insn_slli_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:23 [insn_slli_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:23 [insn_slli_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:23 [insn_slli_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:23 [insn_slli_ch0] prep: This license was issued to David Torres.
SBY 14:26:23 [insn_slli_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:23 [insn_slli_ch0] prep: finished (returncode=0)
SBY 14:26:23 [insn_slli_ch0] smt2: starting process "cd insn_slli_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:23 [insn_slli_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:23 [insn_slli_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:23 [insn_slli_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:23 [insn_slli_ch0] smt2: This license was issued to David Torres.
SBY 14:26:23 [insn_slli_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:23 [insn_slli_ch0] smt2: finished (returncode=0)
SBY 14:26:23 [insn_slli_ch0] engine_0: starting process "cd insn_slli_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:23 [insn_slli_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:23 [insn_slli_ch0] engine_0: finished (returncode=0)
SBY 14:26:23 [insn_slli_ch0] engine_0: Status returned by engine: pass
SBY 14:26:23 [insn_slli_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:23 [insn_slli_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:23 [insn_slli_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:23 [insn_slli_ch0] summary: engine_0 did not produce any traces
SBY 14:26:23 [insn_slli_ch0] DONE (PASS, rc=0)
sby insn_slt_ch0.sby
SBY 14:26:23 [insn_slt_ch0] Writing 'insn_slt_ch0/src/defines.sv'.
SBY 14:26:23 [insn_slt_ch0] Writing 'insn_slt_ch0/src/insn_slt_ch0.sv'.
SBY 14:26:23 [insn_slt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slt_ch0/src/rvfi_macros.vh'.
SBY 14:26:23 [insn_slt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slt_ch0/src/rvfi_channel.sv'.
SBY 14:26:23 [insn_slt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slt_ch0/src/rvfi_testbench.sv'.
SBY 14:26:23 [insn_slt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slt_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:23 [insn_slt_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_slt.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slt_ch0/src/insn_slt.v'.
SBY 14:26:23 [insn_slt_ch0] engine_0: smtbmc boolector
SBY 14:26:23 [insn_slt_ch0] base: starting process "cd insn_slt_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:23 [insn_slt_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:23 [insn_slt_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:23 [insn_slt_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:23 [insn_slt_ch0] base: This license was issued to David Torres.
SBY 14:26:23 [insn_slt_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:24 [insn_slt_ch0] base: finished (returncode=0)
SBY 14:26:24 [insn_slt_ch0] prep: starting process "cd insn_slt_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:24 [insn_slt_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:24 [insn_slt_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:24 [insn_slt_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:24 [insn_slt_ch0] prep: This license was issued to David Torres.
SBY 14:26:24 [insn_slt_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:24 [insn_slt_ch0] prep: finished (returncode=0)
SBY 14:26:24 [insn_slt_ch0] smt2: starting process "cd insn_slt_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:24 [insn_slt_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:24 [insn_slt_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:24 [insn_slt_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:24 [insn_slt_ch0] smt2: This license was issued to David Torres.
SBY 14:26:24 [insn_slt_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:24 [insn_slt_ch0] smt2: finished (returncode=0)
SBY 14:26:24 [insn_slt_ch0] engine_0: starting process "cd insn_slt_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:24 [insn_slt_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:24 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:24 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:24 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:24 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:24 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:25 [insn_slt_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:25 [insn_slt_ch0] engine_0: finished (returncode=0)
SBY 14:26:25 [insn_slt_ch0] engine_0: Status returned by engine: pass
SBY 14:26:25 [insn_slt_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:25 [insn_slt_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:25 [insn_slt_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:25 [insn_slt_ch0] summary: engine_0 did not produce any traces
SBY 14:26:25 [insn_slt_ch0] DONE (PASS, rc=0)
sby insn_slti_ch0.sby
SBY 14:26:25 [insn_slti_ch0] Writing 'insn_slti_ch0/src/defines.sv'.
SBY 14:26:25 [insn_slti_ch0] Writing 'insn_slti_ch0/src/insn_slti_ch0.sv'.
SBY 14:26:25 [insn_slti_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slti_ch0/src/rvfi_macros.vh'.
SBY 14:26:25 [insn_slti_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slti_ch0/src/rvfi_channel.sv'.
SBY 14:26:25 [insn_slti_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slti_ch0/src/rvfi_testbench.sv'.
SBY 14:26:25 [insn_slti_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slti_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:25 [insn_slti_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_slti.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_slti_ch0/src/insn_slti.v'.
SBY 14:26:25 [insn_slti_ch0] engine_0: smtbmc boolector
SBY 14:26:25 [insn_slti_ch0] base: starting process "cd insn_slti_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:25 [insn_slti_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:25 [insn_slti_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:25 [insn_slti_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:25 [insn_slti_ch0] base: This license was issued to David Torres.
SBY 14:26:25 [insn_slti_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:26 [insn_slti_ch0] base: finished (returncode=0)
SBY 14:26:26 [insn_slti_ch0] prep: starting process "cd insn_slti_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:26 [insn_slti_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:26 [insn_slti_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:26 [insn_slti_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:26 [insn_slti_ch0] prep: This license was issued to David Torres.
SBY 14:26:26 [insn_slti_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:26 [insn_slti_ch0] prep: finished (returncode=0)
SBY 14:26:26 [insn_slti_ch0] smt2: starting process "cd insn_slti_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:26 [insn_slti_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:26 [insn_slti_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:26 [insn_slti_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:26 [insn_slti_ch0] smt2: This license was issued to David Torres.
SBY 14:26:26 [insn_slti_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:26 [insn_slti_ch0] smt2: finished (returncode=0)
SBY 14:26:26 [insn_slti_ch0] engine_0: starting process "cd insn_slti_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:26 [insn_slti_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:26 [insn_slti_ch0] engine_0: finished (returncode=0)
SBY 14:26:26 [insn_slti_ch0] engine_0: Status returned by engine: pass
SBY 14:26:26 [insn_slti_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:26 [insn_slti_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:26 [insn_slti_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:26 [insn_slti_ch0] summary: engine_0 did not produce any traces
SBY 14:26:26 [insn_slti_ch0] DONE (PASS, rc=0)
sby insn_sltiu_ch0.sby
SBY 14:26:26 [insn_sltiu_ch0] Writing 'insn_sltiu_ch0/src/defines.sv'.
SBY 14:26:26 [insn_sltiu_ch0] Writing 'insn_sltiu_ch0/src/insn_sltiu_ch0.sv'.
SBY 14:26:26 [insn_sltiu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltiu_ch0/src/rvfi_macros.vh'.
SBY 14:26:26 [insn_sltiu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltiu_ch0/src/rvfi_channel.sv'.
SBY 14:26:26 [insn_sltiu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltiu_ch0/src/rvfi_testbench.sv'.
SBY 14:26:26 [insn_sltiu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltiu_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:26 [insn_sltiu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sltiu.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltiu_ch0/src/insn_sltiu.v'.
SBY 14:26:26 [insn_sltiu_ch0] engine_0: smtbmc boolector
SBY 14:26:26 [insn_sltiu_ch0] base: starting process "cd insn_sltiu_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:26 [insn_sltiu_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:26 [insn_sltiu_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:26 [insn_sltiu_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:26 [insn_sltiu_ch0] base: This license was issued to David Torres.
SBY 14:26:26 [insn_sltiu_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:27 [insn_sltiu_ch0] base: finished (returncode=0)
SBY 14:26:27 [insn_sltiu_ch0] prep: starting process "cd insn_sltiu_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:27 [insn_sltiu_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:27 [insn_sltiu_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:27 [insn_sltiu_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:27 [insn_sltiu_ch0] prep: This license was issued to David Torres.
SBY 14:26:27 [insn_sltiu_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:27 [insn_sltiu_ch0] prep: finished (returncode=0)
SBY 14:26:27 [insn_sltiu_ch0] smt2: starting process "cd insn_sltiu_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:27 [insn_sltiu_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:27 [insn_sltiu_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:27 [insn_sltiu_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:27 [insn_sltiu_ch0] smt2: This license was issued to David Torres.
SBY 14:26:27 [insn_sltiu_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:27 [insn_sltiu_ch0] smt2: finished (returncode=0)
SBY 14:26:27 [insn_sltiu_ch0] engine_0: starting process "cd insn_sltiu_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:27 [insn_sltiu_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:27 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:27 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:27 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:27 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:28 [insn_sltiu_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:28 [insn_sltiu_ch0] engine_0: finished (returncode=0)
SBY 14:26:28 [insn_sltiu_ch0] engine_0: Status returned by engine: pass
SBY 14:26:28 [insn_sltiu_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:28 [insn_sltiu_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:28 [insn_sltiu_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:28 [insn_sltiu_ch0] summary: engine_0 did not produce any traces
SBY 14:26:28 [insn_sltiu_ch0] DONE (PASS, rc=0)
sby insn_sltu_ch0.sby
SBY 14:26:28 [insn_sltu_ch0] Writing 'insn_sltu_ch0/src/defines.sv'.
SBY 14:26:28 [insn_sltu_ch0] Writing 'insn_sltu_ch0/src/insn_sltu_ch0.sv'.
SBY 14:26:28 [insn_sltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltu_ch0/src/rvfi_macros.vh'.
SBY 14:26:28 [insn_sltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltu_ch0/src/rvfi_channel.sv'.
SBY 14:26:28 [insn_sltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltu_ch0/src/rvfi_testbench.sv'.
SBY 14:26:28 [insn_sltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltu_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:28 [insn_sltu_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sltu.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sltu_ch0/src/insn_sltu.v'.
SBY 14:26:28 [insn_sltu_ch0] engine_0: smtbmc boolector
SBY 14:26:28 [insn_sltu_ch0] base: starting process "cd insn_sltu_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:28 [insn_sltu_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:28 [insn_sltu_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:28 [insn_sltu_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:28 [insn_sltu_ch0] base: This license was issued to David Torres.
SBY 14:26:28 [insn_sltu_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:29 [insn_sltu_ch0] base: finished (returncode=0)
SBY 14:26:29 [insn_sltu_ch0] prep: starting process "cd insn_sltu_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:29 [insn_sltu_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:29 [insn_sltu_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:29 [insn_sltu_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:29 [insn_sltu_ch0] prep: This license was issued to David Torres.
SBY 14:26:29 [insn_sltu_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:29 [insn_sltu_ch0] prep: finished (returncode=0)
SBY 14:26:29 [insn_sltu_ch0] smt2: starting process "cd insn_sltu_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:29 [insn_sltu_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:29 [insn_sltu_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:29 [insn_sltu_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:29 [insn_sltu_ch0] smt2: This license was issued to David Torres.
SBY 14:26:29 [insn_sltu_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:29 [insn_sltu_ch0] smt2: finished (returncode=0)
SBY 14:26:29 [insn_sltu_ch0] engine_0: starting process "cd insn_sltu_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:29 [insn_sltu_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:29 [insn_sltu_ch0] engine_0: finished (returncode=0)
SBY 14:26:29 [insn_sltu_ch0] engine_0: Status returned by engine: pass
SBY 14:26:29 [insn_sltu_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:29 [insn_sltu_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:29 [insn_sltu_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:29 [insn_sltu_ch0] summary: engine_0 did not produce any traces
SBY 14:26:29 [insn_sltu_ch0] DONE (PASS, rc=0)
sby insn_sra_ch0.sby
SBY 14:26:29 [insn_sra_ch0] Writing 'insn_sra_ch0/src/defines.sv'.
SBY 14:26:29 [insn_sra_ch0] Writing 'insn_sra_ch0/src/insn_sra_ch0.sv'.
SBY 14:26:29 [insn_sra_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sra_ch0/src/rvfi_macros.vh'.
SBY 14:26:29 [insn_sra_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sra_ch0/src/rvfi_channel.sv'.
SBY 14:26:29 [insn_sra_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sra_ch0/src/rvfi_testbench.sv'.
SBY 14:26:29 [insn_sra_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sra_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:29 [insn_sra_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sra.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sra_ch0/src/insn_sra.v'.
SBY 14:26:29 [insn_sra_ch0] engine_0: smtbmc boolector
SBY 14:26:29 [insn_sra_ch0] base: starting process "cd insn_sra_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:30 [insn_sra_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:30 [insn_sra_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:30 [insn_sra_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:30 [insn_sra_ch0] base: This license was issued to David Torres.
SBY 14:26:30 [insn_sra_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:30 [insn_sra_ch0] base: finished (returncode=0)
SBY 14:26:30 [insn_sra_ch0] prep: starting process "cd insn_sra_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:30 [insn_sra_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:30 [insn_sra_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:30 [insn_sra_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:30 [insn_sra_ch0] prep: This license was issued to David Torres.
SBY 14:26:30 [insn_sra_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:30 [insn_sra_ch0] prep: finished (returncode=0)
SBY 14:26:30 [insn_sra_ch0] smt2: starting process "cd insn_sra_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:30 [insn_sra_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:30 [insn_sra_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:30 [insn_sra_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:30 [insn_sra_ch0] smt2: This license was issued to David Torres.
SBY 14:26:30 [insn_sra_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:30 [insn_sra_ch0] smt2: finished (returncode=0)
SBY 14:26:30 [insn_sra_ch0] engine_0: starting process "cd insn_sra_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:30 [insn_sra_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:30 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:30 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:30 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:31 [insn_sra_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:31 [insn_sra_ch0] engine_0: finished (returncode=0)
SBY 14:26:31 [insn_sra_ch0] engine_0: Status returned by engine: pass
SBY 14:26:31 [insn_sra_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:31 [insn_sra_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:31 [insn_sra_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:31 [insn_sra_ch0] summary: engine_0 did not produce any traces
SBY 14:26:31 [insn_sra_ch0] DONE (PASS, rc=0)
sby insn_srai_ch0.sby
SBY 14:26:31 [insn_srai_ch0] Writing 'insn_srai_ch0/src/defines.sv'.
SBY 14:26:31 [insn_srai_ch0] Writing 'insn_srai_ch0/src/insn_srai_ch0.sv'.
SBY 14:26:31 [insn_srai_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srai_ch0/src/rvfi_macros.vh'.
SBY 14:26:31 [insn_srai_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srai_ch0/src/rvfi_channel.sv'.
SBY 14:26:31 [insn_srai_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srai_ch0/src/rvfi_testbench.sv'.
SBY 14:26:31 [insn_srai_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srai_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:31 [insn_srai_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_srai.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srai_ch0/src/insn_srai.v'.
SBY 14:26:31 [insn_srai_ch0] engine_0: smtbmc boolector
SBY 14:26:31 [insn_srai_ch0] base: starting process "cd insn_srai_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:31 [insn_srai_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:31 [insn_srai_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:31 [insn_srai_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:31 [insn_srai_ch0] base: This license was issued to David Torres.
SBY 14:26:31 [insn_srai_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:32 [insn_srai_ch0] base: finished (returncode=0)
SBY 14:26:32 [insn_srai_ch0] prep: starting process "cd insn_srai_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:32 [insn_srai_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:32 [insn_srai_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:32 [insn_srai_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:32 [insn_srai_ch0] prep: This license was issued to David Torres.
SBY 14:26:32 [insn_srai_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:32 [insn_srai_ch0] prep: finished (returncode=0)
SBY 14:26:32 [insn_srai_ch0] smt2: starting process "cd insn_srai_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:32 [insn_srai_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:32 [insn_srai_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:32 [insn_srai_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:32 [insn_srai_ch0] smt2: This license was issued to David Torres.
SBY 14:26:32 [insn_srai_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:32 [insn_srai_ch0] smt2: finished (returncode=0)
SBY 14:26:32 [insn_srai_ch0] engine_0: starting process "cd insn_srai_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:32 [insn_srai_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:32 [insn_srai_ch0] engine_0: finished (returncode=0)
SBY 14:26:32 [insn_srai_ch0] engine_0: Status returned by engine: pass
SBY 14:26:32 [insn_srai_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:32 [insn_srai_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:32 [insn_srai_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:32 [insn_srai_ch0] summary: engine_0 did not produce any traces
SBY 14:26:32 [insn_srai_ch0] DONE (PASS, rc=0)
sby insn_srl_ch0.sby
SBY 14:26:33 [insn_srl_ch0] Writing 'insn_srl_ch0/src/defines.sv'.
SBY 14:26:33 [insn_srl_ch0] Writing 'insn_srl_ch0/src/insn_srl_ch0.sv'.
SBY 14:26:33 [insn_srl_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srl_ch0/src/rvfi_macros.vh'.
SBY 14:26:33 [insn_srl_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srl_ch0/src/rvfi_channel.sv'.
SBY 14:26:33 [insn_srl_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srl_ch0/src/rvfi_testbench.sv'.
SBY 14:26:33 [insn_srl_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srl_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:33 [insn_srl_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_srl.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srl_ch0/src/insn_srl.v'.
SBY 14:26:33 [insn_srl_ch0] engine_0: smtbmc boolector
SBY 14:26:33 [insn_srl_ch0] base: starting process "cd insn_srl_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:33 [insn_srl_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:33 [insn_srl_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:33 [insn_srl_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:33 [insn_srl_ch0] base: This license was issued to David Torres.
SBY 14:26:33 [insn_srl_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:33 [insn_srl_ch0] base: finished (returncode=0)
SBY 14:26:33 [insn_srl_ch0] prep: starting process "cd insn_srl_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:33 [insn_srl_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:33 [insn_srl_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:33 [insn_srl_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:33 [insn_srl_ch0] prep: This license was issued to David Torres.
SBY 14:26:33 [insn_srl_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:33 [insn_srl_ch0] prep: finished (returncode=0)
SBY 14:26:33 [insn_srl_ch0] smt2: starting process "cd insn_srl_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:33 [insn_srl_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:33 [insn_srl_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:33 [insn_srl_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:33 [insn_srl_ch0] smt2: This license was issued to David Torres.
SBY 14:26:33 [insn_srl_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:33 [insn_srl_ch0] smt2: finished (returncode=0)
SBY 14:26:33 [insn_srl_ch0] engine_0: starting process "cd insn_srl_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:33 [insn_srl_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:34 [insn_srl_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:34 [insn_srl_ch0] engine_0: finished (returncode=0)
SBY 14:26:34 [insn_srl_ch0] engine_0: Status returned by engine: pass
SBY 14:26:34 [insn_srl_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:34 [insn_srl_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:34 [insn_srl_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:34 [insn_srl_ch0] summary: engine_0 did not produce any traces
SBY 14:26:34 [insn_srl_ch0] DONE (PASS, rc=0)
sby insn_srli_ch0.sby
SBY 14:26:34 [insn_srli_ch0] Writing 'insn_srli_ch0/src/defines.sv'.
SBY 14:26:34 [insn_srli_ch0] Writing 'insn_srli_ch0/src/insn_srli_ch0.sv'.
SBY 14:26:34 [insn_srli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srli_ch0/src/rvfi_macros.vh'.
SBY 14:26:34 [insn_srli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srli_ch0/src/rvfi_channel.sv'.
SBY 14:26:34 [insn_srli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srli_ch0/src/rvfi_testbench.sv'.
SBY 14:26:34 [insn_srli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srli_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:34 [insn_srli_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_srli.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_srli_ch0/src/insn_srli.v'.
SBY 14:26:34 [insn_srli_ch0] engine_0: smtbmc boolector
SBY 14:26:34 [insn_srli_ch0] base: starting process "cd insn_srli_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:34 [insn_srli_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:34 [insn_srli_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:34 [insn_srli_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:34 [insn_srli_ch0] base: This license was issued to David Torres.
SBY 14:26:34 [insn_srli_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:35 [insn_srli_ch0] base: finished (returncode=0)
SBY 14:26:35 [insn_srli_ch0] prep: starting process "cd insn_srli_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:35 [insn_srli_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:35 [insn_srli_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:35 [insn_srli_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:35 [insn_srli_ch0] prep: This license was issued to David Torres.
SBY 14:26:35 [insn_srli_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:35 [insn_srli_ch0] prep: finished (returncode=0)
SBY 14:26:35 [insn_srli_ch0] smt2: starting process "cd insn_srli_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:35 [insn_srli_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:35 [insn_srli_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:35 [insn_srli_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:35 [insn_srli_ch0] smt2: This license was issued to David Torres.
SBY 14:26:35 [insn_srli_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:35 [insn_srli_ch0] smt2: finished (returncode=0)
SBY 14:26:35 [insn_srli_ch0] engine_0: starting process "cd insn_srli_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:35 [insn_srli_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:36 [insn_srli_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:36 [insn_srli_ch0] engine_0: finished (returncode=0)
SBY 14:26:36 [insn_srli_ch0] engine_0: Status returned by engine: pass
SBY 14:26:36 [insn_srli_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:36 [insn_srli_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:36 [insn_srli_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:36 [insn_srli_ch0] summary: engine_0 did not produce any traces
SBY 14:26:36 [insn_srli_ch0] DONE (PASS, rc=0)
sby insn_sub_ch0.sby
SBY 14:26:36 [insn_sub_ch0] Writing 'insn_sub_ch0/src/defines.sv'.
SBY 14:26:36 [insn_sub_ch0] Writing 'insn_sub_ch0/src/insn_sub_ch0.sv'.
SBY 14:26:36 [insn_sub_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sub_ch0/src/rvfi_macros.vh'.
SBY 14:26:36 [insn_sub_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sub_ch0/src/rvfi_channel.sv'.
SBY 14:26:36 [insn_sub_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sub_ch0/src/rvfi_testbench.sv'.
SBY 14:26:36 [insn_sub_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sub_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:36 [insn_sub_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sub.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sub_ch0/src/insn_sub.v'.
SBY 14:26:36 [insn_sub_ch0] engine_0: smtbmc boolector
SBY 14:26:36 [insn_sub_ch0] base: starting process "cd insn_sub_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:36 [insn_sub_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:36 [insn_sub_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:36 [insn_sub_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:36 [insn_sub_ch0] base: This license was issued to David Torres.
SBY 14:26:36 [insn_sub_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:36 [insn_sub_ch0] base: finished (returncode=0)
SBY 14:26:36 [insn_sub_ch0] prep: starting process "cd insn_sub_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:36 [insn_sub_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:36 [insn_sub_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:36 [insn_sub_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:36 [insn_sub_ch0] prep: This license was issued to David Torres.
SBY 14:26:36 [insn_sub_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:36 [insn_sub_ch0] prep: finished (returncode=0)
SBY 14:26:36 [insn_sub_ch0] smt2: starting process "cd insn_sub_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:36 [insn_sub_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:36 [insn_sub_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:36 [insn_sub_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:36 [insn_sub_ch0] smt2: This license was issued to David Torres.
SBY 14:26:36 [insn_sub_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:36 [insn_sub_ch0] smt2: finished (returncode=0)
SBY 14:26:36 [insn_sub_ch0] engine_0: starting process "cd insn_sub_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:37 [insn_sub_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:37 [insn_sub_ch0] engine_0: finished (returncode=0)
SBY 14:26:37 [insn_sub_ch0] engine_0: Status returned by engine: pass
SBY 14:26:37 [insn_sub_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:37 [insn_sub_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:37 [insn_sub_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:37 [insn_sub_ch0] summary: engine_0 did not produce any traces
SBY 14:26:37 [insn_sub_ch0] DONE (PASS, rc=0)
sby insn_sw_ch0.sby
SBY 14:26:37 [insn_sw_ch0] Writing 'insn_sw_ch0/src/defines.sv'.
SBY 14:26:37 [insn_sw_ch0] Writing 'insn_sw_ch0/src/insn_sw_ch0.sv'.
SBY 14:26:37 [insn_sw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sw_ch0/src/rvfi_macros.vh'.
SBY 14:26:37 [insn_sw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sw_ch0/src/rvfi_channel.sv'.
SBY 14:26:37 [insn_sw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sw_ch0/src/rvfi_testbench.sv'.
SBY 14:26:37 [insn_sw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sw_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:37 [insn_sw_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_sw.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_sw_ch0/src/insn_sw.v'.
SBY 14:26:37 [insn_sw_ch0] engine_0: smtbmc boolector
SBY 14:26:37 [insn_sw_ch0] base: starting process "cd insn_sw_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:37 [insn_sw_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:37 [insn_sw_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:37 [insn_sw_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:37 [insn_sw_ch0] base: This license was issued to David Torres.
SBY 14:26:37 [insn_sw_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:38 [insn_sw_ch0] base: finished (returncode=0)
SBY 14:26:38 [insn_sw_ch0] prep: starting process "cd insn_sw_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:38 [insn_sw_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:38 [insn_sw_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:38 [insn_sw_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:38 [insn_sw_ch0] prep: This license was issued to David Torres.
SBY 14:26:38 [insn_sw_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:38 [insn_sw_ch0] prep: finished (returncode=0)
SBY 14:26:38 [insn_sw_ch0] smt2: starting process "cd insn_sw_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:38 [insn_sw_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:38 [insn_sw_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:38 [insn_sw_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:38 [insn_sw_ch0] smt2: This license was issued to David Torres.
SBY 14:26:38 [insn_sw_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:38 [insn_sw_ch0] smt2: finished (returncode=0)
SBY 14:26:38 [insn_sw_ch0] engine_0: starting process "cd insn_sw_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:38 [insn_sw_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:39 [insn_sw_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:39 [insn_sw_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:39 [insn_sw_ch0] engine_0: finished (returncode=0)
SBY 14:26:39 [insn_sw_ch0] engine_0: Status returned by engine: pass
SBY 14:26:39 [insn_sw_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:39 [insn_sw_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:39 [insn_sw_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:39 [insn_sw_ch0] summary: engine_0 did not produce any traces
SBY 14:26:39 [insn_sw_ch0] DONE (PASS, rc=0)
sby insn_xor_ch0.sby
SBY 14:26:39 [insn_xor_ch0] Writing 'insn_xor_ch0/src/defines.sv'.
SBY 14:26:39 [insn_xor_ch0] Writing 'insn_xor_ch0/src/insn_xor_ch0.sv'.
SBY 14:26:39 [insn_xor_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xor_ch0/src/rvfi_macros.vh'.
SBY 14:26:39 [insn_xor_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xor_ch0/src/rvfi_channel.sv'.
SBY 14:26:39 [insn_xor_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xor_ch0/src/rvfi_testbench.sv'.
SBY 14:26:39 [insn_xor_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xor_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:39 [insn_xor_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_xor.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xor_ch0/src/insn_xor.v'.
SBY 14:26:39 [insn_xor_ch0] engine_0: smtbmc boolector
SBY 14:26:39 [insn_xor_ch0] base: starting process "cd insn_xor_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:39 [insn_xor_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:39 [insn_xor_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:39 [insn_xor_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:39 [insn_xor_ch0] base: This license was issued to David Torres.
SBY 14:26:39 [insn_xor_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:39 [insn_xor_ch0] base: finished (returncode=0)
SBY 14:26:39 [insn_xor_ch0] prep: starting process "cd insn_xor_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:39 [insn_xor_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:39 [insn_xor_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:39 [insn_xor_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:39 [insn_xor_ch0] prep: This license was issued to David Torres.
SBY 14:26:39 [insn_xor_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:40 [insn_xor_ch0] prep: finished (returncode=0)
SBY 14:26:40 [insn_xor_ch0] smt2: starting process "cd insn_xor_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:40 [insn_xor_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:40 [insn_xor_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:40 [insn_xor_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:40 [insn_xor_ch0] smt2: This license was issued to David Torres.
SBY 14:26:40 [insn_xor_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:40 [insn_xor_ch0] smt2: finished (returncode=0)
SBY 14:26:40 [insn_xor_ch0] engine_0: starting process "cd insn_xor_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:40 [insn_xor_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:40 [insn_xor_ch0] engine_0: finished (returncode=0)
SBY 14:26:40 [insn_xor_ch0] engine_0: Status returned by engine: pass
SBY 14:26:40 [insn_xor_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:40 [insn_xor_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:40 [insn_xor_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:40 [insn_xor_ch0] summary: engine_0 did not produce any traces
SBY 14:26:40 [insn_xor_ch0] DONE (PASS, rc=0)
sby insn_xori_ch0.sby
SBY 14:26:40 [insn_xori_ch0] Writing 'insn_xori_ch0/src/defines.sv'.
SBY 14:26:40 [insn_xori_ch0] Writing 'insn_xori_ch0/src/insn_xori_ch0.sv'.
SBY 14:26:40 [insn_xori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_macros.vh' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xori_ch0/src/rvfi_macros.vh'.
SBY 14:26:40 [insn_xori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_channel.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xori_ch0/src/rvfi_channel.sv'.
SBY 14:26:40 [insn_xori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_testbench.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xori_ch0/src/rvfi_testbench.sv'.
SBY 14:26:40 [insn_xori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/checks/rvfi_insn_check.sv' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xori_ch0/src/rvfi_insn_check.sv'.
SBY 14:26:40 [insn_xori_ch0] Copy '/home/dtorres/Documents/work/riscv-formal/insns/insn_xori.v' to '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks/insn_xori_ch0/src/insn_xori.v'.
SBY 14:26:40 [insn_xori_ch0] engine_0: smtbmc boolector
SBY 14:26:40 [insn_xori_ch0] base: starting process "cd insn_xori_ch0/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 14:26:40 [insn_xori_ch0] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:40 [insn_xori_ch0] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:40 [insn_xori_ch0] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:40 [insn_xori_ch0] base: This license was issued to David Torres.
SBY 14:26:40 [insn_xori_ch0] base: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:41 [insn_xori_ch0] base: finished (returncode=0)
SBY 14:26:41 [insn_xori_ch0] prep: starting process "cd insn_xori_ch0/model; yosys -ql design_prep.log design_prep.ys"
SBY 14:26:41 [insn_xori_ch0] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:41 [insn_xori_ch0] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:41 [insn_xori_ch0] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:41 [insn_xori_ch0] prep: This license was issued to David Torres.
SBY 14:26:41 [insn_xori_ch0] prep: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:41 [insn_xori_ch0] prep: finished (returncode=0)
SBY 14:26:41 [insn_xori_ch0] smt2: starting process "cd insn_xori_ch0/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 14:26:41 [insn_xori_ch0] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 14:26:41 [insn_xori_ch0] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 14:26:41 [insn_xori_ch0] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 14:26:41 [insn_xori_ch0] smt2: This license was issued to David Torres.
SBY 14:26:41 [insn_xori_ch0] smt2: Customer PoC: David Torres <davidtorres321@gmail.com>.
SBY 14:26:41 [insn_xori_ch0] smt2: finished (returncode=0)
SBY 14:26:41 [insn_xori_ch0] engine_0: starting process "cd insn_xori_ch0; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10:11  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Solver: boolector
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 0..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 1..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 2..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 3..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 4..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 5..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 6..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 7..
SBY 14:26:41 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 8..
SBY 14:26:42 [insn_xori_ch0] engine_0: ##   0:00:00  Skipping step 9..
SBY 14:26:42 [insn_xori_ch0] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 14:26:42 [insn_xori_ch0] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 14:26:42 [insn_xori_ch0] engine_0: ##   0:00:00  Status: passed
SBY 14:26:42 [insn_xori_ch0] engine_0: finished (returncode=0)
SBY 14:26:42 [insn_xori_ch0] engine_0: Status returned by engine: pass
SBY 14:26:42 [insn_xori_ch0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:42 [insn_xori_ch0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 14:26:42 [insn_xori_ch0] summary: engine_0 (smtbmc boolector) returned pass
SBY 14:26:42 [insn_xori_ch0] summary: engine_0 did not produce any traces
SBY 14:26:42 [insn_xori_ch0] DONE (PASS, rc=0)
make[1]: Leaving directory '/home/dtorres/Documents/work/riscv-formal/cores/dtcore32/checks'
