

================================================================
== Vitis HLS Report for 'cyt_rdma_rx'
================================================================
* Date:           Sat Dec 30 12:25:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dummy_cyt_rdma_stack
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.216 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187  |cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211  |cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        4|       58|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|      217|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211  |cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1  |        0|   0|  2|  29|    0|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187  |cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2  |        0|   0|  2|  29|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+
    |Total                                             |                                       |        0|   0|  4|  58|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op32_write_state1                                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state1                                     |       and|   0|  0|   2|           1|           1|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211_wr_data_TREADY    |       and|   0|  0|   2|           1|           1|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187_recv_data_TREADY  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_128_p7                                            |       and|   0|  0|   2|           1|           0|
    |icmp_ln1019_fu_302_p2                                              |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln200_fu_278_p2                                               |      icmp|   0|  0|  20|          32|          13|
    |ap_block_state1                                                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io                                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                                                    |        or|   0|  0|   2|           1|           1|
    |current_notif_length_V_fu_294_p3                                   |    select|   0|  0|  23|           1|          13|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  72|          50|          35|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  31|          6|    1|          6|
    |ap_done                 |   9|          2|    1|          2|
    |notif_TDATA_blk_n       |   9|          2|    1|          2|
    |rx_TDATA_blk_n          |   9|          2|    1|          2|
    |rx_TREADY_int_regslice  |  20|          4|    1|          4|
    |wr_cmd_TDATA_blk_n      |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         18|    6|         18|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  5|   0|    5|          0|
    |ap_done_reg                                                    |  1|   0|    1|          0|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211_ap_start_reg  |  1|   0|    1|          0|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1019_reg_350                                            |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  9|   0|    9|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|notif_TDATA       |  out|   64|        axis|               notif|       pointer|
|notif_TVALID      |  out|    1|        axis|               notif|       pointer|
|notif_TREADY      |   in|    1|        axis|               notif|       pointer|
|recv_data_TDATA   |  out|  512|        axis|  recv_data_V_data_V|       pointer|
|recv_data_TVALID  |  out|    1|        axis|  recv_data_V_dest_V|       pointer|
|recv_data_TREADY  |   in|    1|        axis|  recv_data_V_dest_V|       pointer|
|recv_data_TDEST   |  out|    8|        axis|  recv_data_V_dest_V|       pointer|
|recv_data_TKEEP   |  out|   64|        axis|  recv_data_V_keep_V|       pointer|
|recv_data_TSTRB   |  out|   64|        axis|  recv_data_V_strb_V|       pointer|
|recv_data_TLAST   |  out|    1|        axis|  recv_data_V_last_V|       pointer|
|wr_data_TDATA     |  out|  512|        axis|    wr_data_V_data_V|       pointer|
|wr_data_TVALID    |  out|    1|        axis|    wr_data_V_dest_V|       pointer|
|wr_data_TREADY    |   in|    1|        axis|    wr_data_V_dest_V|       pointer|
|wr_data_TDEST     |  out|    8|        axis|    wr_data_V_dest_V|       pointer|
|wr_data_TKEEP     |  out|   64|        axis|    wr_data_V_keep_V|       pointer|
|wr_data_TSTRB     |  out|   64|        axis|    wr_data_V_strb_V|       pointer|
|wr_data_TLAST     |  out|    1|        axis|    wr_data_V_last_V|       pointer|
|wr_cmd_TDATA      |  out|  104|        axis|     wr_cmd_V_data_V|       pointer|
|wr_cmd_TVALID     |  out|    1|        axis|     wr_cmd_V_dest_V|       pointer|
|wr_cmd_TREADY     |   in|    1|        axis|     wr_cmd_V_dest_V|       pointer|
|wr_cmd_TDEST      |  out|    8|        axis|     wr_cmd_V_dest_V|       pointer|
|wr_cmd_TKEEP      |  out|   13|        axis|     wr_cmd_V_keep_V|       pointer|
|wr_cmd_TSTRB      |  out|   13|        axis|     wr_cmd_V_strb_V|       pointer|
|wr_cmd_TLAST      |  out|    1|        axis|     wr_cmd_V_last_V|       pointer|
|rx_TDATA          |   in|  512|        axis|         rx_V_data_V|       pointer|
|rx_TVALID         |   in|    1|        axis|         rx_V_dest_V|       pointer|
|rx_TREADY         |  out|    1|        axis|         rx_V_dest_V|       pointer|
|rx_TDEST          |   in|    8|        axis|         rx_V_dest_V|       pointer|
|rx_TKEEP          |   in|   64|        axis|         rx_V_keep_V|       pointer|
|rx_TSTRB          |   in|   64|        axis|         rx_V_strb_V|       pointer|
|rx_TLAST          |   in|    1|        axis|         rx_V_last_V|       pointer|
+------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 4 
2 --> 3 
3 --> 5 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 0, i1 %rx_V_last_V, i1 0, i8 %rx_V_dest_V, void @empty_9"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 0, i1 %wr_data_V_last_V, i1 0, i8 %wr_data_V_dest_V, void @empty_5"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 0, i1 %recv_data_V_last_V, i1 0, i8 %recv_data_V_dest_V, void @empty_7"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 0, i1 %wr_cmd_V_last_V, i1 0, i8 %wr_cmd_V_dest_V, void @empty_0"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rx_V_dest_V, i1 %rx_V_last_V, i64 %rx_V_strb_V, i64 %rx_V_keep_V, i512 %rx_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wr_cmd_V_dest_V, i1 %wr_cmd_V_last_V, i13 %wr_cmd_V_strb_V, i13 %wr_cmd_V_keep_V, i104 %wr_cmd_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wr_data_V_dest_V, i1 %wr_data_V_last_V, i64 %wr_data_V_strb_V, i64 %wr_data_V_keep_V, i512 %wr_data_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %recv_data_V_dest_V, i1 %recv_data_V_last_V, i64 %recv_data_V_strb_V, i64 %recv_data_V_keep_V, i512 %recv_data_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %notif, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_6" [dummy_cyt_rdma_stack.cpp:94]   --->   Operation 15 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i32 1"   --->   Operation 16 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %tmp, void %if.end26, void %if.then" [dummy_cyt_rdma_stack.cpp:98]   --->   Operation 17 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = read i649 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V"   --->   Operation 18 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i649 %empty"   --->   Operation 19 'extractvalue' 'tmp_data_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = extractvalue i649 %empty"   --->   Operation 20 'extractvalue' 'tmp_dest_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%command_vaddr_V_1 = trunc i512 %tmp_data_V_1"   --->   Operation 21 'trunc' 'command_vaddr_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%command_len_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_data_V_1, i32 64, i32 95"   --->   Operation 22 'partselect' 'command_len_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%command_host_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V_1, i32 96, i32 103"   --->   Operation 23 'partselect' 'command_host_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%command_opcode_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V_1, i32 120, i32 127"   --->   Operation 24 'partselect' 'command_opcode_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln200 = icmp_ugt  i32 %command_len_V_1, i32 4096" [/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 25 'icmp' 'icmp_ln200' <Predicate = (tmp)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %tmp_data_V_1, i32 64, i32 86"   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.35ns)   --->   "%current_notif_length_V = select i1 %icmp_ln200, i23 4096, i23 %trunc_ln"   --->   Operation 27 'select' 'current_notif_length_V' <Predicate = (tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %command_opcode_V_1, i8 1"   --->   Operation 28 'icmp' 'icmp_ln1019' <Predicate = (tmp)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln1019, void %if.else, void %if.then9" [dummy_cyt_rdma_stack.cpp:107]   --->   Operation 29 'br' 'br_ln107' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i23.i8.i8.i16, i23 %current_notif_length_V, i8 0, i8 %tmp_dest_V_1, i16 0" [dummy_cyt_rdma_stack.cpp:126]   --->   Operation 30 'bitconcatenate' 'or_ln' <Predicate = (tmp & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i55 %or_ln" [dummy_cyt_rdma_stack.cpp:126]   --->   Operation 31 'zext' 'zext_ln126' <Predicate = (tmp & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %notif, i64 %zext_ln126" [dummy_cyt_rdma_stack.cpp:126]   --->   Operation 32 'write' 'write_ln126' <Predicate = (tmp & !icmp_ln1019)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i64.i9.i23, i1 0, i64 %command_vaddr_V_1, i9 385, i23 %current_notif_length_V"   --->   Operation 33 'bitconcatenate' 'p_Result_s' <Predicate = (tmp & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i97 %p_Result_s"   --->   Operation 34 'zext' 'zext_ln345' <Predicate = (tmp & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i104P0A.i13P0A.i13P0A.i1P0A.i8P0A, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, i104 %zext_ln345, i13 0, i13 0, i1 1, i8 %command_host_V_1"   --->   Operation 35 'write' 'write_ln258' <Predicate = (tmp & icmp_ln1019)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %notif, i64 %zext_ln126" [dummy_cyt_rdma_stack.cpp:126]   --->   Operation 36 'write' 'write_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V"   --->   Operation 39 'call' 'call_ln0' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V"   --->   Operation 41 'call' 'call_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln134 = br void %if.end26" [dummy_cyt_rdma_stack.cpp:134]   --->   Operation 43 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i104P0A.i13P0A.i13P0A.i1P0A.i8P0A, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, i104 %zext_ln345, i13 0, i13 0, i1 1, i8 %command_host_V_1"   --->   Operation 44 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [dummy_cyt_rdma_stack.cpp:135]   --->   Operation 47 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ notif]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specpipeline_ln94       (specpipeline       ) [ 000000]
tmp                     (nbreadreq          ) [ 010000]
br_ln98                 (br                 ) [ 000000]
empty                   (read               ) [ 000000]
tmp_data_V_1            (extractvalue       ) [ 000000]
tmp_dest_V_1            (extractvalue       ) [ 000000]
command_vaddr_V_1       (trunc              ) [ 000000]
command_len_V_1         (partselect         ) [ 000000]
command_host_V_1        (partselect         ) [ 000010]
command_opcode_V_1      (partselect         ) [ 000000]
icmp_ln200              (icmp               ) [ 000000]
trunc_ln                (partselect         ) [ 000000]
current_notif_length_V  (select             ) [ 000000]
icmp_ln1019             (icmp               ) [ 011110]
br_ln107                (br                 ) [ 000000]
or_ln                   (bitconcatenate     ) [ 000000]
zext_ln126              (zext               ) [ 001000]
p_Result_s              (bitconcatenate     ) [ 000000]
zext_ln345              (zext               ) [ 000010]
write_ln126             (write              ) [ 000000]
empty_26                (wait               ) [ 000000]
call_ln0                (call               ) [ 000000]
br_ln0                  (br                 ) [ 000000]
call_ln0                (call               ) [ 000000]
br_ln0                  (br                 ) [ 000000]
br_ln134                (br                 ) [ 000000]
write_ln258             (write              ) [ 000000]
empty_25                (wait               ) [ 000000]
ret_ln135               (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="notif">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="notif"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="recv_data_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="recv_data_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="recv_data_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="recv_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="recv_data_V_dest_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wr_data_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wr_data_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="wr_data_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="wr_data_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wr_data_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wr_cmd_V_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wr_cmd_V_keep_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="wr_cmd_V_strb_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="wr_cmd_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wr_cmd_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rx_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rx_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rx_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rx_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rx_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i55.i23.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i64.i9.i23"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i104P0A.i13P0A.i13P0A.i1P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_nbreadreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="512" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="0" index="3" bw="64" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="0"/>
<pin id="135" dir="0" index="6" bw="1" slack="0"/>
<pin id="136" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="649" slack="0"/>
<pin id="146" dir="0" index="1" bw="512" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="0" index="3" bw="64" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="8" slack="0"/>
<pin id="151" dir="1" index="6" bw="649" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="55" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="104" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="0" index="3" bw="13" slack="0"/>
<pin id="170" dir="0" index="4" bw="1" slack="0"/>
<pin id="171" dir="0" index="5" bw="8" slack="0"/>
<pin id="172" dir="0" index="6" bw="97" slack="0"/>
<pin id="173" dir="0" index="7" bw="1" slack="0"/>
<pin id="174" dir="0" index="8" bw="1" slack="0"/>
<pin id="175" dir="0" index="9" bw="1" slack="0"/>
<pin id="176" dir="0" index="10" bw="8" slack="0"/>
<pin id="177" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="512" slack="0"/>
<pin id="190" dir="0" index="2" bw="64" slack="0"/>
<pin id="191" dir="0" index="3" bw="64" slack="0"/>
<pin id="192" dir="0" index="4" bw="1" slack="0"/>
<pin id="193" dir="0" index="5" bw="8" slack="0"/>
<pin id="194" dir="0" index="6" bw="512" slack="0"/>
<pin id="195" dir="0" index="7" bw="64" slack="0"/>
<pin id="196" dir="0" index="8" bw="64" slack="0"/>
<pin id="197" dir="0" index="9" bw="1" slack="0"/>
<pin id="198" dir="0" index="10" bw="8" slack="0"/>
<pin id="199" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="512" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="0"/>
<pin id="215" dir="0" index="3" bw="64" slack="0"/>
<pin id="216" dir="0" index="4" bw="1" slack="0"/>
<pin id="217" dir="0" index="5" bw="8" slack="0"/>
<pin id="218" dir="0" index="6" bw="512" slack="0"/>
<pin id="219" dir="0" index="7" bw="64" slack="0"/>
<pin id="220" dir="0" index="8" bw="64" slack="0"/>
<pin id="221" dir="0" index="9" bw="1" slack="0"/>
<pin id="222" dir="0" index="10" bw="8" slack="0"/>
<pin id="223" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_data_V_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="649" slack="0"/>
<pin id="237" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_dest_V_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="649" slack="0"/>
<pin id="241" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="command_vaddr_V_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="command_vaddr_V_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="command_len_V_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="512" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="command_len_V_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="command_host_V_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="512" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="command_host_V_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="command_opcode_V_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="512" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="8" slack="0"/>
<pin id="273" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="command_opcode_V_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln200_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="23" slack="0"/>
<pin id="286" dir="0" index="1" bw="512" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="8" slack="0"/>
<pin id="289" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="current_notif_length_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="23" slack="0"/>
<pin id="297" dir="0" index="2" bw="23" slack="0"/>
<pin id="298" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_notif_length_V/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1019_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="55" slack="0"/>
<pin id="310" dir="0" index="1" bw="23" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="8" slack="0"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="1" index="5" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln126_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="55" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="97" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="64" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="0" index="4" bw="23" slack="0"/>
<pin id="331" dir="1" index="5" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln345_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="97" slack="0"/>
<pin id="339" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345/1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="command_host_V_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="command_host_V_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="icmp_ln1019_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="354" class="1005" name="zext_ln126_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln126 "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln345_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="104" slack="1"/>
<pin id="361" dir="1" index="1" bw="104" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln345 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="163"><net_src comp="108" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="178"><net_src comp="116" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="165" pin=5"/></net>

<net id="184"><net_src comp="118" pin="0"/><net_sink comp="165" pin=7"/></net>

<net id="185"><net_src comp="118" pin="0"/><net_sink comp="165" pin=8"/></net>

<net id="186"><net_src comp="120" pin="0"/><net_sink comp="165" pin=9"/></net>

<net id="200"><net_src comp="124" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="187" pin=8"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="187" pin=9"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="187" pin=10"/></net>

<net id="224"><net_src comp="126" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="211" pin=5"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="211" pin=6"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="211" pin=7"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="211" pin=8"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="211" pin=9"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="211" pin=10"/></net>

<net id="238"><net_src comp="144" pin="6"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="144" pin="6"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="235" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="263"><net_src comp="82" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="235" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="84" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="86" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="257" pin="4"/><net_sink comp="165" pin=10"/></net>

<net id="274"><net_src comp="82" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="235" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="88" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="247" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="92" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="94" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="235" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="96" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="299"><net_src comp="278" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="284" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="268" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="100" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="315"><net_src comp="102" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="294" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="104" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="239" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="319"><net_src comp="106" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="323"><net_src comp="308" pin="5"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="332"><net_src comp="110" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="112" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="243" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="114" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="336"><net_src comp="294" pin="3"/><net_sink comp="325" pin=4"/></net>

<net id="340"><net_src comp="325" pin="5"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="165" pin=6"/></net>

<net id="348"><net_src comp="257" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="165" pin=10"/></net>

<net id="353"><net_src comp="302" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="320" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="362"><net_src comp="337" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="165" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: notif | {2 }
	Port: recv_data_V_data_V | {2 3 }
	Port: recv_data_V_keep_V | {2 3 }
	Port: recv_data_V_strb_V | {2 3 }
	Port: recv_data_V_last_V | {2 3 }
	Port: recv_data_V_dest_V | {2 3 }
	Port: wr_data_V_data_V | {3 4 }
	Port: wr_data_V_keep_V | {3 4 }
	Port: wr_data_V_strb_V | {3 4 }
	Port: wr_data_V_last_V | {3 4 }
	Port: wr_data_V_dest_V | {3 4 }
	Port: wr_cmd_V_data_V | {4 }
	Port: wr_cmd_V_keep_V | {4 }
	Port: wr_cmd_V_strb_V | {4 }
	Port: wr_cmd_V_last_V | {4 }
	Port: wr_cmd_V_dest_V | {4 }
	Port: rx_V_data_V | {}
	Port: rx_V_keep_V | {}
	Port: rx_V_strb_V | {}
	Port: rx_V_last_V | {}
	Port: rx_V_dest_V | {}
 - Input state : 
	Port: cyt_rdma_rx : notif | {}
	Port: cyt_rdma_rx : recv_data_V_data_V | {}
	Port: cyt_rdma_rx : recv_data_V_keep_V | {}
	Port: cyt_rdma_rx : recv_data_V_strb_V | {}
	Port: cyt_rdma_rx : recv_data_V_last_V | {}
	Port: cyt_rdma_rx : recv_data_V_dest_V | {}
	Port: cyt_rdma_rx : wr_data_V_data_V | {}
	Port: cyt_rdma_rx : wr_data_V_keep_V | {}
	Port: cyt_rdma_rx : wr_data_V_strb_V | {}
	Port: cyt_rdma_rx : wr_data_V_last_V | {}
	Port: cyt_rdma_rx : wr_data_V_dest_V | {}
	Port: cyt_rdma_rx : wr_cmd_V_data_V | {}
	Port: cyt_rdma_rx : wr_cmd_V_keep_V | {}
	Port: cyt_rdma_rx : wr_cmd_V_strb_V | {}
	Port: cyt_rdma_rx : wr_cmd_V_last_V | {}
	Port: cyt_rdma_rx : wr_cmd_V_dest_V | {}
	Port: cyt_rdma_rx : rx_V_data_V | {1 2 3 4 }
	Port: cyt_rdma_rx : rx_V_keep_V | {1 2 3 4 }
	Port: cyt_rdma_rx : rx_V_strb_V | {1 2 3 4 }
	Port: cyt_rdma_rx : rx_V_last_V | {1 2 3 4 }
	Port: cyt_rdma_rx : rx_V_dest_V | {1 2 3 4 }
  - Chain level:
	State 1
		command_vaddr_V_1 : 1
		command_len_V_1 : 1
		command_host_V_1 : 1
		command_opcode_V_1 : 1
		icmp_ln200 : 2
		trunc_ln : 1
		current_notif_length_V : 3
		icmp_ln1019 : 2
		br_ln107 : 3
		or_ln : 4
		zext_ln126 : 5
		write_ln126 : 6
		p_Result_s : 4
		zext_ln345 : 5
		write_ln258 : 6
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln200_fu_278                |    0    |    20   |
|          |                icmp_ln1019_fu_302                |    0    |    11   |
|----------|--------------------------------------------------|---------|---------|
|  select  |           current_notif_length_V_fu_294          |    0    |    23   |
|----------|--------------------------------------------------|---------|---------|
| nbreadreq|               tmp_nbreadreq_fu_128               |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   read   |                 empty_read_fu_144                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_158                 |    0    |    0    |
|          |                 grp_write_fu_165                 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   call   | grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187 |    0    |    0    |
|          | grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|extractvalue|                tmp_data_V_1_fu_235               |    0    |    0    |
|          |                tmp_dest_V_1_fu_239               |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   trunc  |             command_vaddr_V_1_fu_243             |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |              command_len_V_1_fu_247              |    0    |    0    |
|partselect|              command_host_V_1_fu_257             |    0    |    0    |
|          |             command_opcode_V_1_fu_268            |    0    |    0    |
|          |                  trunc_ln_fu_284                 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|bitconcatenate|                   or_ln_fu_308                   |    0    |    0    |
|          |                 p_Result_s_fu_325                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   zext   |                 zext_ln126_fu_320                |    0    |    0    |
|          |                 zext_ln345_fu_337                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |    0    |    54   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|command_host_V_1_reg_345|    8   |
|   icmp_ln1019_reg_350  |    1   |
|   zext_ln126_reg_354   |   64   |
|   zext_ln345_reg_359   |   104  |
+------------------------+--------+
|          Total         |   177  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_158 |  p2  |   2  |  55  |   110  ||    9    |
| grp_write_fu_165 |  p6  |   2  |  97  |   194  ||    9    |
| grp_write_fu_165 |  p10 |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   320  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   177  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   177  |   81   |
+-----------+--------+--------+--------+
