{
  "design": {
    "design_info": {
      "boundary_crc": "0x6DF9E92677E5B9A3",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../counter_example.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "three_bit_counter_0": "",
      "vio_0": ""
    },
    "ports": {
      "clk_in_0": {
        "direction": "I"
      },
      "hpin_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "vpin_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "three_bit_counter_0": {
        "vlnv": "xilinx.com:module_ref:three_bit_counter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_three_bit_counter_0_0",
        "xci_path": "ip\\design_1_three_bit_counter_0_0\\design_1_three_bit_counter_0_0.xci",
        "inst_hier_path": "three_bit_counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "three_bit_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "L1": {
            "direction": "I"
          },
          "vpin": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "hpin": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "clk_in_0_1": {
        "ports": [
          "clk_in_0",
          "vio_0/clk",
          "three_bit_counter_0/clk_in"
        ]
      },
      "three_bit_counter_0_hpin": {
        "ports": [
          "three_bit_counter_0/hpin",
          "hpin_0"
        ]
      },
      "three_bit_counter_0_vpin": {
        "ports": [
          "three_bit_counter_0/vpin",
          "vpin_0"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "three_bit_counter_0/L1"
        ]
      }
    }
  }
}