

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Sun Sep 18 12:37:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2159119|  2159119|  7.196 ms|  7.196 ms|  2159119|  2159119|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_cov_x1_loop_1                                                        |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_2                                                       |      192|      192|         3|          -|          -|      64|        no|
        |- nondf_kernel_cov_x1_loop_3                                                        |    16512|    16512|       258|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_4                                                       |      256|      256|         4|          -|          -|      64|        no|
        |- nondf_kernel_cov_x1_loop_5                                                        |    20608|    20608|       322|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_6                                                       |      320|      320|         5|          -|          -|      64|        no|
        |- nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9  |  2097161|  2097161|        18|          8|          8|  262144|       yes|
        |- nondf_kernel_cov_x1_loop_10                                                       |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_11                                                      |      192|      192|         3|          -|          -|      64|        no|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 11 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 17 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 35 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 17 
35 --> 36 
36 --> 37 
37 --> 38 36 
38 --> 39 
39 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:63]   --->   Operation 40 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:64]   --->   Operation 41 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:65]   --->   Operation 42 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln67 = br void" [./dut.cpp:67]   --->   Operation 43 'br' 'br_ln67' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln67, void, i7 0, void" [./dut.cpp:67]   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %i, i7 1" [./dut.cpp:67]   --->   Operation 45 'add' 'add_ln67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i7 %i" [./dut.cpp:69]   --->   Operation 46 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln69, i6 0" [./dut.cpp:67]   --->   Operation 47 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln67 = icmp_eq  i7 %i, i7 64" [./dut.cpp:67]   --->   Operation 48 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split20, void %.preheader2.preheader" [./dut.cpp:67]   --->   Operation 50 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_350" [./dut.cpp:62]   --->   Operation 51 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln68 = br void" [./dut.cpp:68]   --->   Operation 52 'br' 'br_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln73 = br void %.preheader2" [./dut.cpp:73]   --->   Operation 53 'br' 'br_ln73' <Predicate = (icmp_ln67)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln68, void %.split18, i7 0, void %.split20" [./dut.cpp:68]   --->   Operation 54 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln68 = add i7 %j_1, i7 1" [./dut.cpp:68]   --->   Operation 55 'add' 'add_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %j_1" [./dut.cpp:69]   --->   Operation 56 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln69 = add i12 %tmp_cast, i12 %zext_ln69" [./dut.cpp:69]   --->   Operation 57 'add' 'add_ln69' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i12 %add_ln69" [./dut.cpp:69]   --->   Operation 58 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i512 %data_V, i64 0, i64 %zext_ln69_1" [./dut.cpp:69]   --->   Operation 59 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.59ns)   --->   "%icmp_ln68 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:68]   --->   Operation 60 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split18, void" [./dut.cpp:68]   --->   Operation 62 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln69_1" [./dut.cpp:69]   --->   Operation 63 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr" [./dut.cpp:69]   --->   Operation 64 'load' 'xout_load' <Predicate = (!icmp_ln68)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 66 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr" [./dut.cpp:69]   --->   Operation 66 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_392" [./dut.cpp:62]   --->   Operation 67 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.64ns)   --->   "%store_ln69 = store i512 %xout_load, i12 %data_V_addr" [./dut.cpp:69]   --->   Operation 68 'store' 'store_ln69' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln73, void, i7 0, void %.preheader2.preheader" [./dut.cpp:73]   --->   Operation 70 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %j, i7 1" [./dut.cpp:73]   --->   Operation 71 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %j" [./dut.cpp:73]   --->   Operation 72 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i7 %j" [./dut.cpp:73]   --->   Operation 73 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.59ns)   --->   "%icmp_ln73 = icmp_eq  i7 %j, i7 64" [./dut.cpp:73]   --->   Operation 74 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split16, void %.preheader1.preheader" [./dut.cpp:73]   --->   Operation 76 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_377" [./dut.cpp:62]   --->   Operation 77 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i502 %mean_V, i64 0, i64 %zext_ln73" [./dut.cpp:75]   --->   Operation 78 'getelementptr' 'mean_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln76 = br void" [./dut.cpp:76]   --->   Operation 79 'br' 'br_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.38>
ST_6 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln692 = br void %.preheader1"   --->   Operation 80 'br' 'br_ln692' <Predicate = (icmp_ln73)> <Delay = 0.38>

State 7 <SV = 3> <Delay = 2.39>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln76, void %.split14, i7 0, void %.split16" [./dut.cpp:76]   --->   Operation 81 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%add_i2614 = phi i512 %add_ln691, void %.split14, i512 0, void %.split16"   --->   Operation 82 'phi' 'add_i2614' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %i_2, i7 1" [./dut.cpp:76]   --->   Operation 83 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %i_2"   --->   Operation 84 'trunc' 'trunc_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 85 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_4_cast, i12 %zext_ln73_1"   --->   Operation 86 'add' 'add_ln691_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i12 %add_ln691_2"   --->   Operation 87 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i512 %data_V, i64 0, i64 %zext_ln691"   --->   Operation 88 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.59ns)   --->   "%icmp_ln76 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:76]   --->   Operation 89 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split14, void" [./dut.cpp:76]   --->   Operation 91 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 92 'load' 'data_V_load' <Predicate = (!icmp_ln76)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i502 @_ssdm_op_PartSelect.i502.i512.i32.i32, i512 %add_i2614, i32 10, i32 511"   --->   Operation 93 'partselect' 'trunc_ln' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.20ns)   --->   "%store_ln693 = store i502 %trunc_ln, i6 %mean_V_addr"   --->   Operation 94 'store' 'store_ln693' <Predicate = (icmp_ln76)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 95 'br' 'br_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.64>
ST_8 : Operation 96 [1/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 96 'load' 'data_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.16>
ST_9 : Operation 97 [2/2] (1.16ns)   --->   "%add_ln691 = add i512 %data_V_load, i512 %add_i2614"   --->   Operation 97 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.16>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_389" [./dut.cpp:62]   --->   Operation 98 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/2] (1.16ns)   --->   "%add_ln691 = add i512 %data_V_load, i512 %add_i2614"   --->   Operation 99 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.70>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln81, void, i7 0, void %.preheader1.preheader" [./dut.cpp:81]   --->   Operation 101 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln81 = add i7 %i_1, i7 1" [./dut.cpp:81]   --->   Operation 102 'add' 'add_ln81' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %i_1"   --->   Operation 103 'trunc' 'trunc_ln692' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:81]   --->   Operation 104 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.59ns)   --->   "%icmp_ln81 = icmp_eq  i7 %i_1, i7 64" [./dut.cpp:81]   --->   Operation 105 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split12, void %.preheader25.preheader.preheader" [./dut.cpp:81]   --->   Operation 107 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_375" [./dut.cpp:62]   --->   Operation 108 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln82 = br void" [./dut.cpp:82]   --->   Operation 109 'br' 'br_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_11 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln62 = br void %.preheader25.preheader" [./dut.cpp:62]   --->   Operation 110 'br' 'br_ln62' <Predicate = (icmp_ln81)> <Delay = 0.38>

State 12 <SV = 4> <Delay = 2.39>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln82, void %.split10, i7 0, void %.split12" [./dut.cpp:82]   --->   Operation 111 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %j_2, i7 1" [./dut.cpp:82]   --->   Operation 112 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %j_2" [./dut.cpp:82]   --->   Operation 113 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %j_2"   --->   Operation 114 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_3_cast, i12 %zext_ln692"   --->   Operation 115 'add' 'add_ln692' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 116 'zext' 'zext_ln692_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i512 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 117 'getelementptr' 'data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:82]   --->   Operation 118 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split10, void" [./dut.cpp:82]   --->   Operation 120 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 121 'load' 'data_V_load_1' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 122 'br' 'br_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 1.64>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i502 %mean_V, i64 0, i64 %zext_ln82"   --->   Operation 123 'getelementptr' 'mean_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 124 'load' 'mean_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_13 : Operation 125 [1/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 125 'load' 'data_V_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 14 <SV = 6> <Delay = 2.36>
ST_14 : Operation 126 [1/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 126 'load' 'mean_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i502 %mean_V_load"   --->   Operation 127 'zext' 'mean_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (1.16ns)   --->   "%sub_ln692 = sub i512 %data_V_load_1, i512 %mean_V_load_cast"   --->   Operation 128 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 1.16>
ST_15 : Operation 129 [1/2] (1.16ns)   --->   "%sub_ln692 = sub i512 %data_V_load_1, i512 %mean_V_load_cast"   --->   Operation 129 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 1.64>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_374" [./dut.cpp:62]   --->   Operation 130 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (1.64ns)   --->   "%store_ln692 = store i512 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 131 'store' 'store_ln692' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 1.20>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i19 %add_ln85_1, void %ifFalse, i19 0, void %.preheader25.preheader.preheader" [./dut.cpp:85]   --->   Operation 133 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %select_ln85_1, void %ifFalse, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:85]   --->   Operation 134 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %select_ln86_3, void %ifFalse, i14 0, void %.preheader25.preheader.preheader" [./dut.cpp:86]   --->   Operation 135 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %select_ln86_2, void %ifFalse, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:86]   --->   Operation 136 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln89, void %ifFalse, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:89]   --->   Operation 137 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.71ns)   --->   "%icmp_ln85 = icmp_eq  i19 %indvar_flatten15, i19 262144" [./dut.cpp:85]   --->   Operation 138 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.preheader25, void %.preheader.preheader" [./dut.cpp:85]   --->   Operation 139 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln85 = add i7 %i_3, i7 1" [./dut.cpp:85]   --->   Operation 140 'add' 'add_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.65ns)   --->   "%icmp_ln86 = icmp_eq  i14 %indvar_flatten, i14 4096" [./dut.cpp:86]   --->   Operation 141 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.30ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i7 0, i7 %j_3" [./dut.cpp:85]   --->   Operation 142 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.30ns)   --->   "%select_ln85_1 = select i1 %icmp_ln86, i7 %add_ln85, i7 %i_3" [./dut.cpp:85]   --->   Operation 143 'select' 'select_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i7 %select_ln85_1" [./dut.cpp:88]   --->   Operation 144 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%xor_ln85 = xor i1 %icmp_ln86, i1 1" [./dut.cpp:85]   --->   Operation 145 'xor' 'xor_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.59ns)   --->   "%icmp_ln89 = icmp_eq  i7 %k, i7 64" [./dut.cpp:89]   --->   Operation 146 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %icmp_ln89, i1 %xor_ln85" [./dut.cpp:85]   --->   Operation 147 'and' 'and_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.12ns)   --->   "%or_ln86 = or i1 %and_ln85, i1 %icmp_ln86" [./dut.cpp:86]   --->   Operation 148 'or' 'or_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.30ns)   --->   "%select_ln86 = select i1 %or_ln86, i7 0, i7 %k" [./dut.cpp:86]   --->   Operation 149 'select' 'select_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %select_ln86"   --->   Operation 150 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.76ns)   --->   "%add_ln86_1 = add i14 %indvar_flatten, i14 1" [./dut.cpp:86]   --->   Operation 151 'add' 'add_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.34ns)   --->   "%select_ln86_3 = select i1 %icmp_ln86, i14 1, i14 %add_ln86_1" [./dut.cpp:86]   --->   Operation 152 'select' 'select_ln86_3' <Predicate = (!icmp_ln85)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25.preheader"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 2.39>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %select_ln85_1" [./dut.cpp:88]   --->   Operation 154 'zext' 'zext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln86 = add i7 %select_ln85, i7 1" [./dut.cpp:86]   --->   Operation 155 'add' 'add_ln86' <Predicate = (!icmp_ln85 & and_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.30ns)   --->   "%select_ln86_2 = select i1 %and_ln85, i7 %add_ln86, i7 %select_ln85" [./dut.cpp:86]   --->   Operation 156 'select' 'select_ln86_2' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i7 %select_ln86_2" [./dut.cpp:92]   --->   Operation 157 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln92, i6 0" [./dut.cpp:92]   --->   Operation 158 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.74ns)   --->   "%add_ln92 = add i12 %tmp_7_cast, i12 %zext_ln88" [./dut.cpp:92]   --->   Operation 159 'add' 'add_ln92' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 160 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_8_cast, i12 %zext_ln88"   --->   Operation 161 'add' 'add_ln215' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 162 'zext' 'zext_ln215' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i512 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 163 'getelementptr' 'data_V_addr_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 164 [2/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 164 'load' 'data_V_load_2' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_18 : Operation 165 [1/1] (0.70ns)   --->   "%add_ln89 = add i7 %select_ln86, i7 1" [./dut.cpp:89]   --->   Operation 165 'add' 'add_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.59ns)   --->   "%icmp_ln89_1 = icmp_eq  i7 %add_ln89, i7 64" [./dut.cpp:89]   --->   Operation 166 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89_1, void %ifFalse, void %ifTrue" [./dut.cpp:89]   --->   Operation 167 'br' 'br_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 2.39>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln88, i6 0" [./dut.cpp:86]   --->   Operation 168 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i7 %select_ln86_2" [./dut.cpp:92]   --->   Operation 169 'zext' 'zext_ln92' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.74ns)   --->   "%add_ln88 = add i12 %tmp_5_cast, i12 %zext_ln92" [./dut.cpp:88]   --->   Operation 170 'add' 'add_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_8_cast, i12 %zext_ln92"   --->   Operation 171 'add' 'add_ln215_1' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 172 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i512 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 173 'getelementptr' 'data_V_addr_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_19 : Operation 174 [1/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 174 'load' 'data_V_load_2' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_19 : Operation 175 [2/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 175 'load' 'data_V_load_3' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 20 <SV = 7> <Delay = 1.64>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%conv3_i1613 = phi i512 %add_ln691_1, void %ifFalse, i512 0, void %.preheader25.preheader.preheader"   --->   Operation 176 'phi' 'conv3_i1613' <Predicate = (!or_ln86)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.80ns)   --->   "%add_ln85_1 = add i19 %indvar_flatten15, i19 1" [./dut.cpp:85]   --->   Operation 177 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.57ns)   --->   "%select_ln86_1 = select i1 %or_ln86, i512 0, i512 %conv3_i1613" [./dut.cpp:86]   --->   Operation 178 'select' 'select_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 179 [1/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 179 'load' 'data_V_load_3' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 21 <SV = 8> <Delay = 2.15>
ST_21 : Operation 180 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 180 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 2.15>
ST_22 : Operation 181 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 181 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 2.15>
ST_23 : Operation 182 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 182 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 2.15>
ST_24 : Operation 183 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 183 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 2.15>
ST_25 : Operation 184 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 184 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 1.16>
ST_26 : Operation 185 [2/2] (1.16ns)   --->   "%add_ln691_1 = add i512 %mul_ln691, i512 %select_ln86_1"   --->   Operation 185 'add' 'add_ln691_1' <Predicate = (!icmp_ln85)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 1.16>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i12 %add_ln92" [./dut.cpp:92]   --->   Operation 189 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i503 %cov_V, i64 0, i64 %zext_ln92_1" [./dut.cpp:92]   --->   Operation 190 'getelementptr' 'cov_V_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i12 %add_ln88" [./dut.cpp:88]   --->   Operation 191 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i503 %cov_V, i64 0, i64 %zext_ln88_1" [./dut.cpp:88]   --->   Operation 192 'getelementptr' 'cov_V_addr_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:62]   --->   Operation 193 'specpipeline' 'specpipeline_ln62' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_638" [./dut.cpp:62]   --->   Operation 194 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_27 : Operation 195 [1/2] (1.16ns)   --->   "%add_ln691_1 = add i512 %mul_ln691, i512 %select_ln86_1"   --->   Operation 195 'add' 'add_ln691_1' <Predicate = (!icmp_ln85)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 2.15>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i512 %add_ln691_1"   --->   Operation 196 'zext' 'zext_ln693' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_28 : Operation 197 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 197 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 2.15>
ST_29 : Operation 198 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 198 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 2.15>
ST_30 : Operation 199 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 199 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 2.15>
ST_31 : Operation 200 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 200 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 2.15>
ST_32 : Operation 201 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 201 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i503 @_ssdm_op_PartSelect.i503.i1025.i32.i32, i1025 %mul_ln693, i32 522, i32 1024"   --->   Operation 202 'partselect' 'trunc_ln693_1' <Predicate = (icmp_ln89_1)> <Delay = 0.00>

State 33 <SV = 20> <Delay = 1.64>
ST_33 : Operation 203 [1/1] (1.64ns)   --->   "%store_ln693 = store i503 %trunc_ln693_1, i12 %cov_V_addr_2"   --->   Operation 203 'store' 'store_ln693' <Predicate = (icmp_ln89_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>

State 34 <SV = 21> <Delay = 1.64>
ST_34 : Operation 204 [1/1] (1.64ns)   --->   "%store_ln92 = store i503 %trunc_ln693_1, i12 %cov_V_addr" [./dut.cpp:92]   --->   Operation 204 'store' 'store_ln92' <Predicate = (icmp_ln89_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 205 'br' 'br_ln0' <Predicate = (icmp_ln89_1)> <Delay = 0.00>

State 35 <SV = 8> <Delay = 0.38>
ST_35 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln97 = br void %.preheader" [./dut.cpp:97]   --->   Operation 206 'br' 'br_ln97' <Predicate = true> <Delay = 0.38>

State 36 <SV = 9> <Delay = 0.70>
ST_36 : Operation 207 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln95, void, i7 0, void %.preheader.preheader" [./dut.cpp:95]   --->   Operation 207 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 208 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %i_4, i7 1" [./dut.cpp:95]   --->   Operation 208 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i7 %i_4" [./dut.cpp:97]   --->   Operation 209 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln97, i6 0" [./dut.cpp:95]   --->   Operation 210 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:95]   --->   Operation 211 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 212 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split2, void" [./dut.cpp:95]   --->   Operation 213 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_414" [./dut.cpp:62]   --->   Operation 214 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 215 [1/1] (0.38ns)   --->   "%br_ln96 = br void" [./dut.cpp:96]   --->   Operation 215 'br' 'br_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.38>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [./dut.cpp:100]   --->   Operation 216 'ret' 'ret_ln100' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 37 <SV = 10> <Delay = 2.39>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln96, void %.split, i7 0, void %.split2" [./dut.cpp:96]   --->   Operation 217 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln96 = add i7 %j_4, i7 1" [./dut.cpp:96]   --->   Operation 218 'add' 'add_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i7 %j_4" [./dut.cpp:97]   --->   Operation 219 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 220 [1/1] (0.74ns)   --->   "%add_ln97 = add i12 %tmp_9_cast, i12 %zext_ln97" [./dut.cpp:97]   --->   Operation 220 'add' 'add_ln97' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i12 %add_ln97" [./dut.cpp:97]   --->   Operation 221 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i503 %cov_V, i64 0, i64 %zext_ln97_1" [./dut.cpp:97]   --->   Operation 222 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.59ns)   --->   "%icmp_ln96 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:96]   --->   Operation 223 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split, void" [./dut.cpp:96]   --->   Operation 225 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 226 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1" [./dut.cpp:97]   --->   Operation 226 'load' 'cov_V_load' <Predicate = (!icmp_ln96)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 227 'br' 'br_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 38 <SV = 11> <Delay = 1.64>
ST_38 : Operation 228 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1" [./dut.cpp:97]   --->   Operation 228 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>

State 39 <SV = 12> <Delay = 1.64>
ST_39 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_342" [./dut.cpp:62]   --->   Operation 229 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i503 %xin, i64 0, i64 %zext_ln97_1" [./dut.cpp:97]   --->   Operation 230 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (1.64ns)   --->   "%store_ln97 = store i503 %cov_V_load, i12 %xin_addr" [./dut.cpp:97]   --->   Operation 231 'store' 'store_ln97' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_39 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:67) with incoming values : ('add_ln67', ./dut.cpp:67) [8]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:67) with incoming values : ('add_ln67', ./dut.cpp:67) [8]  (0 ns)
	'add' operation ('add_ln67', ./dut.cpp:67) [9]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:68) with incoming values : ('add_ln68', ./dut.cpp:68) [19]  (0 ns)
	'add' operation ('add_ln69', ./dut.cpp:69) [22]  (0.745 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:69) [30]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:69) on array 'xout' [31]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:69) on array 'xout' [31]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln69', ./dut.cpp:69) of variable 'xout_load', ./dut.cpp:69 on array 'data.V', ./dut.cpp:64 [32]  (1.65 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [39]  (0 ns)
	'add' operation ('add_ln73', ./dut.cpp:73) [40]  (0.706 ns)

 <State 7>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:76) with incoming values : ('add_ln76', ./dut.cpp:76) [51]  (0 ns)
	'add' operation ('add_ln691_2') [56]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_1') [58]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:64 [64]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:64 [64]  (1.65 ns)

 <State 9>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691') [65]  (1.17 ns)

 <State 10>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691') [65]  (1.17 ns)

 <State 11>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:81) with incoming values : ('add_ln81', ./dut.cpp:81) [74]  (0 ns)
	'add' operation ('add_ln81', ./dut.cpp:81) [75]  (0.706 ns)

 <State 12>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:82) with incoming values : ('add_ln82', ./dut.cpp:82) [85]  (0 ns)
	'add' operation ('add_ln692') [89]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_2') [91]  (0 ns)
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:64 [100]  (1.65 ns)

 <State 13>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:64 [100]  (1.65 ns)

 <State 14>: 2.37ns
The critical path consists of the following:
	'load' operation ('mean_V_load') on array 'mean.V', ./dut.cpp:63 [98]  (1.2 ns)
	'sub' operation ('sub_ln692') [101]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln692') [101]  (1.17 ns)

 <State 16>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:64 [102]  (1.65 ns)

 <State 17>: 1.2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./dut.cpp:86) with incoming values : ('select_ln86_3', ./dut.cpp:86) [111]  (0 ns)
	'icmp' operation ('icmp_ln86', ./dut.cpp:86) [122]  (0.652 ns)
	'xor' operation ('xor_ln85', ./dut.cpp:85) [128]  (0 ns)
	'and' operation ('and_ln85', ./dut.cpp:85) [130]  (0.122 ns)
	'or' operation ('or_ln86', ./dut.cpp:86) [133]  (0.122 ns)
	'select' operation ('select_ln86', ./dut.cpp:86) [134]  (0.308 ns)

 <State 18>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln215') [148]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_3') [150]  (0 ns)
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:64 [156]  (1.65 ns)

 <State 19>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln215_1') [151]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_4') [153]  (0 ns)
	'load' operation ('data_V_load_3') on array 'data.V', ./dut.cpp:64 [157]  (1.65 ns)

 <State 20>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_3') on array 'data.V', ./dut.cpp:64 [157]  (1.65 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 26>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691_1') [159]  (1.17 ns)

 <State 27>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691_1') [159]  (1.17 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [165]  (2.16 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [165]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [165]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [165]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [165]  (2.16 ns)

 <State 33>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:65 [167]  (1.65 ns)

 <State 34>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln92', ./dut.cpp:92) of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:65 [168]  (1.65 ns)

 <State 35>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [177]  (0.387 ns)

 <State 36>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [177]  (0 ns)
	'add' operation ('add_ln95', ./dut.cpp:95) [178]  (0.706 ns)

 <State 37>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:96) with incoming values : ('add_ln96', ./dut.cpp:96) [188]  (0 ns)
	'add' operation ('add_ln97', ./dut.cpp:97) [191]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_1', ./dut.cpp:97) [193]  (0 ns)
	'load' operation ('cov_V_load', ./dut.cpp:97) on array 'cov.V', ./dut.cpp:65 [200]  (1.65 ns)

 <State 38>: 1.65ns
The critical path consists of the following:
	'load' operation ('cov_V_load', ./dut.cpp:97) on array 'cov.V', ./dut.cpp:65 [200]  (1.65 ns)

 <State 39>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:97) [199]  (0 ns)
	'store' operation ('store_ln97', ./dut.cpp:97) of variable 'cov_V_load', ./dut.cpp:97 on array 'xin' [201]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
