// Seed: 1572920562
module module_0 (
    output wand id_0,
    output wor  id_1
);
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_3 = 32'd68
) (
    output tri0  id_0,
    output uwire id_1,
    input  tri   _id_2,
    input  uwire _id_3,
    output wand  id_4
);
  wire [id_3 : id_2] id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd97,
    parameter id_3 = 32'd53
) (
    input uwire id_0,
    input uwire _id_1,
    input tri1 id_2,
    input tri _id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    input wand id_10,
    output supply0 id_11,
    input uwire id_12,
    output wire id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wand id_17,
    output uwire id_18,
    output uwire id_19,
    input wire id_20,
    input wand id_21,
    input tri id_22,
    input uwire id_23,
    input uwire id_24,
    input tri1 id_25,
    input wor id_26,
    output logic id_27,
    input tri0 id_28,
    output uwire id_29,
    output uwire id_30,
    input wire id_31,
    output wand id_32,
    output supply1 id_33,
    inout supply1 id_34,
    output supply1 id_35,
    input wand id_36,
    input wire id_37,
    input supply0 id_38
);
  logic [id_1 : ""] id_40;
  ;
  assign id_27 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_29
  );
  assign modCall_1.id_0 = 0;
  wire [  -1 : id_3] id_41;
  wire [id_3 : id_3] id_42;
  always @(posedge -1) id_27 = -1;
endmodule
