
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v
# synth_design -part xc7z020clg484-3 -top f3m_mult -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_mult -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 60076 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 246134 ; free virtual = 313928
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:10]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:67]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:657]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:657]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:668]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:668]
INFO: [Synth 8-6155] done synthesizing module 'func8' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:67]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:683]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:683]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:53]
INFO: [Synth 8-6155] done synthesizing module 'func7' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:53]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.301 ; gain = 73.660 ; free physical = 246020 ; free virtual = 313815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.301 ; gain = 73.660 ; free physical = 245986 ; free virtual = 313781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.297 ; gain = 81.656 ; free physical = 245987 ; free virtual = 313782
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1565.320 ; gain = 91.680 ; free physical = 245893 ; free virtual = 313688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245642 ; free virtual = 313440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245622 ; free virtual = 313421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245595 ; free virtual = 313392
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245569 ; free virtual = 313365
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245565 ; free virtual = 313362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245566 ; free virtual = 313363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245567 ; free virtual = 313364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245574 ; free virtual = 313371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245575 ; free virtual = 313372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    11|
|3     |LUT3 |   376|
|4     |LUT4 |   386|
|5     |LUT6 |   398|
|6     |FDRE |   810|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |  1983|
|2     |  ins2          |f3m_add   |   788|
|3     |    \aa[0].aa   |f3_add    |    12|
|4     |    \aa[10].aa  |f3_add_0  |     8|
|5     |    \aa[11].aa  |f3_add_1  |     8|
|6     |    \aa[12].aa  |f3_add_2  |    10|
|7     |    \aa[13].aa  |f3_add_3  |     8|
|8     |    \aa[14].aa  |f3_add_4  |     8|
|9     |    \aa[15].aa  |f3_add_5  |     8|
|10    |    \aa[16].aa  |f3_add_6  |     8|
|11    |    \aa[17].aa  |f3_add_7  |     8|
|12    |    \aa[18].aa  |f3_add_8  |     8|
|13    |    \aa[19].aa  |f3_add_9  |     8|
|14    |    \aa[1].aa   |f3_add_10 |     8|
|15    |    \aa[20].aa  |f3_add_11 |     8|
|16    |    \aa[21].aa  |f3_add_12 |     8|
|17    |    \aa[22].aa  |f3_add_13 |     8|
|18    |    \aa[23].aa  |f3_add_14 |     8|
|19    |    \aa[24].aa  |f3_add_15 |     8|
|20    |    \aa[25].aa  |f3_add_16 |     8|
|21    |    \aa[26].aa  |f3_add_17 |     8|
|22    |    \aa[27].aa  |f3_add_18 |     8|
|23    |    \aa[28].aa  |f3_add_19 |     8|
|24    |    \aa[29].aa  |f3_add_20 |     8|
|25    |    \aa[2].aa   |f3_add_21 |     8|
|26    |    \aa[30].aa  |f3_add_22 |     8|
|27    |    \aa[31].aa  |f3_add_23 |     8|
|28    |    \aa[32].aa  |f3_add_24 |     8|
|29    |    \aa[33].aa  |f3_add_25 |     8|
|30    |    \aa[34].aa  |f3_add_26 |     8|
|31    |    \aa[35].aa  |f3_add_27 |     8|
|32    |    \aa[36].aa  |f3_add_28 |     8|
|33    |    \aa[37].aa  |f3_add_29 |     8|
|34    |    \aa[38].aa  |f3_add_30 |     8|
|35    |    \aa[39].aa  |f3_add_31 |     8|
|36    |    \aa[3].aa   |f3_add_32 |     8|
|37    |    \aa[40].aa  |f3_add_33 |     8|
|38    |    \aa[41].aa  |f3_add_34 |     8|
|39    |    \aa[42].aa  |f3_add_35 |     8|
|40    |    \aa[43].aa  |f3_add_36 |     8|
|41    |    \aa[44].aa  |f3_add_37 |     8|
|42    |    \aa[45].aa  |f3_add_38 |     8|
|43    |    \aa[46].aa  |f3_add_39 |     8|
|44    |    \aa[47].aa  |f3_add_40 |     8|
|45    |    \aa[48].aa  |f3_add_41 |     8|
|46    |    \aa[49].aa  |f3_add_42 |     8|
|47    |    \aa[4].aa   |f3_add_43 |    12|
|48    |    \aa[50].aa  |f3_add_44 |     8|
|49    |    \aa[51].aa  |f3_add_45 |     8|
|50    |    \aa[52].aa  |f3_add_46 |     8|
|51    |    \aa[53].aa  |f3_add_47 |     8|
|52    |    \aa[54].aa  |f3_add_48 |     8|
|53    |    \aa[55].aa  |f3_add_49 |     8|
|54    |    \aa[56].aa  |f3_add_50 |     8|
|55    |    \aa[57].aa  |f3_add_51 |     8|
|56    |    \aa[58].aa  |f3_add_52 |     8|
|57    |    \aa[59].aa  |f3_add_53 |     8|
|58    |    \aa[5].aa   |f3_add_54 |     8|
|59    |    \aa[60].aa  |f3_add_55 |     8|
|60    |    \aa[61].aa  |f3_add_56 |     8|
|61    |    \aa[62].aa  |f3_add_57 |     8|
|62    |    \aa[63].aa  |f3_add_58 |     8|
|63    |    \aa[64].aa  |f3_add_59 |     8|
|64    |    \aa[65].aa  |f3_add_60 |     8|
|65    |    \aa[66].aa  |f3_add_61 |     8|
|66    |    \aa[67].aa  |f3_add_62 |     8|
|67    |    \aa[68].aa  |f3_add_63 |     8|
|68    |    \aa[69].aa  |f3_add_64 |     8|
|69    |    \aa[6].aa   |f3_add_65 |     8|
|70    |    \aa[70].aa  |f3_add_66 |     8|
|71    |    \aa[71].aa  |f3_add_67 |     8|
|72    |    \aa[72].aa  |f3_add_68 |     8|
|73    |    \aa[73].aa  |f3_add_69 |     8|
|74    |    \aa[74].aa  |f3_add_70 |     8|
|75    |    \aa[75].aa  |f3_add_71 |     8|
|76    |    \aa[76].aa  |f3_add_72 |     8|
|77    |    \aa[77].aa  |f3_add_73 |     8|
|78    |    \aa[78].aa  |f3_add_74 |     8|
|79    |    \aa[79].aa  |f3_add_75 |     8|
|80    |    \aa[7].aa   |f3_add_76 |     8|
|81    |    \aa[80].aa  |f3_add_77 |     8|
|82    |    \aa[81].aa  |f3_add_78 |     8|
|83    |    \aa[82].aa  |f3_add_79 |     8|
|84    |    \aa[83].aa  |f3_add_80 |     8|
|85    |    \aa[84].aa  |f3_add_81 |     8|
|86    |    \aa[85].aa  |f3_add_82 |     8|
|87    |    \aa[86].aa  |f3_add_83 |     8|
|88    |    \aa[87].aa  |f3_add_84 |     8|
|89    |    \aa[88].aa  |f3_add_85 |     8|
|90    |    \aa[89].aa  |f3_add_86 |     8|
|91    |    \aa[8].aa   |f3_add_87 |     8|
|92    |    \aa[90].aa  |f3_add_88 |     8|
|93    |    \aa[91].aa  |f3_add_89 |     8|
|94    |    \aa[92].aa  |f3_add_90 |     8|
|95    |    \aa[93].aa  |f3_add_91 |     8|
|96    |    \aa[94].aa  |f3_add_92 |     8|
|97    |    \aa[95].aa  |f3_add_93 |     8|
|98    |    \aa[96].aa  |f3_add_94 |    10|
|99    |    \aa[9].aa   |f3_add_95 |     8|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245574 ; free virtual = 313371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245575 ; free virtual = 313372
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1919.070 ; gain = 445.430 ; free physical = 245585 ; free virtual = 313382
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.230 ; gain = 0.000 ; free physical = 245395 ; free virtual = 313192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1981.230 ; gain = 507.688 ; free physical = 245445 ; free virtual = 313242
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2423.469 ; gain = 442.238 ; free physical = 247094 ; free virtual = 314888
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.469 ; gain = 0.000 ; free physical = 247092 ; free virtual = 314887
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.480 ; gain = 0.000 ; free physical = 247091 ; free virtual = 314887
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2558.758 ; gain = 0.004 ; free physical = 246712 ; free virtual = 314506

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246711 ; free virtual = 314505

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246545 ; free virtual = 314344
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246545 ; free virtual = 314345
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246546 ; free virtual = 314346
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246546 ; free virtual = 314346
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246545 ; free virtual = 314346
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246545 ; free virtual = 314346
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246544 ; free virtual = 314345
Ending Logic Optimization Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246544 ; free virtual = 314346

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246543 ; free virtual = 314345

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246543 ; free virtual = 314345

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246543 ; free virtual = 314345
Ending Netlist Obfuscation Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.758 ; gain = 0.000 ; free physical = 246543 ; free virtual = 314345
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2558.758 ; gain = 0.004 ; free physical = 246543 ; free virtual = 314345
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ebfbbcca
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_mult ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2590.742 ; gain = 0.000 ; free physical = 246487 ; free virtual = 314290
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.283 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2590.742 ; gain = 0.000 ; free physical = 246466 ; free virtual = 314271
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2758.906 ; gain = 168.164 ; free physical = 246398 ; free virtual = 314205
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2776.926 ; gain = 18.020 ; free physical = 246403 ; free virtual = 314213
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.926 ; gain = 186.184 ; free physical = 246403 ; free virtual = 314213

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246426 ; free virtual = 314236


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_mult ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 811
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246426 ; free virtual = 314236
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ebfbbcca
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.926 ; gain = 218.168 ; free physical = 246429 ; free virtual = 314240
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27595336 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246447 ; free virtual = 314258
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246447 ; free virtual = 314257
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246462 ; free virtual = 314272
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314272
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246460 ; free virtual = 314270

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246460 ; free virtual = 314270
Ending Netlist Obfuscation Task | Checksum: ebfbbcca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246460 ; free virtual = 314270
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246268 ; free virtual = 314065
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1200e3c6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246267 ; free virtual = 314064
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246266 ; free virtual = 314064

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0197fa68

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246229 ; free virtual = 314026

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f2943a5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246186 ; free virtual = 313984

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f2943a5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246186 ; free virtual = 313983
Phase 1 Placer Initialization | Checksum: f2943a5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246188 ; free virtual = 313986

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 3a1249fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246143 ; free virtual = 313941

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313869

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 5bd1542a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246071 ; free virtual = 313869
Phase 2 Global Placement | Checksum: 17722667

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313862

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17722667

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246062 ; free virtual = 313860

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: db4815f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 029a0d0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246063 ; free virtual = 313860

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 84d428e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246069 ; free virtual = 313866

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 107fc9fc2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246062 ; free virtual = 313859

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12faa5649

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246059 ; free virtual = 313856

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 139a416c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246064 ; free virtual = 313861
Phase 3 Detail Placement | Checksum: 139a416c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246063 ; free virtual = 313860

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dc21532b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: dc21532b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246077 ; free virtual = 313874
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.931. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a9c54dcc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246075 ; free virtual = 313872
Phase 4.1 Post Commit Optimization | Checksum: a9c54dcc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246073 ; free virtual = 313870

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a9c54dcc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246064 ; free virtual = 313861

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a9c54dcc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246063 ; free virtual = 313860

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246062 ; free virtual = 313859
Phase 4.4 Final Placement Cleanup | Checksum: dbb2510c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246062 ; free virtual = 313859
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dbb2510c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246060 ; free virtual = 313857
Ending Placer Task | Checksum: d9f6bfd2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246069 ; free virtual = 313866
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246068 ; free virtual = 313866
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246040 ; free virtual = 313838
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246031 ; free virtual = 313828
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 246005 ; free virtual = 313805
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9a32fcb7 ConstDB: 0 ShapeSum: 3fc3c31b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 161a162bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313088
Post Restoration Checksum: NetGraph: f42497d1 NumContArr: 6d7ccaee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 161a162bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245286 ; free virtual = 313082

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 161a162bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245246 ; free virtual = 313042

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 161a162bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245246 ; free virtual = 313042
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 154941b42

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245196 ; free virtual = 312992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.103  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 7738f8ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245185 ; free virtual = 312981

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 199bcbdbc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245179 ; free virtual = 312975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.511  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 280c1ca51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245231 ; free virtual = 313027
Phase 4 Rip-up And Reroute | Checksum: 280c1ca51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245230 ; free virtual = 313026

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 280c1ca51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245237 ; free virtual = 313033

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 280c1ca51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245240 ; free virtual = 313036
Phase 5 Delay and Skew Optimization | Checksum: 280c1ca51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245247 ; free virtual = 313043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27edda867

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245244 ; free virtual = 313040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.511  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27edda867

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245244 ; free virtual = 313040
Phase 6 Post Hold Fix | Checksum: 27edda867

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245244 ; free virtual = 313040

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0957337 %
  Global Horizontal Routing Utilization  = 0.124155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ae52133a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245239 ; free virtual = 313035

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae52133a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245236 ; free virtual = 313032

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 185a2b6f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245226 ; free virtual = 313023

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.511  | TNS=0.000  | WHS=0.113  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 185a2b6f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245225 ; free virtual = 313021
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245255 ; free virtual = 313051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245255 ; free virtual = 313051
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245257 ; free virtual = 313053
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313056
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2776.926 ; gain = 0.000 ; free physical = 245245 ; free virtual = 313043
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.062 ; gain = 0.000 ; free physical = 246112 ; free virtual = 313907
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:03:05 2022...
