{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 21:27:21 2018 " "Info: Processing started: Tue Dec 25 21:27:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bubbleSort -c bubbleSort --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bubbleSort -c bubbleSort --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } } { "g:/quartus/quar/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartus/quar/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register temp\[2\]\[3\] register outputTrigger\[2\]\[2\] 235.35 MHz 4.249 ns Internal " "Info: Clock \"clock\" has Internal fmax of 235.35 MHz between source register \"temp\[2\]\[3\]\" and destination register \"outputTrigger\[2\]\[2\]\" (period= 4.249 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.997 ns + Longest register register " "Info: + Longest register to register delay is 3.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[2\]\[3\] 1 REG LCFF_X38_Y16_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 3; REG Node = 'temp\[2\]\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[2][3] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.535 ns) 1.887 ns outputTrigger\[1\]\[3\]~343 2 COMB LCCOMB_X39_Y16_N10 2 " "Info: 2: + IC(1.352 ns) + CELL(0.535 ns) = 1.887 ns; Loc. = LCCOMB_X39_Y16_N10; Fanout = 2; COMB Node = 'outputTrigger\[1\]\[3\]~343'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { temp[2][3] outputTrigger[1][3]~343 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.969 ns outputTrigger\[1\]\[4\]~345 3 COMB LCCOMB_X39_Y16_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 1.969 ns; Loc. = LCCOMB_X39_Y16_N12; Fanout = 2; COMB Node = 'outputTrigger\[1\]\[4\]~345'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { outputTrigger[1][3]~343 outputTrigger[1][4]~345 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.180 ns) 2.149 ns outputTrigger\[1\]\[5\]~347 4 COMB LCCOMB_X39_Y16_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.180 ns) = 2.149 ns; Loc. = LCCOMB_X39_Y16_N14; Fanout = 2; COMB Node = 'outputTrigger\[1\]\[5\]~347'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { outputTrigger[1][4]~345 outputTrigger[1][5]~347 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.231 ns outputTrigger\[1\]\[6\]~349 5 COMB LCCOMB_X39_Y16_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 2.231 ns; Loc. = LCCOMB_X39_Y16_N16; Fanout = 2; COMB Node = 'outputTrigger\[1\]\[6\]~349'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { outputTrigger[1][5]~347 outputTrigger[1][6]~349 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.313 ns outputTrigger\[1\]\[7\]~351 6 COMB LCCOMB_X39_Y16_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.082 ns) = 2.313 ns; Loc. = LCCOMB_X39_Y16_N18; Fanout = 1; COMB Node = 'outputTrigger\[1\]\[7\]~351'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { outputTrigger[1][6]~349 outputTrigger[1][7]~351 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.787 ns op_3~33 7 COMB LCCOMB_X39_Y16_N20 16 " "Info: 7: + IC(0.000 ns) + CELL(0.474 ns) = 2.787 ns; Loc. = LCCOMB_X39_Y16_N20; Fanout = 16; COMB Node = 'op_3~33'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { outputTrigger[1][7]~351 op_3~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.184 ns) 3.897 ns outputTrigger\[2\]\[2\]~354 8 COMB LCCOMB_X39_Y15_N26 1 " "Info: 8: + IC(0.926 ns) + CELL(0.184 ns) = 3.897 ns; Loc. = LCCOMB_X39_Y15_N26; Fanout = 1; COMB Node = 'outputTrigger\[2\]\[2\]~354'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { op_3~33 outputTrigger[2][2]~354 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.997 ns outputTrigger\[2\]\[2\] 9 REG LCFF_X39_Y15_N27 1 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 3.997 ns; Loc. = LCFF_X39_Y15_N27; Fanout = 1; REG Node = 'outputTrigger\[2\]\[2\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { outputTrigger[2][2]~354 outputTrigger[2][2] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.719 ns ( 43.01 % ) " "Info: Total cell delay = 1.719 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 56.99 % ) " "Info: Total interconnect delay = 2.278 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { temp[2][3] outputTrigger[1][3]~343 outputTrigger[1][4]~345 outputTrigger[1][5]~347 outputTrigger[1][6]~349 outputTrigger[1][7]~351 op_3~33 outputTrigger[2][2]~354 outputTrigger[2][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.997 ns" { temp[2][3] {} outputTrigger[1][3]~343 {} outputTrigger[1][4]~345 {} outputTrigger[1][5]~347 {} outputTrigger[1][6]~349 {} outputTrigger[1][7]~351 {} op_3~33 {} outputTrigger[2][2]~354 {} outputTrigger[2][2] {} } { 0.000ns 1.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.926ns 0.000ns } { 0.000ns 0.535ns 0.082ns 0.180ns 0.082ns 0.082ns 0.474ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.623 ns) 2.954 ns outputTrigger\[2\]\[2\] 3 REG LCFF_X39_Y15_N27 1 " "Info: 3: + IC(1.026 ns) + CELL(0.623 ns) = 2.954 ns; Loc. = LCFF_X39_Y15_N27; Fanout = 1; REG Node = 'outputTrigger\[2\]\[2\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { clock~clkctrl outputTrigger[2][2] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.94 % ) " "Info: Total cell delay = 1.682 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.272 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clock clock~clkctrl outputTrigger[2][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clock {} clock~combout {} clock~clkctrl {} outputTrigger[2][2] {} } { 0.000ns 0.000ns 0.246ns 1.026ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.959 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.959 ns temp\[2\]\[3\] 3 REG LCFF_X38_Y16_N17 3 " "Info: 3: + IC(1.031 ns) + CELL(0.623 ns) = 2.959 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 3; REG Node = 'temp\[2\]\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { clock~clkctrl temp[2][3] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.84 % ) " "Info: Total cell delay = 1.682 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.277 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { clock clock~clkctrl temp[2][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.959 ns" { clock {} clock~combout {} clock~clkctrl {} temp[2][3] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clock clock~clkctrl outputTrigger[2][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clock {} clock~combout {} clock~clkctrl {} outputTrigger[2][2] {} } { 0.000ns 0.000ns 0.246ns 1.026ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { clock clock~clkctrl temp[2][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.959 ns" { clock {} clock~combout {} clock~clkctrl {} temp[2][3] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { temp[2][3] outputTrigger[1][3]~343 outputTrigger[1][4]~345 outputTrigger[1][5]~347 outputTrigger[1][6]~349 outputTrigger[1][7]~351 op_3~33 outputTrigger[2][2]~354 outputTrigger[2][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.997 ns" { temp[2][3] {} outputTrigger[1][3]~343 {} outputTrigger[1][4]~345 {} outputTrigger[1][5]~347 {} outputTrigger[1][6]~349 {} outputTrigger[1][7]~351 {} op_3~33 {} outputTrigger[2][2]~354 {} outputTrigger[2][2] {} } { 0.000ns 1.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.926ns 0.000ns } { 0.000ns 0.535ns 0.082ns 0.180ns 0.082ns 0.082ns 0.474ns 0.184ns 0.100ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clock clock~clkctrl outputTrigger[2][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clock {} clock~combout {} clock~clkctrl {} outputTrigger[2][2] {} } { 0.000ns 0.000ns 0.246ns 1.026ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { clock clock~clkctrl temp[2][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.959 ns" { clock {} clock~combout {} clock~clkctrl {} temp[2][3] {} } { 0.000ns 0.000ns 0.246ns 1.031ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inputTrigger\[0\]\[5\] inputData\[0\]\[5\] clock 4.789 ns register " "Info: tsu for register \"inputTrigger\[0\]\[5\]\" (data pin = \"inputData\[0\]\[5\]\", clock pin = \"clock\") is 4.789 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.781 ns + Longest pin register " "Info: + Longest pin to register delay is 7.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns inputData\[0\]\[5\] 1 PIN PIN_B18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'inputData\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[0][5] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 9 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.454 ns) + CELL(0.427 ns) 7.781 ns inputTrigger\[0\]\[5\] 2 REG LCFF_X40_Y16_N21 4 " "Info: 2: + IC(6.454 ns) + CELL(0.427 ns) = 7.781 ns; Loc. = LCFF_X40_Y16_N21; Fanout = 4; REG Node = 'inputTrigger\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { inputData[0][5] inputTrigger[0][5] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 17 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.327 ns ( 17.05 % ) " "Info: Total cell delay = 1.327 ns ( 17.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.454 ns ( 82.95 % ) " "Info: Total interconnect delay = 6.454 ns ( 82.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.781 ns" { inputData[0][5] inputTrigger[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.781 ns" { inputData[0][5] {} inputData[0][5]~combout {} inputTrigger[0][5] {} } { 0.000ns 0.000ns 6.454ns } { 0.000ns 0.900ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 17 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.623 ns) 2.953 ns inputTrigger\[0\]\[5\] 3 REG LCFF_X40_Y16_N21 4 " "Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.953 ns; Loc. = LCFF_X40_Y16_N21; Fanout = 4; REG Node = 'inputTrigger\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clock~clkctrl inputTrigger[0][5] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 17 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.96 % ) " "Info: Total cell delay = 1.682 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl inputTrigger[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} inputTrigger[0][5] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.781 ns" { inputData[0][5] inputTrigger[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.781 ns" { inputData[0][5] {} inputData[0][5]~combout {} inputTrigger[0][5] {} } { 0.000ns 0.000ns 6.454ns } { 0.000ns 0.900ns 0.427ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl inputTrigger[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} inputTrigger[0][5] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock outputData\[4\]\[2\] outputTrigger\[4\]\[2\] 8.919 ns register " "Info: tco from clock \"clock\" to destination pin \"outputData\[4\]\[2\]\" through register \"outputTrigger\[4\]\[2\]\" is 8.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.958 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.623 ns) 2.958 ns outputTrigger\[4\]\[2\] 3 REG LCFF_X36_Y16_N13 1 " "Info: 3: + IC(1.030 ns) + CELL(0.623 ns) = 2.958 ns; Loc. = LCFF_X36_Y16_N13; Fanout = 1; REG Node = 'outputTrigger\[4\]\[2\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { clock~clkctrl outputTrigger[4][2] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.86 % ) " "Info: Total cell delay = 1.682 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.276 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { clock clock~clkctrl outputTrigger[4][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { clock {} clock~combout {} clock~clkctrl {} outputTrigger[4][2] {} } { 0.000ns 0.000ns 0.246ns 1.030ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.675 ns + Longest register pin " "Info: + Longest register to pin delay is 5.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputTrigger\[4\]\[2\] 1 REG LCFF_X36_Y16_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y16_N13; Fanout = 1; REG Node = 'outputTrigger\[4\]\[2\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputTrigger[4][2] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.568 ns) + CELL(3.107 ns) 5.675 ns outputData\[4\]\[2\] 2 PIN PIN_AB12 0 " "Info: 2: + IC(2.568 ns) + CELL(3.107 ns) = 5.675 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'outputData\[4\]\[2\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.675 ns" { outputTrigger[4][2] outputData[4][2] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 10 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.107 ns ( 54.75 % ) " "Info: Total cell delay = 3.107 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 45.25 % ) " "Info: Total interconnect delay = 2.568 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.675 ns" { outputTrigger[4][2] outputData[4][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.675 ns" { outputTrigger[4][2] {} outputData[4][2] {} } { 0.000ns 2.568ns } { 0.000ns 3.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { clock clock~clkctrl outputTrigger[4][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { clock {} clock~combout {} clock~clkctrl {} outputTrigger[4][2] {} } { 0.000ns 0.000ns 0.246ns 1.030ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.675 ns" { outputTrigger[4][2] outputData[4][2] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.675 ns" { outputTrigger[4][2] {} outputData[4][2] {} } { 0.000ns 2.568ns } { 0.000ns 3.107ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inputTrigger\[4\]\[1\] inputData\[4\]\[1\] clock -0.078 ns register " "Info: th for register \"inputTrigger\[4\]\[1\]\" (data pin = \"inputData\[4\]\[1\]\", clock pin = \"clock\") is -0.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.957 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 120 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 120; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.623 ns) 2.957 ns inputTrigger\[4\]\[1\] 3 REG LCFF_X34_Y16_N17 1 " "Info: 3: + IC(1.029 ns) + CELL(0.623 ns) = 2.957 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 1; REG Node = 'inputTrigger\[4\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clock~clkctrl inputTrigger[4][1] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 17 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.88 % ) " "Info: Total cell delay = 1.682 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.275 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.275 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { clock clock~clkctrl inputTrigger[4][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { clock {} clock~combout {} clock~clkctrl {} inputTrigger[4][1] {} } { 0.000ns 0.000ns 0.246ns 1.029ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 17 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.331 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.039 ns) 1.039 ns inputData\[4\]\[1\] 1 PIN PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.039 ns) = 1.039 ns; Loc. = PIN_U11; Fanout = 1; PIN Node = 'inputData\[4\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[4][1] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 9 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.427 ns) 3.331 ns inputTrigger\[4\]\[1\] 2 REG LCFF_X34_Y16_N17 1 " "Info: 2: + IC(1.865 ns) + CELL(0.427 ns) = 3.331 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 1; REG Node = 'inputTrigger\[4\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { inputData[4][1] inputTrigger[4][1] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "C:/Users/Никита/Desktop/filters/bubbleSort/bubbleSort.tdf" 17 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 44.01 % ) " "Info: Total cell delay = 1.466 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.865 ns ( 55.99 % ) " "Info: Total interconnect delay = 1.865 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { inputData[4][1] inputTrigger[4][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { inputData[4][1] {} inputData[4][1]~combout {} inputTrigger[4][1] {} } { 0.000ns 0.000ns 1.865ns } { 0.000ns 1.039ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { clock clock~clkctrl inputTrigger[4][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { clock {} clock~combout {} clock~clkctrl {} inputTrigger[4][1] {} } { 0.000ns 0.000ns 0.246ns 1.029ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { inputData[4][1] inputTrigger[4][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { inputData[4][1] {} inputData[4][1]~combout {} inputTrigger[4][1] {} } { 0.000ns 0.000ns 1.865ns } { 0.000ns 1.039ns 0.427ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 21:27:22 2018 " "Info: Processing ended: Tue Dec 25 21:27:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
