INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/memory_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/processing_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
