library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ex_7_1 is
port
(

A, B : in std_logic_vector(3 downto 0);
X: out std_logic

);

end entity;

architecture build of ex_7_1 is
begin



end architecture;