Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  3 16:56:50 2025
| Host         : LAPTOP-19UCFVE2 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 6          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/FIR_bandpass_300_3kHz_Left/inst/grp_FIR_bandpass_300_3kHz_Pipeline_loop_fu_81/mac_muladd_13s_16s_36s_36_4_1_U1/FIR_bandpass_300_3kHz_mac_muladd_13s_16s_36s_36_4_1_DSP48_0_U/p_reg_reg input design_1_i/FIR_bandpass_300_3kHz_Left/inst/grp_FIR_bandpass_300_3kHz_Pipeline_loop_fu_81/mac_muladd_13s_16s_36s_36_4_1_U1/FIR_bandpass_300_3kHz_mac_muladd_13s_16s_36s_36_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/FIR_bandpass_300_3kHz_Right/inst/grp_FIR_bandpass_300_3kHz_Pipeline_loop_fu_81/mac_muladd_13s_16s_36s_36_4_1_U1/FIR_bandpass_300_3kHz_mac_muladd_13s_16s_36s_36_4_1_DSP48_0_U/p_reg_reg input design_1_i/FIR_bandpass_300_3kHz_Right/inst/grp_FIR_bandpass_300_3kHz_Pipeline_loop_fu_81/mac_muladd_13s_16s_36s_36_4_1_U1/FIR_bandpass_300_3kHz_mac_muladd_13s_16s_36s_36_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/FIR_bandpass_3k_20kHz_Left/inst/grp_FIR_bandpass_3k_20kHz_Pipeline_loop_fu_76/mac_muladd_16s_16s_38s_38_4_1_U1/FIR_bandpass_3k_20kHz_mac_muladd_16s_16s_38s_38_4_1_DSP48_0_U/p_reg_reg input design_1_i/FIR_bandpass_3k_20kHz_Left/inst/grp_FIR_bandpass_3k_20kHz_Pipeline_loop_fu_76/mac_muladd_16s_16s_38s_38_4_1_U1/FIR_bandpass_3k_20kHz_mac_muladd_16s_16s_38s_38_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/FIR_bandpass_3k_20kHz_Right/inst/grp_FIR_bandpass_3k_20kHz_Pipeline_loop_fu_76/mac_muladd_16s_16s_38s_38_4_1_U1/FIR_bandpass_3k_20kHz_mac_muladd_16s_16s_38s_38_4_1_DSP48_0_U/p_reg_reg input design_1_i/FIR_bandpass_3k_20kHz_Right/inst/grp_FIR_bandpass_3k_20kHz_Pipeline_loop_fu_76/mac_muladd_16s_16s_38s_38_4_1_U1/FIR_bandpass_3k_20kHz_mac_muladd_16s_16s_38s_38_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/FIR_lowpass_300Hz_Left/inst/grp_FIR_lowpass_300Hz_Pipeline_loop_fu_76/mac_muladd_11s_16s_33s_33_4_1_U1/FIR_lowpass_300Hz_mac_muladd_11s_16s_33s_33_4_1_DSP48_0_U/p_reg_reg input design_1_i/FIR_lowpass_300Hz_Left/inst/grp_FIR_lowpass_300Hz_Pipeline_loop_fu_76/mac_muladd_11s_16s_33s_33_4_1_U1/FIR_lowpass_300Hz_mac_muladd_11s_16s_33s_33_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/FIR_lowpass_300Hz_Right/inst/grp_FIR_lowpass_300Hz_Pipeline_loop_fu_76/mac_muladd_11s_16s_33s_33_4_1_U1/FIR_lowpass_300Hz_mac_muladd_11s_16s_33s_33_4_1_DSP48_0_U/p_reg_reg input design_1_i/FIR_lowpass_300Hz_Right/inst/grp_FIR_lowpass_300Hz_Pipeline_loop_fu_76/mac_muladd_11s_16s_33s_33_4_1_U1/FIR_lowpass_300Hz_mac_muladd_11s_16s_33s_33_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


