+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      64x64x64
MPI ranks:   64
Grids: (4, 4, 4)  (1, 8, 8)  (8, 1, 8)  (8, 8, 1)  (4, 4, 4)  
Time per run: 0.000464821 (s)
Performance:  50.7571 GFlops/s
Memory usage: 0MB/rank
Tolerance:    0.0005
Max error:    7.89762e-07

Application 28483606 resources: utime ~8s, stime ~13s, Rss ~21832, inblocks ~105642, outblocks ~24
