Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance gray_scale_top_1
gray_scale_top_1 has been added to the project
ERROR:EDK:4125 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_1, PARAMETER: C_S_AXI_CONTROL_BUS_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_1, PARAMETER: C_S_AXI_CONTROL_BUS_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver axivdma 4.06.a for instance axi_vdma_2
axi_vdma_2 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
WARNING:EDK:2137 - Peripheral gray_scale_top_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - gray_scale_top (gray_scale_top_1) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 435 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - gray_scale_top (gray_scale_top_1) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 435 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
WARNING:EDK:3967 - gray_scale_top (gray_scale_top_1) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 435 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 442 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
Generated Addresses Successfully
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
Overriding Xilinx file <TextEditor.cfg> with local file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/system.mhs line 310 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
Generated Addresses Successfully
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_1 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TSTRB - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TID - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TDEST - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_3.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_1 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x3fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TSTRB - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TID - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TDEST - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_3.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_1 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TSTRB - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TID - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_1_OUTPUT_STREAM_TDEST - floating connection - /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue Apr 28 12:51:19 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19 WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion"(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_interconnect_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing cam_interface_0.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing gray_scale_top_0.jpg.....
Rasterizing gray_scale_top_1.jpg.....
Rasterizing axi_vdma_2.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/cf_lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 255 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 308 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_1 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_1	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/cf_lib/edk/pco
   res/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_1_OUTPUT_STREAM_TSTRB - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_1_OUTPUT_STREAM_TID - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_1_OUTPUT_STREAM_TDEST - floating connection -
   /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessin
   g_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 160 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 191 - Copying cache implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 199 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 220 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 227 - Copying cache implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 244 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 265 - Copying cache implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 274 - Copying cache implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 295 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 308 - Copying cache implementation netlist
IPNAME:cam_interface INSTANCE:cam_interface_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 332 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 365 - Copying cache implementation netlist
IPNAME:gray_scale_top INSTANCE:gray_scale_top_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 424 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 255 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 183 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 199 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 244 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 274 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 295 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cam_interface_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_3 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 358 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gray_scale_top_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gray_scale_top_1 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 436 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_2 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 448 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/axi_interconnect_1_wrapper/system_axi_interconnect_1_wrapper.
ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 255 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_3_wrapper INSTANCE:axi_interconnect_3 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 358 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_3_wrapper.ngc ../system_axi_interconnect_3_wrapper

Reading NGO file
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/axi_interconnect_3_wrapper/system_axi_interconnect_3_wrapper.
ngc" ...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_vdma_2_wrapper INSTANCE:axi_vdma_2 -
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/system.mhs line 448 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_vdma_2_wrapper.ngc
../system_axi_vdma_2_wrapper

Reading NGO file
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/axi_vdma_2_wrapper/system_axi_vdma_2_wrapper.ngc" ...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_vdma_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_vdma_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1275.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/implementation/fpga.flw 
Using Option File(s): 
 /home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_p
rj/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system.ngc" ...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_cam_interface_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_util_vector_logic_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_i2s_adi_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_dma_i2s_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_2_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_3_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_clkgen_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_hdmi_tx_16b_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_vdma_1_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_gray_scale_top_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_gray_scale_top_1_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_vdma_2_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_iic_0_wrapper.ngc"...
Loading design module
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_util_i2c_mixer_0_wrapper.ngc"...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_dma_i2s_wrapper.ncf" to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_???" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessi
   ng_prj/implementation/system_axi_interconnect_1_wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_????" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessi
   ng_prj/implementation/system_axi_interconnect_1_wrapper.ncf(7)]'
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_3_wrapper.ncf" to module
"axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_interconnect_0_wrapper.ncf" to module
"axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_vdma_1_wrapper.ncf" to module "axi_vdma_1"...
Checking Constraint Associations...
Applying constraints in
"/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_
prj/implementation/system_axi_vdma_2_wrapper.ncf" to module "axi_vdma_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_
   d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_629_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_640_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_629_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_640_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_629_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_640_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_629_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_640_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_lev
   el_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[9].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[9].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<9>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 481

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  8 sec
Total CPU time to NGDBUILD completion:  2 min  4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 24 secs 
Total CPU  time at the beginning of Placer: 2 mins 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e260f28f) REAL time: 2 mins 32 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:e260f28f) REAL time: 2 mins 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e260f28f) REAL time: 2 mins 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_interface_0_OV7670_PCLK_pin> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG>
   is placed at site <BUFGCTRL_X0Y17>. The clock IO can use the fast path
   between the IOB and the Clock Buffer if the IOB is placed on a Clock Capable
   IOB site that has dedicated fast path to BUFGCTRL sites in its half of the
   device (TOP or BOTTOM). You may want to analyze why this problem exists and
   correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE
   constraint was applied on COMP.PIN <cam_interface_0_OV7670_PCLK_pin.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3d30d8b4) REAL time: 2 mins 43 secs 

...............................
..............................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/BUFG_pclk" LOC = "BUFGCTRL_X0Y16" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_fb_buf" LOC = "BUFGCTRL_X0Y20" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkout1_buf" LOC = "BUFGCTRL_X0Y10" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkf_buf" LOC = "BUFGCTRL_X0Y7" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_LRCLK" LOC = "BUFGCTRL_X0Y31" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y17" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_BCLK" LOC = "BUFGCTRL_X0Y8" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf" LOC = "BUFGCTRL_X0Y19" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" LOC = "BUFGCTRL_X0Y22" ;
INST "cam_interface_0_OV7670_PCLK_pin" LOC = "W10" ;
INST "cam_interface_0_clk100_pin" LOC = "Y9" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm" LOC = "MMCME2_ADV_X1Y2" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y0" ;
INST "processing_system7_0/processing_system7_0/PS7_i" LOC = "PS7_X0Y0" ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk driven by BUFGCTRL_X0Y16
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s driven by BUFGCTRL_X0Y20
NET "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" TNM_NET = "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
TIMEGRP "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" AREA_GROUP = "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
AREA_GROUP "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_MCLK_pin_OBUF driven by BUFGCTRL_X0Y13
NET "axi_i2s_adi_0_MCLK_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_MCLK_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_MCLK_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50 driven by BUFGCTRL_X0Y10
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf driven by BUFGCTRL_X0Y7
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_BCLK_O_pin_OBUF driven by BUFGCTRL_X0Y31
NET "axi_i2s_adi_0_BCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK3 driven by BUFGCTRL_X0Y29
NET "processing_system7_0_FCLK_CLK3" TNM_NET = "TN_processing_system7_0_FCLK_CLK3" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK3" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK3" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG driven by BUFGCTRL_X0Y17
NET "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" TNM_NET = "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
TIMEGRP "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" AREA_GROUP = "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_LRCLK_O_pin_OBUF driven by BUFGCTRL_X0Y8
NET "axi_i2s_adi_0_LRCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# processing_system7_0_FCLK_CLK1 driven by BUFGCTRL_X0Y21
NET "processing_system7_0_FCLK_CLK1" TNM_NET = "TN_processing_system7_0_FCLK_CLK1" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK1" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK1" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_hdmi_tx_16b_0_hdmi_ref_clk driven by BUFGCTRL_X0Y19
NET "axi_hdmi_tx_16b_0_hdmi_ref_clk" TNM_NET = "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
TIMEGRP "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" AREA_GROUP = "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
AREA_GROUP "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK2 driven by BUFGCTRL_X0Y18
NET "processing_system7_0_FCLK_CLK2" TNM_NET = "TN_processing_system7_0_FCLK_CLK2" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK2" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK2" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK0 driven by BUFGCTRL_X0Y22
NET "processing_system7_0_FCLK_CLK0" TNM_NET = "TN_processing_system7_0_FCLK_CLK0" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK0" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK0" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   8000 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    257 |processing_system7_0_FCLK_CLK0
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1172 |   5185 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1196 |   5469 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  25600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    268 |    884 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    643 |processing_system7_0_FCLK_CLK0
      2 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    948 |   3969 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |   1238 |   5573 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |axi_i2s_adi_0_MCLK_pin_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 |   1564 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |    116 |processing_system7_0_FCLK_CLK1
      6 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    248 |   2012 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    398 |   3709 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |    308 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     36 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    140 |   2559 |processing_system7_0_FCLK_CLK0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |   1495 |processing_system7_0_FCLK_CLK1
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    386 |   1181 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    759 |   5579 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      1 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    323 |   4020 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     58 |    134 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      1 |      0 |      0 |      0 |      1 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      3 |      0 |      0 |    381 |   4155 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    460 |   6215 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |     20 |processing_system7_0_FCLK_CLK1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    482 |   6235 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:3d30d8b4) REAL time: 3 mins 8 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:3d30d8b4) REAL time: 3 mins 9 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3d30d8b4) REAL time: 3 mins 9 secs 

Phase 8.8  Global Placement
.........................
..............................................................................................................................................................
....................................................................................................................................
..................................................................................................................................................
Phase 8.8  Global Placement (Checksum:329ed744) REAL time: 4 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:329ed744) REAL time: 4 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:c204d243) REAL time: 4 mins 56 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c204d243) REAL time: 4 mins 56 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:c204d243) REAL time: 4 mins 57 secs 

Total REAL time to Placer completion: 4 mins 58 secs 
Total CPU  time to Placer completion: 4 mins 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  115
Slice Logic Utilization:
  Number of Slice Registers:                30,788 out of 106,400   28%
    Number used as Flip Flops:              30,744
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               44
  Number of Slice LUTs:                     28,021 out of  53,200   52%
    Number used as logic:                   24,647 out of  53,200   46%
      Number using O6 output only:          17,507
      Number using O5 output only:             391
      Number using O5 and O6:                6,749
      Number used as ROM:                        0
    Number used as Memory:                   2,070 out of  17,400   11%
      Number used as Dual Port RAM:            374
        Number using O6 output only:            22
        Number using O5 output only:            34
        Number using O5 and O6:                318
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,696
        Number using O6 output only:         1,665
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:  1,304
      Number with same-slice register load:  1,100
      Number with same-slice carry load:       201
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                10,626 out of  13,300   79%
  Number of LUT Flip Flop pairs used:       34,369
    Number with an unused Flip Flop:         8,653 out of  34,369   25%
    Number with an unused LUT:               6,348 out of  34,369   18%
    Number of fully used LUT-FF pairs:      19,368 out of  34,369   56%
    Number of unique control sets:           1,586
    Number of slice register sites lost
      to control set restrictions:           5,326 out of 106,400    5%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     200   25%
    Number of LOCed IOBs:                       51 out of      51  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             22

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 19 out of     140   13%
    Number using RAMB36E1 only:                 19
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 14 out of     280    5%
    Number using RAMB18E1 only:                 14
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            6 out of     220    2%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.95

Peak Memory Usage:  1820 MB
Total REAL time to MAP completion:  5 mins 21 secs 
Total CPU time to MAP completion:   5 mins 3 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DSP48E1s                        6 out of 220     2%
   Number of External IOB33s                51 out of 200    25%
      Number of LOCed IOB33s                51 out of 51    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               130 out of 130   100%

   Number of MMCME2_ADVs                     3 out of 4      75%
   Number of OLOGICE2s                      22 out of 200    11%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                      14 out of 280     5%
   Number of RAMB36E1s                      19 out of 140    13%
   Number of Slices                      10626 out of 13300  79%
   Number of Slice Registers             30788 out of 106400 28%
      Number used as Flip Flops          30788
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  28021 out of 53200  52%
   Number of Slice LUT-Flip Flop pairs   34080 out of 53200  64%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_vdma_2/axi_vdma_2/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 182742 unrouted;      REAL time: 35 secs 

Phase  2  : 153995 unrouted;      REAL time: 42 secs 

Phase  3  : 61412 unrouted;      REAL time: 1 mins 9 secs 

Phase  4  : 61412 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Total REAL time to Router completion: 1 mins 48 secs 
Total CPU time to Router completion: 1 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y22| No   | 4279 |  0.440     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y29| No   | 4145 |  0.440     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y21| No   |  582 |  0.260     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk |BUFGCTRL_X0Y19| No   |  356 |  0.267     |  1.905      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y13| No   |    6 |  0.187     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|   IC_I/cam_if/clk50 |BUFGCTRL_X0Y10| No   |   32 |  0.144     |  1.859      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0_OV76 |              |      |      |            |             |
|70_PCLK_pin_IBUFG_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y17| No   |   20 |  0.258     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|    IC_I/capture_clk |BUFGCTRL_X0Y16| No   |    2 |  0.000     |  1.753      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     |BUFGCTRL_X0Y20| No   |    1 |  0.000     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y18| No   |    2 |  0.174     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|tance_name/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y7| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|   tance_name/clkin1 |         Local|      |    1 |  0.000     |  1.285      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_axi_interconnect_1_async_clock_conv =  | SETUP       |     6.883ns|     3.117ns|       0|           0
  MAXDELAY FROM TIMEGRP "RAMS" TO         T | HOLD        |     0.433ns|            |       0|           0
  IMEGRP "axi_interconnect_1_async_clock_co |             |            |            |        |            
  nv_FFDEST" 10 ns         DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_2_cdc_tig_v_path" TIG   | SETUP       |         N/A|     7.522ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_2_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     3.429ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.554ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.657ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     7.316ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     1.987ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.206ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 111 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 53 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  1398 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 113
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 5731 paths, 0 nets, and 4757 connections

Design statistics:
   Minimum period:   3.117ns (Maximum frequency: 320.821MHz)
   Maximum path delay from/to any node:   3.117ns


Analysis completed Tue Apr 28 13:24:16 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue Apr 28 13:24:32 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_2/axi_vdma_2/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp2864.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 112 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr 28 14:00:22 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/home/ga38qoh/EDA_Munish/work_dir/dualCore_grayscaleProcessing/videoProcessing_prj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.gui
Deleting Internal port gray_scale_top_1:interrupt 
gray_scale_top_1 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
axi_vdma_2 has been deleted from the project

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 9 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Jun 22 13:33:17 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_interconnect_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing cam_interface_0.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing gray_scale_top_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 256 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 309 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 9 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0
   .mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 161 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 192 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 200 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 221 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 228 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 245 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 266 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 275 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 296 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 309 - Copying cache
implementation netlist
IPNAME:cam_interface INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 333 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 366 - Copying cache
implementation netlist
IPNAME:gray_scale_top INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 425 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 256 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 200 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 245 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 256 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 275 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 296 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 333 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_3 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 359 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 425 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/axi_interconnect_1_wrapper/syst
em_axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 256 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_3_wrapper INSTANCE:axi_interconnect_3 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 359 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_3_wrapper.ngc ../system_axi_interconnect_3_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/axi_interconnect_3_wrapper/syst
em_axi_interconnect_3_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_3_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 682.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/fpga.flw 
Using Option File(s): 
 /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" ...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_cam_interface_0_wrapper.
ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_vector_logic_0_wrap
per.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_i2s_adi_0_wrapper.ng
c"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ngc"
...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_clkgen_0_wrapper.ngc
"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_hdmi_tx_16b_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_gray_scale_top_0_wrapper
.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_iic_0_wrapper.ngc"..
.
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_i2c_mixer_0_wrapper
.ngc"...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ncf"
to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_???" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_????" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(7)]'
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ncf" to module "axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ncf"
to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ncf"
to module "axi_vdma_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_629_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_640_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_629_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_640_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<8>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 343

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  32 sec
Total CPU time to NGDBUILD completion:  1 min  30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 43 secs 
Total CPU  time at the beginning of Placer: 1 mins 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d44f3019) REAL time: 1 mins 51 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:d44f3019) REAL time: 1 mins 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d44f3019) REAL time: 1 mins 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_interface_0_OV7670_PCLK_pin> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG>
   is placed at site <BUFGCTRL_X0Y17>. The clock IO can use the fast path
   between the IOB and the Clock Buffer if the IOB is placed on a Clock Capable
   IOB site that has dedicated fast path to BUFGCTRL sites in its half of the
   device (TOP or BOTTOM). You may want to analyze why this problem exists and
   correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE
   constraint was applied on COMP.PIN <cam_interface_0_OV7670_PCLK_pin.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bb65147f) REAL time: 2 mins 

.....................
.................................................................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/BUFG_pclk" LOC = "BUFGCTRL_X0Y16" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_fb_buf" LOC = "BUFGCTRL_X0Y20" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkout1_buf" LOC = "BUFGCTRL_X0Y10" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkf_buf" LOC = "BUFGCTRL_X0Y7" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_LRCLK" LOC = "BUFGCTRL_X0Y31" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y17" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_BCLK" LOC = "BUFGCTRL_X0Y8" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf" LOC = "BUFGCTRL_X0Y19" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" LOC = "BUFGCTRL_X0Y22" ;
INST "cam_interface_0_OV7670_PCLK_pin" LOC = "W10" ;
INST "cam_interface_0_clk100_pin" LOC = "Y9" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm" LOC = "MMCME2_ADV_X1Y2" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y0" ;
INST "processing_system7_0/processing_system7_0/PS7_i" LOC = "PS7_X0Y0" ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk driven by BUFGCTRL_X0Y16
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s driven by BUFGCTRL_X0Y20
NET "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" TNM_NET = "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
TIMEGRP "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" AREA_GROUP = "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
AREA_GROUP "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_MCLK_pin_OBUF driven by BUFGCTRL_X0Y13
NET "axi_i2s_adi_0_MCLK_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_MCLK_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_MCLK_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50 driven by BUFGCTRL_X0Y10
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf driven by BUFGCTRL_X0Y7
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_BCLK_O_pin_OBUF driven by BUFGCTRL_X0Y31
NET "axi_i2s_adi_0_BCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK3 driven by BUFGCTRL_X0Y29
NET "processing_system7_0_FCLK_CLK3" TNM_NET = "TN_processing_system7_0_FCLK_CLK3" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK3" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK3" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG driven by BUFGCTRL_X0Y17
NET "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" TNM_NET = "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
TIMEGRP "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" AREA_GROUP = "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_LRCLK_O_pin_OBUF driven by BUFGCTRL_X0Y8
NET "axi_i2s_adi_0_LRCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# processing_system7_0_FCLK_CLK1 driven by BUFGCTRL_X0Y21
NET "processing_system7_0_FCLK_CLK1" TNM_NET = "TN_processing_system7_0_FCLK_CLK1" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK1" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK1" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_hdmi_tx_16b_0_hdmi_ref_clk driven by BUFGCTRL_X0Y19
NET "axi_hdmi_tx_16b_0_hdmi_ref_clk" TNM_NET = "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
TIMEGRP "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" AREA_GROUP = "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
AREA_GROUP "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK2 driven by BUFGCTRL_X0Y18
NET "processing_system7_0_FCLK_CLK2" TNM_NET = "TN_processing_system7_0_FCLK_CLK2" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK2" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK2" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK0 driven by BUFGCTRL_X0Y22
NET "processing_system7_0_FCLK_CLK0" TNM_NET = "TN_processing_system7_0_FCLK_CLK0" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK0" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK0" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   8000 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     32 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1741 |processing_system7_0_FCLK_CLK0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |    919 |processing_system7_0_FCLK_CLK1
      7 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    538 |   2443 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    684 |   5214 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  25600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    346 |   1172 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1787 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    172 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    476 |   1797 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    838 |   4953 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |axi_i2s_adi_0_MCLK_pin_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     19 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |   1312 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |    201 |processing_system7_0_FCLK_CLK1
      4 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     46 |   1085 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    177 |   2624 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |   2884 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    387 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    288 |    881 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    414 |   4152 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      1 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    238 |   2173 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     30 |     90 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     32 |    225 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |    300 |   2515 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    545 |   4766 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     73 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    553 |   4839 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:bb65147f) REAL time: 2 mins 21 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:bb65147f) REAL time: 2 mins 21 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:bb65147f) REAL time: 2 mins 21 secs 

Phase 8.8  Global Placement
....................
.....................................................................................................................
..................................................................................................................................................................................
........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:39058630) REAL time: 3 mins 25 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:39058630) REAL time: 3 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:1ab1ada3) REAL time: 3 mins 52 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:1ab1ada3) REAL time: 3 mins 52 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:1ab1ada3) REAL time: 3 mins 53 secs 

Total REAL time to Placer completion: 3 mins 55 secs 
Total CPU  time to Placer completion: 3 mins 35 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   63
Slice Logic Utilization:
  Number of Slice Registers:                24,349 out of 106,400   22%
    Number used as Flip Flops:              24,305
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               44
  Number of Slice LUTs:                     23,169 out of  53,200   43%
    Number used as logic:                   20,443 out of  53,200   38%
      Number using O6 output only:          14,586
      Number using O5 output only:             292
      Number using O5 and O6:                5,565
      Number used as ROM:                        0
    Number used as Memory:                   1,399 out of  17,400    8%
      Number used as Dual Port RAM:            206
        Number using O6 output only:            14
        Number using O5 output only:            21
        Number using O5 and O6:                171
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,193
        Number using O6 output only:         1,175
        Number using O5 output only:             0
        Number using O5 and O6:                 18
    Number used exclusively as route-thrus:  1,327
      Number with same-slice register load:  1,153
      Number with same-slice carry load:       171
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 8,607 out of  13,300   64%
  Number of LUT Flip Flop pairs used:       27,053
    Number with an unused Flip Flop:         7,271 out of  27,053   26%
    Number with an unused LUT:               3,884 out of  27,053   14%
    Number of fully used LUT-FF pairs:      15,898 out of  27,053   58%
    Number of unique control sets:           1,219
    Number of slice register sites lost
      to control set restrictions:           3,787 out of 106,400    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     200   25%
    Number of LOCed IOBs:                       51 out of      51  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             22

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 13 out of     140    9%
    Number using RAMB36E1 only:                 13
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  9 out of     280    3%
    Number using RAMB18E1 only:                  9
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     220    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.04

Peak Memory Usage:  1702 MB
Total REAL time to MAP completion:  4 mins 13 secs 
Total CPU time to MAP completion:   3 mins 53 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DSP48E1s                        3 out of 220     1%
   Number of External IOB33s                51 out of 200    25%
      Number of LOCed IOB33s                51 out of 51    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               130 out of 130   100%

   Number of MMCME2_ADVs                     3 out of 4      75%
   Number of OLOGICE2s                      22 out of 200    11%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       9 out of 280     3%
   Number of RAMB36E1s                      13 out of 140     9%
   Number of Slices                       8607 out of 13300  64%
   Number of Slice Registers             24349 out of 106400 22%
      Number used as Flip Flops          24349
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  23169 out of 53200  43%
   Number of Slice LUT-Flip Flop pairs   26891 out of 53200  50%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 146831 unrouted;      REAL time: 32 secs 

Phase  2  : 124979 unrouted;      REAL time: 37 secs 

Phase  3  : 51868 unrouted;      REAL time: 1 mins 

Phase  4  : 51868 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 37 secs 
Total REAL time to Router completion: 1 mins 37 secs 
Total CPU time to Router completion: 1 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y22| No   | 4034 |  0.440     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y29| No   | 2117 |  0.437     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk |BUFGCTRL_X0Y19| No   |  346 |  0.202     |  1.905      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y21| No   |  586 |  0.339     |  1.978      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y13| No   |    7 |  0.097     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|    IC_I/capture_clk |BUFGCTRL_X0Y16| No   |    2 |  0.000     |  1.795      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|   IC_I/cam_if/clk50 |BUFGCTRL_X0Y10| No   |   32 |  0.193     |  1.859      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0_OV76 |              |      |      |            |             |
|70_PCLK_pin_IBUFG_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y17| No   |   21 |  0.083     |  1.758      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     |BUFGCTRL_X0Y20| No   |    1 |  0.000     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y18| No   |    2 |  0.174     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|tance_name/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y7| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|   tance_name/clkin1 |         Local|      |    1 |  0.000     |  1.285      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_axi_interconnect_1_async_clock_conv =  | SETUP       |     7.110ns|     2.890ns|       0|           0
  MAXDELAY FROM TIMEGRP "RAMS" TO         T | HOLD        |     0.426ns|            |       0|           0
  IMEGRP "axi_interconnect_1_async_clock_co |             |            |            |        |            
  nv_FFDEST" 10 ns         DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.977ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.814ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     7.393ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     1.875ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.358ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 59 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 41 secs 
Total CPU time to PAR completion: 1 mins 30 secs 

Peak Memory Usage:  1318 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 61
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 3468 paths, 0 nets, and 2798 connections

Design statistics:
   Minimum period:   2.890ns (Maximum frequency: 346.021MHz)
   Maximum path delay from/to any node:   2.890ns


Analysis completed Mon Jun 22 13:54:12 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Jun 22 13:54:28 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp1139.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 60 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jun 22 13:57:23 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 12 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 305 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 305 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 306 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 306 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 12 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 305 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 305 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 306 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 306 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 12 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 305 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 305 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 306 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 306 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
Done!

********************************************************************************
At Local date and time: Mon Jun 22 14:44:25 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19 WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion"(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_interconnect_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing cam_interface_0.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing gray_scale_top_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 12 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0
   .mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 161 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 185 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 193 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 201 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 222 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 246 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 267 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 276 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 297 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 310 - Copying cache
implementation netlist
IPNAME:cam_interface INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 334 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 360 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 367 - Copying cache
implementation netlist
IPNAME:gray_scale_top INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 428 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 246 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 276 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 297 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 428 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 204.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/fpga.flw 
Using Option File(s): 
 /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" ...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_cam_interface_0_wrapper.
ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_vector_logic_0_wrap
per.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_i2s_adi_0_wrapper.ng
c"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ngc"
...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_clkgen_0_wrapper.ngc
"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_hdmi_tx_16b_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_gray_scale_top_0_wrapper
.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_iic_0_wrapper.ngc"..
.
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_i2c_mixer_0_wrapper
.ngc"...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ncf"
to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_???" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_????" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(7)]'
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ncf" to module "axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ncf"
to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ncf"
to module "axi_vdma_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_
   SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t
   o_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_629_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_640_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_629_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_640_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<8>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 343

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  32 sec
Total CPU time to NGDBUILD completion:  1 min  30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 38 secs 
Total CPU  time at the beginning of Placer: 1 mins 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7e5484a9) REAL time: 1 mins 44 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:7e5484a9) REAL time: 1 mins 46 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7e5484a9) REAL time: 1 mins 46 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_interface_0_OV7670_PCLK_pin> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG>
   is placed at site <BUFGCTRL_X0Y17>. The clock IO can use the fast path
   between the IOB and the Clock Buffer if the IOB is placed on a Clock Capable
   IOB site that has dedicated fast path to BUFGCTRL sites in its half of the
   device (TOP or BOTTOM). You may want to analyze why this problem exists and
   correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE
   constraint was applied on COMP.PIN <cam_interface_0_OV7670_PCLK_pin.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ef8ac559) REAL time: 1 mins 54 secs 

..........................
...................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/BUFG_pclk" LOC = "BUFGCTRL_X0Y16" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_fb_buf" LOC = "BUFGCTRL_X0Y20" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkout1_buf" LOC = "BUFGCTRL_X0Y10" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkf_buf" LOC = "BUFGCTRL_X0Y7" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_LRCLK" LOC = "BUFGCTRL_X0Y31" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y17" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_BCLK" LOC = "BUFGCTRL_X0Y8" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf" LOC = "BUFGCTRL_X0Y19" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" LOC = "BUFGCTRL_X0Y22" ;
INST "cam_interface_0_OV7670_PCLK_pin" LOC = "W10" ;
INST "cam_interface_0_clk100_pin" LOC = "Y9" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm" LOC = "MMCME2_ADV_X1Y2" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y0" ;
INST "processing_system7_0/processing_system7_0/PS7_i" LOC = "PS7_X0Y0" ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk driven by BUFGCTRL_X0Y16
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s driven by BUFGCTRL_X0Y20
NET "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" TNM_NET = "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
TIMEGRP "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" AREA_GROUP = "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
AREA_GROUP "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_MCLK_pin_OBUF driven by BUFGCTRL_X0Y13
NET "axi_i2s_adi_0_MCLK_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_MCLK_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_MCLK_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50 driven by BUFGCTRL_X0Y10
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf driven by BUFGCTRL_X0Y7
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_BCLK_O_pin_OBUF driven by BUFGCTRL_X0Y31
NET "axi_i2s_adi_0_BCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK3 driven by BUFGCTRL_X0Y29
NET "processing_system7_0_FCLK_CLK3" TNM_NET = "TN_processing_system7_0_FCLK_CLK3" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK3" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK3" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG driven by BUFGCTRL_X0Y17
NET "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" TNM_NET = "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
TIMEGRP "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" AREA_GROUP = "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_LRCLK_O_pin_OBUF driven by BUFGCTRL_X0Y8
NET "axi_i2s_adi_0_LRCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# processing_system7_0_FCLK_CLK1 driven by BUFGCTRL_X0Y21
NET "processing_system7_0_FCLK_CLK1" TNM_NET = "TN_processing_system7_0_FCLK_CLK1" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK1" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK1" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_hdmi_tx_16b_0_hdmi_ref_clk driven by BUFGCTRL_X0Y19
NET "axi_hdmi_tx_16b_0_hdmi_ref_clk" TNM_NET = "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
TIMEGRP "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" AREA_GROUP = "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
AREA_GROUP "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK2 driven by BUFGCTRL_X0Y18
NET "processing_system7_0_FCLK_CLK2" TNM_NET = "TN_processing_system7_0_FCLK_CLK2" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK2" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK2" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK0 driven by BUFGCTRL_X0Y22
NET "processing_system7_0_FCLK_CLK0" TNM_NET = "TN_processing_system7_0_FCLK_CLK0" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK0" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK0" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   8000 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |     69 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2731 |processing_system7_0_FCLK_CLK0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    511 |processing_system7_0_FCLK_CLK1
      7 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    578 |   2351 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    676 |   5741 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  25600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    272 |   1135 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1177 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    426 |   1638 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    698 |   4031 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |axi_i2s_adi_0_MCLK_pin_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1128 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    206 |    644 |processing_system7_0_FCLK_CLK1
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |   1705 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    310 |   3495 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     35 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    162 |   3301 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    432 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    266 |    706 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    447 |   4474 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      1 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    285 |   2104 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     38 |    118 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     14 |     86 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |    337 |   2308 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    498 |   4224 |processing_system7_0_FCLK_CLK0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    498 |   4224 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:ef8ac559) REAL time: 2 mins 10 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:ef8ac559) REAL time: 2 mins 11 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:ef8ac559) REAL time: 2 mins 11 secs 

Phase 8.8  Global Placement
........................
.............................................................................................................................................................................
.................................................................................................................................
.....................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:8a501e6f) REAL time: 3 mins 13 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8a501e6f) REAL time: 3 mins 13 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:7dbb9c9a) REAL time: 3 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:7dbb9c9a) REAL time: 3 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:7dbb9c9a) REAL time: 3 mins 40 secs 

Total REAL time to Placer completion: 3 mins 41 secs 
Total CPU  time to Placer completion: 3 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   63
Slice Logic Utilization:
  Number of Slice Registers:                24,353 out of 106,400   22%
    Number used as Flip Flops:              24,309
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               44
  Number of Slice LUTs:                     22,786 out of  53,200   42%
    Number used as logic:                   20,443 out of  53,200   38%
      Number using O6 output only:          14,588
      Number using O5 output only:             289
      Number using O5 and O6:                5,566
      Number used as ROM:                        0
    Number used as Memory:                   1,399 out of  17,400    8%
      Number used as Dual Port RAM:            206
        Number using O6 output only:            14
        Number using O5 output only:            21
        Number using O5 and O6:                171
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,193
        Number using O6 output only:         1,175
        Number using O5 output only:             0
        Number using O5 and O6:                 18
    Number used exclusively as route-thrus:    944
      Number with same-slice register load:    762
      Number with same-slice carry load:       180
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 9,041 out of  13,300   67%
  Number of LUT Flip Flop pairs used:       27,735
    Number with an unused Flip Flop:         7,451 out of  27,735   26%
    Number with an unused LUT:               4,949 out of  27,735   17%
    Number of fully used LUT-FF pairs:      15,335 out of  27,735   55%
    Number of unique control sets:           1,219
    Number of slice register sites lost
      to control set restrictions:           3,791 out of 106,400    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     200   25%
    Number of LOCed IOBs:                       51 out of      51  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             22

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 13 out of     140    9%
    Number using RAMB36E1 only:                 13
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  9 out of     280    3%
    Number using RAMB18E1 only:                  9
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     220    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.04

Peak Memory Usage:  1709 MB
Total REAL time to MAP completion:  3 mins 59 secs 
Total CPU time to MAP completion:   3 mins 46 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DSP48E1s                        3 out of 220     1%
   Number of External IOB33s                51 out of 200    25%
      Number of LOCed IOB33s                51 out of 51    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               130 out of 130   100%

   Number of MMCME2_ADVs                     3 out of 4      75%
   Number of OLOGICE2s                      22 out of 200    11%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       9 out of 280     3%
   Number of RAMB36E1s                      13 out of 140     9%
   Number of Slices                       9041 out of 13300  67%
   Number of Slice Registers             24353 out of 106400 22%
      Number used as Flip Flops          24353
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  22786 out of 53200  42%
   Number of Slice LUT-Flip Flop pairs   27502 out of 53200  51%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 147281 unrouted;      REAL time: 32 secs 

Phase  2  : 125304 unrouted;      REAL time: 38 secs 

Phase  3  : 50285 unrouted;      REAL time: 1 mins 2 secs 

Phase  4  : 50285 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 37 secs 
Total REAL time to Router completion: 1 mins 37 secs 
Total CPU time to Router completion: 1 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y22| No   | 4140 |  0.440     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y29| No   | 2196 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y21| No   |  589 |  0.232     |  1.946      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk |BUFGCTRL_X0Y19| No   |  363 |  0.245     |  1.940      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y13| No   |    7 |  0.176     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|    IC_I/capture_clk |BUFGCTRL_X0Y16| No   |    2 |  0.000     |  1.792      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|   IC_I/cam_if/clk50 |BUFGCTRL_X0Y10| No   |   32 |  0.277     |  2.061      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0_OV76 |              |      |      |            |             |
|70_PCLK_pin_IBUFG_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y17| No   |   20 |  0.071     |  1.757      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     |BUFGCTRL_X0Y20| No   |    1 |  0.000     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y18| No   |    2 |  0.174     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|tance_name/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y7| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|   tance_name/clkin1 |         Local|      |    1 |  0.000     |  1.285      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_axi_interconnect_1_async_clock_conv =  | SETUP       |     7.153ns|     2.847ns|       0|           0
  MAXDELAY FROM TIMEGRP "RAMS" TO         T | HOLD        |     0.453ns|            |       0|           0
  IMEGRP "axi_interconnect_1_async_clock_co |             |            |            |        |            
  nv_FFDEST" 10 ns         DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     5.700ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.745ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.106ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.010ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.096ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 59 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 40 secs 
Total CPU time to PAR completion: 1 mins 30 secs 

Peak Memory Usage:  1322 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 61
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 3474 paths, 0 nets, and 2834 connections

Design statistics:
   Minimum period:   2.847ns (Maximum frequency: 351.247MHz)
   Maximum path delay from/to any node:   2.847ns


Analysis completed Mon Jun 22 14:57:00 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Jun 22 14:57:14 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp1148.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 60 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Assigned Driver generic 1.00.a for instance sobel_filter_top_0
sobel_filter_top_0 has been added to the project
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PARAMETER: C_S_AXI_CONTROL_BUS_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PARAMETER: C_S_AXI_CONTROL_BUS_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral sobel_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral sobel_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
Assigned Driver axivdma 4.06.a for instance axi_vdma_2
axi_vdma_2 has been added to the project
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_vdma_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral axi_vdma_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 448 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 493 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 493 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000) - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 493 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 451 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 451 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Running DRCs...

Overriding IP level properties ...
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 451 

Computing clock values...
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:3830 - CLK aclk on INSTANCE sobel_filter_top_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 451 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 15 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 451 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Jun 22 15:30:43 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by
   PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 452 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by
   PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 452 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c20000-0x67c2ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by
   PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 452 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_interconnect_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing cam_interface_0.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing gray_scale_top_0.jpg.....
Rasterizing sobel_filter_top_0.jpg.....
Rasterizing axi_vdma_2.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4107 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - base
   address C_S_AXI_CONTROL_BUS_BASEADDR (0xffffffff) is greater than high
   address C_S_AXI_CONTROL_BUS_HIGHADDR (0x00000000) -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 443 
WARNING:EDK:4107 - IPNAME: axi_vdma, INSTANCE: axi_vdma_2 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 494 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 15 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by
   PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 440 
WARNING:EDK:3967 - axi_vdma (axi_vdma_2) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 452 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools
   are updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c20000-0x67c2ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0
   .mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven
   to VCC -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 161 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 193 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 201 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 222 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 246 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 267 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 276 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 297 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 310 - Copying cache
implementation netlist
IPNAME:cam_interface INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 334 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 367 - Copying cache
implementation netlist
IPNAME:gray_scale_top INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 428 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 246 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 276 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 297 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_3 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 360 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 428 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sobel_filter_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 440 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 452 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 185 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/axi_interconnect_1_wrapper/syst
em_axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_3_wrapper INSTANCE:axi_interconnect_3 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 360 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_3_wrapper.ngc ../system_axi_interconnect_3_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/axi_interconnect_3_wrapper/syst
em_axi_interconnect_3_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_3_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_vdma_2_wrapper INSTANCE:axi_vdma_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 452 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_vdma_2_wrapper.ngc
../system_axi_vdma_2_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/axi_vdma_2_wrapper/system_axi_v
dma_2_wrapper.ngc" ...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_vdma_2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_vdma_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_vdma_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1196.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/fpga.flw 
Using Option File(s): 
 /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" ...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_cam_interface_0_wrapper.
ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_vector_logic_0_wrap
per.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_i2s_adi_0_wrapper.ng
c"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ngc"
...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_clkgen_0_wrapper.ngc
"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_hdmi_tx_16b_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_gray_scale_top_0_wrapper
.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_sobel_filter_top_0_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_2_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_iic_0_wrapper.ngc"..
.
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_i2c_mixer_0_wrapper
.ngc"...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ncf"
to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_???" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_????" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(7)]'
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ncf" to module "axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ncf"
to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ncf"
to module "axi_vdma_1"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_2_wrapper.ncf"
to module "axi_vdma_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_623_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_623_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I\/Mmux_GENERATE_PULSE_S_P_
   CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_
   S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_
   S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_623_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_623_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_634_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_634_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_623_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_623_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_634_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_634_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_634_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_634_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_634_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_634_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_
   663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_629_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_640_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_629_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_640_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[9].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[9].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<9>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 441

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  2 sec
Total CPU time to NGDBUILD completion:  2 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 47 secs 
Total CPU  time at the beginning of Placer: 1 mins 35 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7d671340) REAL time: 1 mins 54 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:7d671340) REAL time: 1 mins 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7d671340) REAL time: 1 mins 57 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_interface_0_OV7670_PCLK_pin> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG>
   is placed at site <BUFGCTRL_X0Y17>. The clock IO can use the fast path
   between the IOB and the Clock Buffer if the IOB is placed on a Clock Capable
   IOB site that has dedicated fast path to BUFGCTRL sites in its half of the
   device (TOP or BOTTOM). You may want to analyze why this problem exists and
   correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE
   constraint was applied on COMP.PIN <cam_interface_0_OV7670_PCLK_pin.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c63aa42e) REAL time: 2 mins 5 secs 

...............................
..............................................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/BUFG_pclk" LOC = "BUFGCTRL_X0Y16" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_fb_buf" LOC = "BUFGCTRL_X0Y20" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkout1_buf" LOC = "BUFGCTRL_X0Y10" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkf_buf" LOC = "BUFGCTRL_X0Y7" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_LRCLK" LOC = "BUFGCTRL_X0Y31" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y17" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_BCLK" LOC = "BUFGCTRL_X0Y8" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf" LOC = "BUFGCTRL_X0Y19" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" LOC = "BUFGCTRL_X0Y22" ;
INST "cam_interface_0_OV7670_PCLK_pin" LOC = "W10" ;
INST "cam_interface_0_clk100_pin" LOC = "Y9" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm" LOC = "MMCME2_ADV_X1Y2" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y0" ;
INST "processing_system7_0/processing_system7_0/PS7_i" LOC = "PS7_X0Y0" ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk driven by BUFGCTRL_X0Y16
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s driven by BUFGCTRL_X0Y20
NET "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" TNM_NET = "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
TIMEGRP "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" AREA_GROUP = "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
AREA_GROUP "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_MCLK_pin_OBUF driven by BUFGCTRL_X0Y13
NET "axi_i2s_adi_0_MCLK_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_MCLK_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_MCLK_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50 driven by BUFGCTRL_X0Y10
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf driven by BUFGCTRL_X0Y7
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_BCLK_O_pin_OBUF driven by BUFGCTRL_X0Y31
NET "axi_i2s_adi_0_BCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK3 driven by BUFGCTRL_X0Y29
NET "processing_system7_0_FCLK_CLK3" TNM_NET = "TN_processing_system7_0_FCLK_CLK3" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK3" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK3" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG driven by BUFGCTRL_X0Y17
NET "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" TNM_NET = "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
TIMEGRP "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" AREA_GROUP = "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_LRCLK_O_pin_OBUF driven by BUFGCTRL_X0Y8
NET "axi_i2s_adi_0_LRCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# processing_system7_0_FCLK_CLK1 driven by BUFGCTRL_X0Y21
NET "processing_system7_0_FCLK_CLK1" TNM_NET = "TN_processing_system7_0_FCLK_CLK1" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK1" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK1" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_hdmi_tx_16b_0_hdmi_ref_clk driven by BUFGCTRL_X0Y19
NET "axi_hdmi_tx_16b_0_hdmi_ref_clk" TNM_NET = "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
TIMEGRP "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" AREA_GROUP = "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
AREA_GROUP "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK2 driven by BUFGCTRL_X0Y18
NET "processing_system7_0_FCLK_CLK2" TNM_NET = "TN_processing_system7_0_FCLK_CLK2" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK2" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK2" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK0 driven by BUFGCTRL_X0Y22
NET "processing_system7_0_FCLK_CLK0" TNM_NET = "TN_processing_system7_0_FCLK_CLK0" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK0" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK0" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   8000 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1686 |processing_system7_0_FCLK_CLK0
     18 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |   1022 |   4541 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |   1022 |   6228 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  25600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    342 |    923 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    103 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |   1251 |processing_system7_0_FCLK_CLK0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    798 |   4556 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1144 |   6833 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |axi_i2s_adi_0_MCLK_pin_OBUF
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     46 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    183 |   1678 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     48 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    204 |   1134 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    408 |   2913 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    281 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    272 |   2679 |processing_system7_0_FCLK_CLK0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |   1438 |processing_system7_0_FCLK_CLK1
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    468 |   1224 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    844 |   5622 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      1 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    364 |   2780 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     40 |    125 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      7 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |    404 |   2912 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    242 |   4977 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    158 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      1 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    368 |   5136 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:c63aa42e) REAL time: 2 mins 28 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c63aa42e) REAL time: 2 mins 28 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c63aa42e) REAL time: 2 mins 28 secs 

Phase 8.8  Global Placement
........................
............................................................................................................
............................................................................................................................................................................................
.....................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:cdc821be) REAL time: 3 mins 39 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:cdc821be) REAL time: 3 mins 39 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:30eccbd7) REAL time: 4 mins 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:30eccbd7) REAL time: 4 mins 29 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:30eccbd7) REAL time: 4 mins 30 secs 

Total REAL time to Placer completion: 4 mins 32 secs 
Total CPU  time to Placer completion: 4 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  115
Slice Logic Utilization:
  Number of Slice Registers:                29,737 out of 106,400   27%
    Number used as Flip Flops:              29,692
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               45
  Number of Slice LUTs:                     27,925 out of  53,200   52%
    Number used as logic:                   23,912 out of  53,200   44%
      Number using O6 output only:          16,706
      Number using O5 output only:             426
      Number using O5 and O6:                6,780
      Number used as ROM:                        0
    Number used as Memory:                   1,940 out of  17,400   11%
      Number used as Dual Port RAM:            374
        Number using O6 output only:            22
        Number using O5 output only:            34
        Number using O5 and O6:                318
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,566
        Number using O6 output only:         1,540
        Number using O5 output only:             0
        Number using O5 and O6:                 26
    Number used exclusively as route-thrus:  2,073
      Number with same-slice register load:  1,888
      Number with same-slice carry load:       183
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 9,646 out of  13,300   72%
  Number of LUT Flip Flop pairs used:       31,727
    Number with an unused Flip Flop:         8,142 out of  31,727   25%
    Number with an unused LUT:               3,802 out of  31,727   11%
    Number of fully used LUT-FF pairs:      19,783 out of  31,727   62%
    Number of unique control sets:           1,545
    Number of slice register sites lost
      to control set restrictions:           5,200 out of 106,400    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     200   25%
    Number of LOCed IOBs:                       51 out of      51  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             22

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 19 out of     140   13%
    Number using RAMB36E1 only:                 19
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 15 out of     280    5%
    Number using RAMB18E1 only:                 15
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            5 out of     220    2%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.94

Peak Memory Usage:  1805 MB
Total REAL time to MAP completion:  4 mins 54 secs 
Total CPU time to MAP completion:   4 mins 42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DSP48E1s                        5 out of 220     2%
   Number of External IOB33s                51 out of 200    25%
      Number of LOCed IOB33s                51 out of 51    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               130 out of 130   100%

   Number of MMCME2_ADVs                     3 out of 4      75%
   Number of OLOGICE2s                      22 out of 200    11%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                      15 out of 280     5%
   Number of RAMB36E1s                      19 out of 140    13%
   Number of Slices                       9646 out of 13300  72%
   Number of Slice Registers             29737 out of 106400 27%
      Number used as Flip Flops          29737
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  27925 out of 53200  52%
   Number of Slice LUT-Flip Flop pairs   31484 out of 53200  59%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_vdma_2/axi_vdma_2/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 174275 unrouted;      REAL time: 34 secs 

Phase  2  : 146819 unrouted;      REAL time: 40 secs 

Phase  3  : 60031 unrouted;      REAL time: 1 mins 6 secs 

Phase  4  : 60031 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 44 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 44 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 44 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 44 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 45 secs 
Total REAL time to Router completion: 1 mins 45 secs 
Total CPU time to Router completion: 1 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y22| No   | 3847 |  0.440     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y29| No   | 3594 |  0.448     |  2.067      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk |BUFGCTRL_X0Y19| No   |  341 |  0.200     |  1.905      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y21| No   |  527 |  0.356     |  1.978      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0_OV76 |              |      |      |            |             |
|70_PCLK_pin_IBUFG_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y17| No   |   21 |  0.163     |  1.838      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y13| No   |    7 |  0.186     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|   IC_I/cam_if/clk50 |BUFGCTRL_X0Y10| No   |   32 |  0.194     |  1.859      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|    IC_I/capture_clk |BUFGCTRL_X0Y16| No   |    2 |  0.000     |  1.799      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     |BUFGCTRL_X0Y20| No   |    1 |  0.000     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y18| No   |    2 |  0.174     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|tance_name/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y7| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|   tance_name/clkin1 |         Local|      |    1 |  0.000     |  1.285      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_axi_interconnect_1_async_clock_conv =  | SETUP       |     6.776ns|     3.224ns|       0|           0
  MAXDELAY FROM TIMEGRP "RAMS" TO         T | HOLD        |     0.427ns|            |       0|           0
  IMEGRP "axi_interconnect_1_async_clock_co |             |            |            |        |            
  nv_FFDEST" 10 ns         DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_2_cdc_tig_v_path" TIG   | MAXDELAY    |         N/A|     3.201ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_2_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.408ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.506ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.150ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.488ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.114ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.120ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.166ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 111 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 50 secs 
Total CPU time to PAR completion: 1 mins 40 secs 

Peak Memory Usage:  1380 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 113
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 3737 paths, 0 nets, and 3095 connections

Design statistics:
   Minimum period:   3.224ns (Maximum frequency: 310.174MHz)
   Maximum path delay from/to any node:   3.224ns


Analysis completed Mon Jun 22 16:01:35 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Jun 22 16:01:51 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_2/axi_vdma_2/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp3027.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 112 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Generated Addresses Successfully
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

********************************************************************************
At Local date and time: Mon Jun 22 16:16:00 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19 WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion"(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19 WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion"(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_interconnect_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing cam_interface_0.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing gray_scale_top_0.jpg.....
Rasterizing sobel_filter_top_0.jpg.....
Rasterizing axi_vdma_2.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 15 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools
   are updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_2	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0
   .mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven
   to VCC -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 56 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 161 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 193 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 201 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 222 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 246 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 267 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 276 - Copying cache
implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 297 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 310 - Copying cache
implementation netlist
IPNAME:cam_interface INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 334 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 360 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 367 - Copying cache
implementation netlist
IPNAME:gray_scale_top INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 428 - Copying cache
implementation netlist
IPNAME:sobel_filter_top INSTANCE:sobel_filter_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 440 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 452 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 246 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 276 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 297 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cam_interface_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:gray_scale_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 428 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sobel_filter_top_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 440 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 185 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/axi_interconnect_1_wrapper/syst
em_axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs line 257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 320.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/fpga.flw 
Using Option File(s): 
 /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system.ngc" ...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_cam_interface_0_wrapper.
ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_vector_logic_0_wrap
per.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_i2s_adi_0_wrapper.ng
c"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ngc"
...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_clkgen_0_wrapper.ngc
"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_hdmi_tx_16b_0_wrappe
r.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_gray_scale_top_0_wrapper
.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_sobel_filter_top_0_wrapp
er.ngc"...
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_2_wrapper.ngc".
..
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_iic_0_wrapper.ngc"..
.
Loading design module
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_util_i2c_mixer_0_wrapper
.ngc"...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_dma_i2s_wrapper.ncf"
to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_1_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_???" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_1/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_????" TNM = "axi_interconnect_1_async_clock_conv_FFDEST";>
   [/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir
   /dualCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_1
   _wrapper.ncf(7)]'
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_2_wrapp
er.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_3_wrapp
er.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_interconnect_0_wrapp
er.ncf" to module "axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_0_wrapper.ncf"
to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_1_wrapper.ncf"
to module "axi_vdma_1"...
Checking Constraint Associations...
Applying constraints in
"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/du
alCore_SOGRER/videoProcessing_prj/implementation/system_axi_vdma_2_wrapper.ncf"
to module "axi_vdma_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_623_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_623_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I\/Mmux_GENERATE_PULSE_S_P_
   CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.TUSER_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_
   S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_
   S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_623_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_623_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_634_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_634_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_623_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_623_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_634_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_634_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_634_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_634_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_634_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_634_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSY
   NC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_
   MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_2/axi_vdma_2\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_2...>: No instances of type FFS were
   found under block
   "axi_vdma_2/axi_vdma_2/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_640_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_640_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_670_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_669_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_670_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_669_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_670_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_670_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_669_o...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_669_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_665_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_665_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_1...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_629_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_629_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_640_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_640_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_629_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_629_o_MUX_716_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_1/axi_vdma_1\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_640_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_1/axi_vdma_1/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_640_o_MUX_719_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.s_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GE
   NERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_618_o_MUX_710_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_
   LEVEL_P_S_CDC.p_level_in_d1_cdc_from_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_618_o_MUX_709_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.s_level_in_d1_cdc_from_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I\/Mmux_GENERATE
   _LEVEL_S_P_CDC.p_level_out_d1_cdc_to_G...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.s_level_in_d1_cdc_from_GND_629_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_
   P_CDC.p_level_out_d1_cdc_to_GND_629_o_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_629_o_MUX_712_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GE
   NERATE_LEVEL_S_P_CDC.p_level_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_629_o_MUX_713_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF\/Mm
   ux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cd...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I\/Mmux_GENERAT
   E_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_148_o_MUX_596_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_148_o_MUX_595_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_148_o_MUX_596_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_148_o_MUX_596_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_148_o_MUX_595_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_148_o_MUX_595_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_132_o_MUX_591_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_132_o_MUX_591_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[8].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[9].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/mi_converter_b
   ank\/gen_conv_slot[9].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_2_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_1_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_ruser<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'axi_interconnect_1/axi_interconnect_1/mf_mc_buser<9>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 441

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  2 sec
Total CPU time to NGDBUILD completion:  2 min  1 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 48 secs 
Total CPU  time at the beginning of Placer: 1 mins 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bc4d800e) REAL time: 1 mins 56 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:bc4d800e) REAL time: 1 mins 58 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bc4d800e) REAL time: 1 mins 58 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_interface_0_OV7670_PCLK_pin> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG>
   is placed at site <BUFGCTRL_X0Y17>. The clock IO can use the fast path
   between the IOB and the Clock Buffer if the IOB is placed on a Clock Capable
   IOB site that has dedicated fast path to BUFGCTRL sites in its half of the
   device (TOP or BOTTOM). You may want to analyze why this problem exists and
   correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE
   constraint was applied on COMP.PIN <cam_interface_0_OV7670_PCLK_pin.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:939ecae3) REAL time: 2 mins 7 secs 

............................
..................................................................................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/BUFG_pclk" LOC = "BUFGCTRL_X0Y16" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_fb_buf" LOC = "BUFGCTRL_X0Y20" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkout1_buf" LOC = "BUFGCTRL_X0Y10" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkf_buf" LOC = "BUFGCTRL_X0Y7" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_LRCLK" LOC = "BUFGCTRL_X0Y31" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y17" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_BCLK" LOC = "BUFGCTRL_X0Y8" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf" LOC = "BUFGCTRL_X0Y19" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" LOC = "BUFGCTRL_X0Y22" ;
INST "cam_interface_0_OV7670_PCLK_pin" LOC = "W10" ;
INST "cam_interface_0_clk100_pin" LOC = "Y9" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm" LOC = "MMCME2_ADV_X1Y2" ;
INST "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y0" ;
INST "processing_system7_0/processing_system7_0/PS7_i" LOC = "PS7_X0Y0" ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk driven by BUFGCTRL_X0Y16
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s driven by BUFGCTRL_X0Y20
NET "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" TNM_NET = "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
TIMEGRP "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" AREA_GROUP = "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
AREA_GROUP "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_MCLK_pin_OBUF driven by BUFGCTRL_X0Y13
NET "axi_i2s_adi_0_MCLK_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_MCLK_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_MCLK_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50 driven by BUFGCTRL_X0Y10
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf driven by BUFGCTRL_X0Y7
NET "cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" TNM_NET = "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
TIMEGRP "TN_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" AREA_GROUP = "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
AREA_GROUP "CLKAG_cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_BCLK_O_pin_OBUF driven by BUFGCTRL_X0Y31
NET "axi_i2s_adi_0_BCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK3 driven by BUFGCTRL_X0Y29
NET "processing_system7_0_FCLK_CLK3" TNM_NET = "TN_processing_system7_0_FCLK_CLK3" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK3" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK3" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG driven by BUFGCTRL_X0Y17
NET "cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" TNM_NET = "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
TIMEGRP "TN_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" AREA_GROUP = "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_LRCLK_O_pin_OBUF driven by BUFGCTRL_X0Y8
NET "axi_i2s_adi_0_LRCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# processing_system7_0_FCLK_CLK1 driven by BUFGCTRL_X0Y21
NET "processing_system7_0_FCLK_CLK1" TNM_NET = "TN_processing_system7_0_FCLK_CLK1" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK1" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK1" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_hdmi_tx_16b_0_hdmi_ref_clk driven by BUFGCTRL_X0Y19
NET "axi_hdmi_tx_16b_0_hdmi_ref_clk" TNM_NET = "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
TIMEGRP "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" AREA_GROUP = "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
AREA_GROUP "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK2 driven by BUFGCTRL_X0Y18
NET "processing_system7_0_FCLK_CLK2" TNM_NET = "TN_processing_system7_0_FCLK_CLK2" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK2" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK2" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK0 driven by BUFGCTRL_X0Y22
NET "processing_system7_0_FCLK_CLK0" TNM_NET = "TN_processing_system7_0_FCLK_CLK0" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK0" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK0" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   8000 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |cam_interface_0/cam_interface_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |    696 |processing_system7_0_FCLK_CLK0
     11 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |   1162 |   5017 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |   1204 |   5820 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  25600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    346 |   1127 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |   1211 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     61 |processing_system7_0_FCLK_CLK1
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    996 |   4906 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1354 |   7305 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     31 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |axi_i2s_adi_0_MCLK_pin_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     23 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    154 |   1218 |processing_system7_0_FCLK_CLK0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    535 |processing_system7_0_FCLK_CLK1
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |   1262 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    279 |   3076 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     46 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cam_interface_0/cam_interface_0/USER_LOGIC_I/capture_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |cam_interface_0_OV7670_PCLK_pin_IBUFG_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |   3148 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    208 |   1122 |processing_system7_0_FCLK_CLK1
      1 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    348 |   1370 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    654 |   5706 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      1 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    276 |   3464 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     20 |     59 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |    296 |   3523 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    489 |   5494 |processing_system7_0_FCLK_CLK0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    489 |   5502 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:939ecae3) REAL time: 2 mins 35 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:939ecae3) REAL time: 2 mins 36 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:939ecae3) REAL time: 2 mins 36 secs 

Phase 8.8  Global Placement
......................
..................................................................................................................................................
.......................................................................................................
.....................................................................................................................................
Phase 8.8  Global Placement (Checksum:8c497cb1) REAL time: 3 mins 43 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8c497cb1) REAL time: 3 mins 44 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:33096804) REAL time: 4 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:33096804) REAL time: 4 mins 17 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:33096804) REAL time: 4 mins 18 secs 

Total REAL time to Placer completion: 4 mins 20 secs 
Total CPU  time to Placer completion: 4 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  115
Slice Logic Utilization:
  Number of Slice Registers:                30,996 out of 106,400   29%
    Number used as Flip Flops:              30,950
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               46
  Number of Slice LUTs:                     28,061 out of  53,200   52%
    Number used as logic:                   24,586 out of  53,200   46%
      Number using O6 output only:          17,229
      Number using O5 output only:             427
      Number using O5 and O6:                6,930
      Number used as ROM:                        0
    Number used as Memory:                   1,983 out of  17,400   11%
      Number used as Dual Port RAM:            374
        Number using O6 output only:            22
        Number using O5 output only:            34
        Number using O5 and O6:                318
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,609
        Number using O6 output only:         1,583
        Number using O5 output only:             0
        Number using O5 and O6:                 26
    Number used exclusively as route-thrus:  1,492
      Number with same-slice register load:  1,292
      Number with same-slice carry load:       198
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                10,727 out of  13,300   80%
  Number of LUT Flip Flop pairs used:       34,001
    Number with an unused Flip Flop:         8,281 out of  34,001   24%
    Number with an unused LUT:               5,940 out of  34,001   17%
    Number of fully used LUT-FF pairs:      19,780 out of  34,001   58%
    Number of unique control sets:           1,586
    Number of slice register sites lost
      to control set restrictions:           5,283 out of 106,400    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     200   25%
    Number of LOCed IOBs:                       51 out of      51  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             22

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 19 out of     140   13%
    Number using RAMB36E1 only:                 19
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 15 out of     280    5%
    Number using RAMB18E1 only:                 15
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            5 out of     220    2%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.94

Peak Memory Usage:  1821 MB
Total REAL time to MAP completion:  4 mins 42 secs 
Total CPU time to MAP completion:   4 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DSP48E1s                        5 out of 220     2%
   Number of External IOB33s                51 out of 200    25%
      Number of LOCed IOB33s                51 out of 51    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               130 out of 130   100%

   Number of MMCME2_ADVs                     3 out of 4      75%
   Number of OLOGICE2s                      22 out of 200    11%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                      15 out of 280     5%
   Number of RAMB36E1s                      19 out of 140    13%
   Number of Slices                      10727 out of 13300  80%
   Number of Slice Registers             30996 out of 106400 29%
      Number used as Flip Flops          30996
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  28061 out of 53200  52%
   Number of Slice LUT-Flip Flop pairs   33765 out of 53200  63%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_vdma_2/axi_vdma_2/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axi
   lite_conv_inst/s_axid<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_gen
   erator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi
   _full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 181353 unrouted;      REAL time: 35 secs 

Phase  2  : 152815 unrouted;      REAL time: 42 secs 

Phase  3  : 60200 unrouted;      REAL time: 1 mins 10 secs 

Phase  4  : 60200 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Total REAL time to Router completion: 1 mins 50 secs 
Total CPU time to Router completion: 1 mins 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y22| No   | 4283 |  0.440     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y21| No   |  588 |  0.270     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y29| No   | 4021 |  0.436     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_16b_0_hd |              |      |      |            |             |
|          mi_ref_clk |BUFGCTRL_X0Y19| No   |  356 |  0.265     |  1.905      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|   IC_I/cam_if/clk50 |BUFGCTRL_X0Y10| No   |   32 |  0.151     |  1.859      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y13| No   |    7 |  0.206     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0_OV76 |              |      |      |            |             |
|70_PCLK_pin_IBUFG_BU |              |      |      |            |             |
|                  FG |BUFGCTRL_X0Y17| No   |   19 |  0.047     |  1.699      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|    IC_I/capture_clk |BUFGCTRL_X0Y16| No   |    2 |  0.000     |  1.694      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     |BUFGCTRL_X0Y20| No   |    1 |  0.000     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y18| No   |    2 |  0.174     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|tance_name/clkfbout_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y7| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|cam_interface_0/cam_ |              |      |      |            |             |
|interface_0/USER_LOG |              |      |      |            |             |
|IC_I/cam_if/your_ins |              |      |      |            |             |
|   tance_name/clkin1 |         Local|      |    1 |  0.000     |  1.285      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_axi_interconnect_1_async_clock_conv =  | SETUP       |     6.925ns|     3.075ns|       0|           0
  MAXDELAY FROM TIMEGRP "RAMS" TO         T | HOLD        |     0.425ns|            |       0|           0
  IMEGRP "axi_interconnect_1_async_clock_co |             |            |            |        |            
  nv_FFDEST" 10 ns         DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_2_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.311ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_2_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     1.901ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.595ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_1_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.452ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     6.660ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     1.723ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.120ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.097ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.360ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 111 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 54 secs 
Total CPU time to PAR completion: 1 mins 44 secs 

Peak Memory Usage:  1397 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 113
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 5693 paths, 0 nets, and 4683 connections

Design statistics:
   Minimum period:   3.075ns (Maximum frequency: 325.203MHz)
   Maximum path delay from/to any node:   3.075ns


Analysis completed Mon Jun 22 16:32:10 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/:/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Jun 22 16:32:26 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_1/axi_vdma_1/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DP
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[3].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrit
   e_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_2/axi_vdma_2/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<1>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s
   _axid<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[8].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[9].clo
   ck_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[2].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].dat
   a_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread
   _ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_2/axi_vdma_2/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_S
   OF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_g
   enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WI
   DE_PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp3190.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 112 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.gui
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
Assigned Driver generic 1.00.a for instance image_filter_top_0
image_filter_top_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0, PARAMETER: C_S_AXI_CONTROL_BUS_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0, PARAMETER: C_S_AXI_CONTROL_BUS_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver axivdma 4.06.a for instance axi_vdma_3
axi_vdma_3 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_vdma_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral image_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_3, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:3967 - image_filter_top (image_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 510 
WARNING:EDK:3967 - axi_vdma (axi_vdma_3) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 517 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
Generated Addresses Successfully
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 

********************************************************************************
At Local date and time: Mon Jun 22 16:58:59 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7c800000-0x7c80ffff)
image_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7c800000-0x7c80ffff)
image_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_interconnect_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing cam_interface_0.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_1.jpg.....
Rasterizing gray_scale_top_0.jpg.....
Rasterizing sobel_filter_top_0.jpg.....
Rasterizing axi_vdma_2.jpg.....
Rasterizing image_filter_top_0.jpg.....
Rasterizing axi_vdma_3.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dua
lCore_SOGRER/videoProcessing_prj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 18 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools
   are updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools
   are updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 6 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0
   .mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven
   to VCC -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_3_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/imag
   e_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_3_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/imag
   e_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_3_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/imag
   e_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_s
   cale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobe
   l_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_2_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   image_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/imag
   e_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   image_filter_top_0_OUTPUT_STREAM_TID - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/imag
   e_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   image_filter_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/imag
   e_filter_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...
ERROR:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   PARAMETER C_NUM_F2P_INTR_INPUTS has value 18 which does not fall in the range
   (1:16), specified in MPD

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 16 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 6 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/../cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_3_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_3_M_AXIS_MM2S_TID - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_3_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_introut, CONNECTOR: axi_vdma_0_s2mm_introut - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 182 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: href_posedge, CONNECTOR: cam_interface_0_href_posedge - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/system.mhs line 355 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/sobel_filter_top_v1_01_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_2_M_AXIS_MM2S_TKEEP - floating connection - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM_TID - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/pcores/image_filter_top_v1_04_a/data/image_filter_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Jun 22 19:00:50 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19 WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion"(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01
   _a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7c800000-0x7c80ffff)
image_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_3	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_2	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61600000-0x6160ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x61620000-0x6162ffff)
cam_interface_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x67c00000-0x67c0ffff)
gray_scale_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7c800000-0x7c80ffff)
image_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_2, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_MM2S -  is not
   connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_3, BUS_INTERFACE: M_AXI_S2MM -  is not
   connected to any slave. 
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC
   Serial Data
WARNING:EDK -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/pcores/ps
   7_i2c_v1_00_a/data/ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC
   Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 257 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/system.mhs line 310 
ERROR:EDK:866 - Could not create directory
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/SDK/SDK_Export/hw/docs/ip/
ERROR:EDK:1004 - Datasheet generator failed to setup output directory :
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/
   dualCore_SOGRER/videoProcessing_prj/SDK/SDK_Export/hw/
ERROR:EDK:3321 - Report generation failed.
make: *** [SDK/SDK_Export/hw/system.xml] Error 64
Done!
Writing filter settings....
Done writing filter settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.filters
Done writing Tab View settings to:
	/nfs/TUEIEDAprojects/SystemDesign/work/zynq/uzair-sharif/EDA_Munish/work_dir/dualCore_SOGRER/videoProcessing_prj/etc/system.gui
