#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Nov 18 21:42:12 2017
# Process ID: 25648
# Current directory: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1
# Command line: vivado -log MIPS_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_CPU.tcl
# Log file: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.vds
# Journal file: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25675 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.836 ; gain = 75.988 ; free physical = 1146 ; free virtual = 19803
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:44]
INFO: [Synth 8-3491] module 'PC' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:39' bound to instance 'PC_0' of component 'PC' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:46]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:50]
INFO: [Synth 8-4471] merging register 'en_reg' into 'en_o_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element en_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:46]
INFO: [Synth 8-3491] module 'IF_to_ID' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:38' bound to instance 'IF_to_ID_0' of component 'IF_to_ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'IF_to_ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:47]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'IF_to_ID' (2#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:47]
INFO: [Synth 8-3491] module 'ID' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:42' bound to instance 'ID_0' of component 'ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:224]
INFO: [Synth 8-638] synthesizing module 'ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_1_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_2_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_addr_1_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_addr_2_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'ID' (3#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:66]
INFO: [Synth 8-3491] module 'ID_to_EX' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:38' bound to instance 'ID_to_EX_0' of component 'ID_to_EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:236]
INFO: [Synth 8-638] synthesizing module 'ID_to_EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:55]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ID_to_EX' (4#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:55]
INFO: [Synth 8-637] synthesizing blackbox instance 'EX_0' of component 'EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:245]
WARNING: [Synth 8-5640] Port 'hilo_en_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:116]
WARNING: [Synth 8-5640] Port 'hi_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:116]
WARNING: [Synth 8-5640] Port 'lo_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:116]
WARNING: [Synth 8-5640] Port 'hilo_en_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:116]
WARNING: [Synth 8-5640] Port 'hi_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:116]
WARNING: [Synth 8-5640] Port 'lo_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:116]
INFO: [Synth 8-3491] module 'EX_to_MEM' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:38' bound to instance 'EX_to_MEM_0' of component 'EX_to_MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:252]
INFO: [Synth 8-638] synthesizing module 'EX_to_MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:55]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'EX_to_MEM' (5#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:55]
WARNING: [Synth 8-5640] Port 'hilo_en_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:127]
WARNING: [Synth 8-5640] Port 'hi_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:127]
WARNING: [Synth 8-5640] Port 'lo_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:127]
WARNING: [Synth 8-5640] Port 'hilo_en_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:127]
WARNING: [Synth 8-5640] Port 'hi_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:127]
WARNING: [Synth 8-5640] Port 'lo_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:127]
INFO: [Synth 8-3491] module 'MEM' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:39' bound to instance 'MEM_0' of component 'MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:257]
INFO: [Synth 8-638] synthesizing module 'MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'MEM' (6#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:55]
WARNING: [Synth 8-5640] Port 'hilo_en_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:137]
WARNING: [Synth 8-5640] Port 'hi_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:137]
WARNING: [Synth 8-5640] Port 'lo_i' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:137]
WARNING: [Synth 8-5640] Port 'hilo_en_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:137]
WARNING: [Synth 8-5640] Port 'hi_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:137]
WARNING: [Synth 8-5640] Port 'lo_o' is missing in component declaration [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:137]
INFO: [Synth 8-3491] module 'MEM_to_WB' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:38' bound to instance 'MEM_to_WB_0' of component 'MEM_to_WB' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'MEM_to_WB' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:55]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'MEM_to_WB' (7#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:55]
INFO: [Synth 8-3491] module 'REGISTERS' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:42' bound to instance 'REGISTERS_0' of component 'REGISTERS' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:267]
INFO: [Synth 8-638] synthesizing module 'REGISTERS' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'REGISTERS' (8#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (9#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:44]
WARNING: [Synth 8-3331] design REGISTERS has unconnected port rst
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.336 ; gain = 118.488 ; free physical = 1152 ; free virtual = 19812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.336 ; gain = 118.488 ; free physical = 1154 ; free virtual = 19814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.340 ; gain = 126.492 ; free physical = 1154 ; free virtual = 19814
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:61]
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Synth 8-5545] ROM "reg_wt_en_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'extended_imm_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.371 ; gain = 151.523 ; free physical = 1105 ; free virtual = 19766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  39 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  39 Input      3 Bit        Muxes := 2     
	  38 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  39 Input      2 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IF_to_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  39 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  39 Input      3 Bit        Muxes := 2     
	  38 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  39 Input      2 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
Module ID_to_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module EX_to_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module MEM_to_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module REGISTERS 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element IF_to_ID_0/pc_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element EX_to_MEM_0/hilo_en_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element EX_to_MEM_0/hi_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element EX_to_MEM_0/lo_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element MEM_to_WB_0/hilo_en_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element MEM_to_WB_0/hi_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element MEM_to_WB_0/lo_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:68]
INFO: [Synth 8-5545] ROM "ID_0/reg_wt_en_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_0/pc_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:61]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\PC_0/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\PC_0/pc_reg[1] )
WARNING: [Synth 8-3332] Sequential element (PC_0/pc_reg[0]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (PC_0/pc_reg[1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (PC_0/pc_o_reg[1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (PC_0/pc_o_reg[0]) is unused and will be removed from module MIPS_CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 947 ; free virtual = 19616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|ID          | reg_rd_en_1_o      | 64x1          | LUT            | 
|ID          | reg_rd_en_2_o      | 64x1          | LUT            | 
|MIPS_CPU    | ID_0/reg_rd_en_1_o | 64x1          | LUT            | 
|MIPS_CPU    | ID_0/reg_rd_en_2_o | 64x1          | LUT            | 
+------------+--------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|MIPS_CPU    | REGISTERS_0/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 949 ; free virtual = 19618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/op_o_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/op_o_reg[4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/op_o_reg[3]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/funct_o_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/funct_o_reg[4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_to_EX_0/funct_o_reg[3]) is unused and will be removed from module MIPS_CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 947 ; free virtual = 19616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 947 ; free virtual = 19616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 947 ; free virtual = 19616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 948 ; free virtual = 19617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 948 ; free virtual = 19617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 948 ; free virtual = 19617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 948 ; free virtual = 19617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |EX            |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |EX_bbox |     1|
|2     |BUFG    |     2|
|3     |CARRY4  |     8|
|4     |LUT1    |    31|
|5     |LUT2    |    48|
|6     |LUT3    |     3|
|7     |LUT4    |    51|
|8     |LUT5    |    14|
|9     |LUT6    |   166|
|10    |RAM32M  |    12|
|11    |FDRE    |   245|
|12    |LD      |    32|
|13    |IBUF    |    34|
|14    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   717|
|2     |  EX_to_MEM_0 |EX_to_MEM |   109|
|3     |  ID_0        |ID        |    34|
|4     |  ID_to_EX_0  |ID_to_EX  |    76|
|5     |  IF_to_ID_0  |IF_to_ID  |   230|
|6     |  MEM_to_WB_0 |MEM_to_WB |    40|
|7     |  PC_0        |PC        |   100|
|8     |  REGISTERS_0 |REGISTERS |    21|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 948 ; free virtual = 19617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.754 ; gain = 305.906 ; free physical = 949 ; free virtual = 19618
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.762 ; gain = 305.906 ; free physical = 949 ; free virtual = 19618
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

40 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1494.766 ; gain = 399.512 ; free physical = 903 ; free virtual = 19590
INFO: [Common 17-1381] The checkpoint '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1518.777 ; gain = 0.000 ; free physical = 901 ; free virtual = 19590
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 21:42:41 2017...
