[2025-09-17 12:10:57] START suite=qualcomm_srv trace=srv214_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv214_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2636114 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5030236 cumulative IPC: 3.976 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5030236 cumulative IPC: 3.976 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5030237 heartbeat IPC: 4.177 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000008 cycles: 12540208 heartbeat IPC: 1.332 cumulative IPC: 1.332 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 19463793 heartbeat IPC: 1.444 cumulative IPC: 1.386 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 26326273 heartbeat IPC: 1.457 cumulative IPC: 1.409 (Simulation time: 00 hr 04 min 10 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 60000015 cycles: 33703236 heartbeat IPC: 1.356 cumulative IPC: 1.395 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 40605611 heartbeat IPC: 1.449 cumulative IPC: 1.405 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 47724586 heartbeat IPC: 1.405 cumulative IPC: 1.405 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 54787659 heartbeat IPC: 1.416 cumulative IPC: 1.407 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 61679065 heartbeat IPC: 1.451 cumulative IPC: 1.412 (Simulation time: 00 hr 09 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv214_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 68973520 heartbeat IPC: 1.371 cumulative IPC: 1.407 (Simulation time: 00 hr 10 min 18 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 70919890 cumulative IPC: 1.41 (Simulation time: 00 hr 11 min 21 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 70919890 cumulative IPC: 1.41 (Simulation time: 00 hr 11 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv214_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.41 instructions: 100000004 cycles: 70919890
CPU 0 Branch Prediction Accuracy: 93.78% MPKI: 11.6 Average ROB Occupancy at Mispredict: 33.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00327
BRANCH_INDIRECT: 0.425
BRANCH_CONDITIONAL: 10.96
BRANCH_DIRECT_CALL: 0.00431
BRANCH_INDIRECT_CALL: 0.2091
BRANCH_RETURN: 0.00488


====Backend Stall Breakdown====
ROB_STALL: 804747
LQ_STALL: 0
SQ_STALL: 4470


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.59917
REPLAY_LOAD: 81.610725
NON_REPLAY_LOAD: 33.488686

== Total ==
ADDR_TRANS: 37171
REPLAY_LOAD: 35011
NON_REPLAY_LOAD: 732565

== Counts ==
ADDR_TRANS: 242
REPLAY_LOAD: 429
NON_REPLAY_LOAD: 21875

cpu0->cpu0_STLB TOTAL        ACCESS:    1799748 HIT:    1794472 MISS:       5276 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1799748 HIT:    1794472 MISS:       5276 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7982338 HIT:    7595530 MISS:     386808 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7335145 HIT:    7007947 MISS:     327198 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     177310 HIT:     131100 MISS:      46210 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     459727 HIT:     455659 MISS:       4068 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10156 HIT:        824 MISS:       9332 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15675886 HIT:    7131607 MISS:    8544279 MSHR_MERGE:    2230791
cpu0->cpu0_L1I LOAD         ACCESS:   15675886 HIT:    7131607 MISS:    8544279 MSHR_MERGE:    2230791
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27352880 HIT:   25486311 MISS:    1866569 MSHR_MERGE:     657436
cpu0->cpu0_L1D LOAD         ACCESS:   14996766 HIT:   13589769 MISS:    1406997 MSHR_MERGE:     385334
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12345391 HIT:   11896014 MISS:     449377 MSHR_MERGE:     272063
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10723 HIT:        528 MISS:      10195 MSHR_MERGE:         39
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13044750 HIT:   11055556 MISS:    1989194 MSHR_MERGE:    1031257
cpu0->cpu0_ITLB LOAD         ACCESS:   13044750 HIT:   11055556 MISS:    1989194 MSHR_MERGE:    1031257
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.088 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25771981 HIT:   24577556 MISS:    1194425 MSHR_MERGE:     352614
cpu0->cpu0_DTLB LOAD         ACCESS:   25771981 HIT:   24577556 MISS:    1194425 MSHR_MERGE:     352614
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.028 cycles
cpu0->LLC TOTAL        ACCESS:     576567 HIT:     521921 MISS:      54646 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     327198 HIT:     287081 MISS:      40117 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      46210 HIT:      36021 MISS:      10189 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193827 HIT:     193644 MISS:        183 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9332 HIT:       5175 MISS:       4157 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.57 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1120
  ROW_BUFFER_MISS:      53334
  AVG DBUS CONGESTED CYCLE: 6.929
Channel 0 WQ ROW_BUFFER_HIT:       2952
  ROW_BUFFER_MISS:      20070
  FULL:          0
Channel 0 REFRESHES ISSUED:       5910

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       652397       288916        76573         8890
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           36          437          290
  STLB miss resolved @ L2C                0           17          141          765          377
  STLB miss resolved @ LLC                0           96          263         3895          773
  STLB miss resolved @ MEM                0            5          145         2592         2346

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146595        52721      1475188        16684         2122
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           23          148          102
  STLB miss resolved @ L2C                0            0            5          174          171
  STLB miss resolved @ LLC                0           81           90          690          244
  STLB miss resolved @ MEM                0            2           29          592          563
[2025-09-17 12:22:18] END   suite=qualcomm_srv trace=srv214_ap (rc=0)
