
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003937                       # Number of seconds simulated
sim_ticks                                  3936620500                       # Number of ticks simulated
final_tick                                 3936620500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262229                       # Simulator instruction rate (inst/s)
host_op_rate                                   262229                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103229601                       # Simulator tick rate (ticks/s)
host_mem_usage                                 753628                       # Number of bytes of host memory used
host_seconds                                    38.13                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10000001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             24192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          15569856                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15594048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        24192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     14516224                       # Number of bytes written to this memory
system.physmem.bytes_written::total          14516224                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                378                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             243279                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                243657                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          226816                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               226816                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              6145373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           3955132581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              3961277954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         6145373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6145373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks        3687483719                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total             3687483719                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks        3687483719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             6145373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          3955132581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             7648761673                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         227273                       # number of replacements
system.l2.tagsinuse                      15357.386517                       # Cycle average of tags in use
system.l2.total_refs                              123                       # Total number of references to valid blocks.
system.l2.sampled_refs                         243402                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.000505                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15316.213151                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              32.727901                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               8.445466                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.934827                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001998                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.937340                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   38                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      64                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           242986                       # number of Writeback hits
system.l2.Writeback_hits::total                242986                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    46                       # number of demand (read+write) hits
system.l2.demand_hits::total                       72                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   26                       # number of overall hits
system.l2.overall_hits::cpu.data                   46                       # number of overall hits
system.l2.overall_hits::total                      72                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                378                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 97                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   475                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           243189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              243189                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 378                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              243286                       # number of demand (read+write) misses
system.l2.demand_misses::total                 243664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                378                       # number of overall misses
system.l2.overall_misses::cpu.data             243286                       # number of overall misses
system.l2.overall_misses::total                243664                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     20369500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5826500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        26196000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  18135145500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18135145500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      20369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   18140972000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18161341500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     20369500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  18140972000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18161341500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 539                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       242986                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            242986                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         243197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243197                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               404                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            243332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               243736                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              404                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           243332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              243736                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.935644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.718519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.881262                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999967                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.935644                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999705                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.935644                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999705                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53887.566138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 60067.010309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55149.473684                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74572.227773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74572.227773                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53887.566138                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74566.444432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74534.364945                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53887.566138                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74566.444432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74534.364945                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               226818                       # number of writebacks
system.l2.writebacks::total                    226818                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              475                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       243189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         243189                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         243286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            243664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        243286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           243664                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     15747500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4653000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     20400500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15215683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15215683500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     15747500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  15220336500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15236084000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     15747500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  15220336500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15236084000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.935644                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.718519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.881262                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999967                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.935644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.935644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999705                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41660.052910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 47969.072165                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42948.421053                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62567.318012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62567.318012                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41660.052910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 62561.497579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62529.072822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41660.052910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 62561.497579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62529.072822                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2595429                       # DTB read hits
system.cpu.dtb.read_misses                        747                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2596176                       # DTB read accesses
system.cpu.dtb.write_hits                     1260591                       # DTB write hits
system.cpu.dtb.write_misses                     29707                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1290298                       # DTB write accesses
system.cpu.dtb.data_hits                      3856020                       # DTB hits
system.cpu.dtb.data_misses                      30454                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  3886474                       # DTB accesses
system.cpu.itb.fetch_hits                     1186175                       # ITB hits
system.cpu.itb.fetch_misses                        58                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1186233                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.numCycles                          7873242                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  1413097                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1402677                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1005                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1404519                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1402754                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     3793                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  37                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            1194103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11153488                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1413097                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1406547                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2003607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  107636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                4558172                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1933                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1186175                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   508                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7826300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.425129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.629622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5822693     74.40%     74.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6447      0.08%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      428      0.01%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    32191      0.41%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1164443     14.88%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1955      0.02%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      263      0.00%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2553      0.03%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   795327     10.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7826300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179481                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.416632                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1885311                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3905171                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    907980                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1059580                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  68258                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6454                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   197                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10864327                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   696                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  68258                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2000192                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1254545                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1967                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1815107                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2686231                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10603996                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2794                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2645545                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             7944757                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14561510                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14561435                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                75                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7489659                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   455080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 70                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4372275                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2596923                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1298225                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              4664                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2246                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10446695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10344691                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                44                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          446197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       296882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7826300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.321786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.354400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2296941     29.35%     29.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3156782     40.34%     69.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1082006     13.83%     83.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              486225      6.21%     89.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              540053      6.90%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              181734      2.32%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               81602      1.04%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 928      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  29      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7826300                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1135     88.60%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     51      3.98%     92.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    95      7.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6457269     62.42%     62.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  476      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  13      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2596547     25.10%     87.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1290370     12.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10344691                       # Type of FU issued
system.cpu.iq.rate                           1.313905                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1281                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000124                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           28516909                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10892913                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10249748                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  97                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 54                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10345917                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      49                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2943                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       124656                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        39105                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         62438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  68258                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   75506                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   245                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10463814                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             94045                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2596923                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1298225                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            375                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          533                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  908                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10343714                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2596176                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               976                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         17058                       # number of nop insts executed
system.cpu.iew.exec_refs                      3886476                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1282543                       # Number of branches executed
system.cpu.iew.exec_stores                    1290300                       # Number of stores executed
system.cpu.iew.exec_rate                     1.313781                       # Inst execution rate
system.cpu.iew.wb_sent                       10280827                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10249796                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5293323                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5331967                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.301852                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.992752                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          443854                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               815                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7758042                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.291056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.116554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2147992     27.69%     27.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2456443     31.66%     59.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2250484     29.01%     88.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       747806      9.64%     98.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13552      0.17%     98.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       117116      1.51%     99.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         9195      0.12%     99.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3349      0.04%     99.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        12105      0.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7758042                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10016070                       # Number of instructions committed
system.cpu.commit.committedOps               10016070                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3731382                       # Number of memory references committed
system.cpu.commit.loads                       2472264                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                    1251903                       # Number of branches committed
system.cpu.commit.fp_insts                         48                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9997438                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3519                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                 12105                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     18180095                       # The number of ROB reads
system.cpu.rob.rob_writes                    20988130                       # The number of ROB writes
system.cpu.timesIdled                            1021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      10000001                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.787324                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.787324                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.270125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.270125                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14185184                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7707964                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        35                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       25                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      45                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.icache.replacements                    177                       # number of replacements
system.cpu.icache.tagsinuse                225.715607                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1185609                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    404                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2934.675743                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     225.715607                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.881702                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.881702                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1185609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1185609                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1185609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1185609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1185609                       # number of overall hits
system.cpu.icache.overall_hits::total         1185609                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           566                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          566                       # number of overall misses
system.cpu.icache.overall_misses::total           566                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     28853000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28853000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     28853000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28853000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     28853000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28853000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1186175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1186175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1186175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1186175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1186175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1186175                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000477                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000477                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000477                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000477                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50977.031802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50977.031802                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50977.031802                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50977.031802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50977.031802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50977.031802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     21231500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21231500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     21231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     21231500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21231500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000341                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52553.217822                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52553.217822                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52553.217822                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52553.217822                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52553.217822                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52553.217822                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 243068                       # number of replacements
system.cpu.dcache.tagsinuse                255.294127                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2538470                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 243324                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  10.432469                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               20585000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.294127                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997243                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997243                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      2529789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2529789                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         8650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8650                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2538439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2538439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2538439                       # number of overall hits
system.cpu.dcache.overall_hits::total         2538439                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1250451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1250451                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1250703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1250703                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1250703                       # number of overall misses
system.cpu.dcache.overall_misses::total       1250703                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10852500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10852500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  94194134490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  94194134490                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        14500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        14500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  94204986990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  94204986990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  94204986990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  94204986990                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2530041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2530041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1259101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1259101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3789142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3789142                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3789142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3789142                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.993130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.993130                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.330076                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330076                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.330076                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330076                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43065.476190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43065.476190                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75328.129203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75328.129203                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        14500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75321.628708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75321.628708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75321.628708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75321.628708                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    132486000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 10335.127545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       242986                       # number of writebacks
system.cpu.dcache.writebacks::total            242986                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1007254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1007254                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1007372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1007372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1007372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1007372                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       243197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243197                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       243331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       243331                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       243331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       243331                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6493000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6493000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19314851497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19314851497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  19321344497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19321344497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  19321344497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19321344497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.193151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.193151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.064218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064218                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.064218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064218                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48455.223881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48455.223881                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79420.599337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79420.599337                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        11000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79403.547008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79403.547008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79403.547008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79403.547008                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
