<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\verilog\Test_SD\impl\gwsynthesis\Test_SD.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\verilog\Test_SD\src\Test_SD.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 08 13:43:39 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6279</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3122</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>213</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>your_instance_name1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.582</td>
<td>94.500
<td>0.000</td>
<td>5.291</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td>your_instance_name1/rpll_inst/CLKOUT</td>
<td>your_instance_name1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>47.250(MHz)</td>
<td style="color: #FF0000;" class = "error">35.844(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of your_instance_name1/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-717.910</td>
<td>213</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.735</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[8]_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>27.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.215</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[8]_6_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.131</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[9]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.112</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[9]_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.876</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.109</td>
<td>sd_file_reader_i/sector_content[23]_0_s0/Q</td>
<td>sd_file_reader_i/read_sector_no_12_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.873</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.952</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[8]_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.947</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[9]_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.913</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[2]_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.803</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[2]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.750</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[3]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.705</td>
<td>sd_file_reader_i/sector_content[23]_0_s0/Q</td>
<td>sd_file_reader_i/read_sector_no_15_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.695</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[1]_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.459</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.673</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[9]_6_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.659</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[8]_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.423</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.657</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[3]_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.569</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[6]_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.537</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[2]_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.518</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[3]_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.282</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.511</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[5]_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.495</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[2]_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.484</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[2]_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.248</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.473</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[2]_6_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.237</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.449</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[8]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.213</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.407</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
<td>sd_file_reader_i/file_name[6]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.326</td>
<td>sd_file_reader_i/sector_content[23]_0_s0/Q</td>
<td>sd_file_reader_i/read_sector_no_22_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>26.090</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>sd_file_reader_i/fptr_0_s0/Q</td>
<td>sd_file_reader_i/fptr_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>sd_file_reader_i/fdtnamelen_4_s0/Q</td>
<td>sd_file_reader_i/fdtnamelen_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0/Q</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.711</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>sd_file_reader_i/sdtnamelen_6_s0/Q</td>
<td>sd_file_reader_i/sdtnamelen_6_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0/Q</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.712</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>21</td>
<td>0.712</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>22</td>
<td>0.714</td>
<td>sd_file_reader_i/sdtnamelen_5_s0/Q</td>
<td>sd_file_reader_i/sdtnamelen_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>23</td>
<td>0.715</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>0.715</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0/Q</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>0.717</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1/Q</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.040</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/add_14488_s3/RESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>2</td>
<td>1.040</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/add_13872_s3/RESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>3</td>
<td>1.040</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/add_14238_s0/RESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>4</td>
<td>1.040</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/add_14025_s0/RESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>5</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>6</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>7</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>8</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>9</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>10</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>11</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>12</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>13</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>14</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>15</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>16</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>17</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>18</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>19</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>20</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>21</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>22</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>23</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>24</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
<tr>
<td>25</td>
<td>1.051</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.291</td>
<td>0.654</td>
<td>3.513</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>2</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>3</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>4</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>5</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>6</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>7</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>8</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>9</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>10</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>11</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>12</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>13</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>14</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>15</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>16</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>17</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>18</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>19</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>20</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>21</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>22</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>23</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>24</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
<tr>
<td>25</td>
<td>2.873</td>
<td>rstn_s0/Q</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.516</td>
<td>2.403</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[0]_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[0]_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[0]_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[11]_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[13]_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[22]_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/sector_content[46]_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/first_fat_sector_no_16_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/file_name[1]_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/req_arg_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.521</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>sd_file_reader_i/n27468_s10/I2</td>
</tr>
<tr>
<td>23.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s10/F</td>
</tr>
<tr>
<td>23.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>sd_file_reader_i/n27468_s13/I3</td>
</tr>
<tr>
<td>24.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s13/F</td>
</tr>
<tr>
<td>25.934</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][B]</td>
<td>sd_file_reader_i/n27471_s2/I2</td>
</tr>
<tr>
<td>27.033</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27471_s2/F</td>
</tr>
<tr>
<td>27.039</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>sd_file_reader_i/n27471_s1/I1</td>
</tr>
<tr>
<td>28.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27471_s1/F</td>
</tr>
<tr>
<td>28.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[8]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>sd_file_reader_i/file_name[8]_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>sd_file_reader_i/file_name[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.655, 46.020%; route: 14.385, 52.313%; tC2Q: 0.458, 1.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[8]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.521</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>sd_file_reader_i/n27468_s10/I2</td>
</tr>
<tr>
<td>23.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s10/F</td>
</tr>
<tr>
<td>23.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>sd_file_reader_i/n27468_s13/I3</td>
</tr>
<tr>
<td>24.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s13/F</td>
</tr>
<tr>
<td>25.625</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>sd_file_reader_i/n27469_s2/I2</td>
</tr>
<tr>
<td>26.447</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27469_s2/F</td>
</tr>
<tr>
<td>26.452</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>sd_file_reader_i/n27469_s1/I1</td>
</tr>
<tr>
<td>27.551</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27469_s1/F</td>
</tr>
<tr>
<td>27.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[8]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>sd_file_reader_i/file_name[8]_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>sd_file_reader_i/file_name[8]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.445, 46.129%; route: 14.076, 52.173%; tC2Q: 0.458, 1.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.207</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>23.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>23.312</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>23.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>25.264</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>sd_file_reader_i/n27480_s2/I2</td>
</tr>
<tr>
<td>26.363</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27480_s2/F</td>
</tr>
<tr>
<td>26.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>sd_file_reader_i/n27480_s1/I1</td>
</tr>
<tr>
<td>27.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27480_s1/F</td>
</tr>
<tr>
<td>27.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[9]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>sd_file_reader_i/file_name[9]_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>sd_file_reader_i/file_name[9]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.526, 46.573%; route: 13.911, 51.723%; tC2Q: 0.458, 1.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.207</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>23.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>23.312</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>23.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>25.589</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>sd_file_reader_i/n27479_s2/I2</td>
</tr>
<tr>
<td>26.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27479_s2/F</td>
</tr>
<tr>
<td>26.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>sd_file_reader_i/n27479_s1/I1</td>
</tr>
<tr>
<td>27.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27479_s1/F</td>
</tr>
<tr>
<td>27.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[9]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>sd_file_reader_i/file_name[9]_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>sd_file_reader_i/file_name[9]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.182, 45.327%; route: 14.236, 52.968%; tC2Q: 0.458, 1.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/read_sector_no_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>sd_file_reader_i/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>sd_file_reader_i/n13650_s77/I3</td>
</tr>
<tr>
<td>2.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13650_s77/F</td>
</tr>
<tr>
<td>3.356</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sd_file_reader_i/n13650_s73/I3</td>
</tr>
<tr>
<td>4.178</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>117</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13650_s73/F</td>
</tr>
<tr>
<td>5.714</td>
<td>1.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>sd_file_reader_i/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>8.038</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>sd_file_reader_i/sectors_per_fat_5_s1/I1</td>
</tr>
<tr>
<td>9.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/sectors_per_fat_5_s1/F</td>
</tr>
<tr>
<td>11.075</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[2][B]</td>
<td>sd_file_reader_i/add_13109_s0/B[5]</td>
</tr>
<tr>
<td>11.357</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_13109_s0/DOUT[3]</td>
</tr>
<tr>
<td>14.290</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[1][B]</td>
<td>sd_file_reader_i/n13976_s/I0</td>
</tr>
<tr>
<td>15.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13976_s/COUT</td>
</tr>
<tr>
<td>15.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[2][A]</td>
<td>sd_file_reader_i/n13975_s/CIN</td>
</tr>
<tr>
<td>15.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13975_s/COUT</td>
</tr>
<tr>
<td>15.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[2][B]</td>
<td>sd_file_reader_i/n13974_s/CIN</td>
</tr>
<tr>
<td>15.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13974_s/COUT</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td>sd_file_reader_i/n13973_s/CIN</td>
</tr>
<tr>
<td>15.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13973_s/COUT</td>
</tr>
<tr>
<td>15.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][B]</td>
<td>sd_file_reader_i/n13972_s/CIN</td>
</tr>
<tr>
<td>15.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13972_s/COUT</td>
</tr>
<tr>
<td>15.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>sd_file_reader_i/n13971_s/CIN</td>
</tr>
<tr>
<td>15.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13971_s/COUT</td>
</tr>
<tr>
<td>15.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>sd_file_reader_i/n13970_s/CIN</td>
</tr>
<tr>
<td>15.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13970_s/COUT</td>
</tr>
<tr>
<td>15.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>sd_file_reader_i/n13969_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13969_s/COUT</td>
</tr>
<tr>
<td>15.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td>sd_file_reader_i/n13968_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13968_s/COUT</td>
</tr>
<tr>
<td>15.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>sd_file_reader_i/n13967_s/CIN</td>
</tr>
<tr>
<td>15.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13967_s/COUT</td>
</tr>
<tr>
<td>15.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td>sd_file_reader_i/n13966_s/CIN</td>
</tr>
<tr>
<td>15.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13966_s/COUT</td>
</tr>
<tr>
<td>15.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td>sd_file_reader_i/n13965_s/CIN</td>
</tr>
<tr>
<td>15.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13965_s/COUT</td>
</tr>
<tr>
<td>15.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>sd_file_reader_i/n13964_s/CIN</td>
</tr>
<tr>
<td>15.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13964_s/COUT</td>
</tr>
<tr>
<td>15.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>sd_file_reader_i/n13963_s/CIN</td>
</tr>
<tr>
<td>15.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13963_s/COUT</td>
</tr>
<tr>
<td>15.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>sd_file_reader_i/n13962_s/CIN</td>
</tr>
<tr>
<td>16.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13962_s/COUT</td>
</tr>
<tr>
<td>16.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>sd_file_reader_i/n13961_s/CIN</td>
</tr>
<tr>
<td>16.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13961_s/COUT</td>
</tr>
<tr>
<td>16.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>sd_file_reader_i/n13960_s/CIN</td>
</tr>
<tr>
<td>16.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13960_s/COUT</td>
</tr>
<tr>
<td>16.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>sd_file_reader_i/n13959_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13959_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>sd_file_reader_i/n13958_s/CIN</td>
</tr>
<tr>
<td>16.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13958_s/COUT</td>
</tr>
<tr>
<td>16.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>sd_file_reader_i/n13957_s/CIN</td>
</tr>
<tr>
<td>16.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13957_s/COUT</td>
</tr>
<tr>
<td>16.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>sd_file_reader_i/n13956_s/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13956_s/COUT</td>
</tr>
<tr>
<td>16.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>sd_file_reader_i/n13955_s/CIN</td>
</tr>
<tr>
<td>16.951</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13955_s/SUM</td>
</tr>
<tr>
<td>19.394</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[2][A]</td>
<td>sd_file_reader_i/add_13136_s0/C[24]</td>
</tr>
<tr>
<td>19.665</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_13136_s0/DOUT[12]</td>
</tr>
<tr>
<td>21.118</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>sd_file_reader_i/n16483_s37/I1</td>
</tr>
<tr>
<td>21.940</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16483_s37/F</td>
</tr>
<tr>
<td>21.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>sd_file_reader_i/n16483_s23/I0</td>
</tr>
<tr>
<td>22.089</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16483_s23/O</td>
</tr>
<tr>
<td>25.992</td>
<td>3.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>sd_file_reader_i/n16483_s28/I1</td>
</tr>
<tr>
<td>26.618</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16483_s28/F</td>
</tr>
<tr>
<td>26.623</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>sd_file_reader_i/n16483_s24/I3</td>
</tr>
<tr>
<td>27.445</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16483_s24/F</td>
</tr>
<tr>
<td>27.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/read_sector_no_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>sd_file_reader_i/read_sector_no_12_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>sd_file_reader_i/read_sector_no_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.475, 35.260%; route: 16.939, 63.035%; tC2Q: 0.458, 1.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[8]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.521</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>sd_file_reader_i/n27468_s10/I2</td>
</tr>
<tr>
<td>23.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s10/F</td>
</tr>
<tr>
<td>23.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>sd_file_reader_i/n27468_s13/I3</td>
</tr>
<tr>
<td>24.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s13/F</td>
</tr>
<tr>
<td>25.625</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>sd_file_reader_i/n27468_s3/I2</td>
</tr>
<tr>
<td>26.251</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s3/F</td>
</tr>
<tr>
<td>26.256</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>sd_file_reader_i/n27468_s1/I1</td>
</tr>
<tr>
<td>27.288</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s1/F</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[8]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>sd_file_reader_i/file_name[8]_7_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>sd_file_reader_i/file_name[8]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.182, 45.598%; route: 14.076, 52.686%; tC2Q: 0.458, 1.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.207</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>23.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>23.312</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>23.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>25.424</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][B]</td>
<td>sd_file_reader_i/n27476_s3/I2</td>
</tr>
<tr>
<td>26.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s3/F</td>
</tr>
<tr>
<td>26.251</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>sd_file_reader_i/n27476_s1/I1</td>
</tr>
<tr>
<td>27.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s1/F</td>
</tr>
<tr>
<td>27.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[9]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>sd_file_reader_i/file_name[9]_7_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>sd_file_reader_i/file_name[9]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.182, 45.606%; route: 14.071, 52.678%; tC2Q: 0.458, 1.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>sd_file_reader_i/n27420_s7/I3</td>
</tr>
<tr>
<td>23.582</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s7/F</td>
</tr>
<tr>
<td>24.737</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>sd_file_reader_i/n27426_s2/I2</td>
</tr>
<tr>
<td>25.798</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27426_s2/F</td>
</tr>
<tr>
<td>26.217</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>sd_file_reader_i/n27426_s1/I1</td>
</tr>
<tr>
<td>27.249</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27426_s1/F</td>
</tr>
<tr>
<td>27.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[2]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>sd_file_reader_i/file_name[2]_1_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>sd_file_reader_i/file_name[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.498, 43.101%; route: 14.721, 55.181%; tC2Q: 0.458, 1.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>sd_file_reader_i/n27420_s7/I3</td>
</tr>
<tr>
<td>23.582</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s7/F</td>
</tr>
<tr>
<td>25.069</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>sd_file_reader_i/n27424_s2/I2</td>
</tr>
<tr>
<td>26.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27424_s2/F</td>
</tr>
<tr>
<td>26.107</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>sd_file_reader_i/n27424_s1/I1</td>
</tr>
<tr>
<td>27.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27424_s1/F</td>
</tr>
<tr>
<td>27.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[2]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>sd_file_reader_i/file_name[2]_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>sd_file_reader_i/file_name[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.469, 43.170%; route: 14.640, 55.104%; tC2Q: 0.458, 1.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td>sd_file_reader_i/n27428_s6/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27428_s6/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>sd_file_reader_i/n27428_s5/I3</td>
</tr>
<tr>
<td>23.515</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27428_s5/F</td>
</tr>
<tr>
<td>25.159</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>sd_file_reader_i/n27432_s2/I3</td>
</tr>
<tr>
<td>26.258</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27432_s2/F</td>
</tr>
<tr>
<td>26.264</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>sd_file_reader_i/n27432_s1/I0</td>
</tr>
<tr>
<td>27.086</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27432_s1/F</td>
</tr>
<tr>
<td>27.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[3]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>sd_file_reader_i/file_name[3]_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>sd_file_reader_i/file_name[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.259, 42.465%; route: 14.796, 55.806%; tC2Q: 0.458, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/read_sector_no_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>sd_file_reader_i/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>sd_file_reader_i/n13650_s77/I3</td>
</tr>
<tr>
<td>2.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13650_s77/F</td>
</tr>
<tr>
<td>3.356</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sd_file_reader_i/n13650_s73/I3</td>
</tr>
<tr>
<td>4.178</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>117</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13650_s73/F</td>
</tr>
<tr>
<td>5.714</td>
<td>1.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>sd_file_reader_i/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>8.038</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>sd_file_reader_i/sectors_per_fat_5_s1/I1</td>
</tr>
<tr>
<td>9.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/sectors_per_fat_5_s1/F</td>
</tr>
<tr>
<td>11.075</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[2][B]</td>
<td>sd_file_reader_i/add_13109_s0/B[5]</td>
</tr>
<tr>
<td>11.357</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_13109_s0/DOUT[3]</td>
</tr>
<tr>
<td>14.290</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[1][B]</td>
<td>sd_file_reader_i/n13976_s/I0</td>
</tr>
<tr>
<td>15.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13976_s/COUT</td>
</tr>
<tr>
<td>15.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[2][A]</td>
<td>sd_file_reader_i/n13975_s/CIN</td>
</tr>
<tr>
<td>15.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13975_s/COUT</td>
</tr>
<tr>
<td>15.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[2][B]</td>
<td>sd_file_reader_i/n13974_s/CIN</td>
</tr>
<tr>
<td>15.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13974_s/COUT</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td>sd_file_reader_i/n13973_s/CIN</td>
</tr>
<tr>
<td>15.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13973_s/COUT</td>
</tr>
<tr>
<td>15.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][B]</td>
<td>sd_file_reader_i/n13972_s/CIN</td>
</tr>
<tr>
<td>15.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13972_s/COUT</td>
</tr>
<tr>
<td>15.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>sd_file_reader_i/n13971_s/CIN</td>
</tr>
<tr>
<td>15.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13971_s/COUT</td>
</tr>
<tr>
<td>15.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>sd_file_reader_i/n13970_s/CIN</td>
</tr>
<tr>
<td>15.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13970_s/COUT</td>
</tr>
<tr>
<td>15.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>sd_file_reader_i/n13969_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13969_s/COUT</td>
</tr>
<tr>
<td>15.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td>sd_file_reader_i/n13968_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13968_s/COUT</td>
</tr>
<tr>
<td>15.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>sd_file_reader_i/n13967_s/CIN</td>
</tr>
<tr>
<td>15.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13967_s/COUT</td>
</tr>
<tr>
<td>15.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td>sd_file_reader_i/n13966_s/CIN</td>
</tr>
<tr>
<td>15.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13966_s/COUT</td>
</tr>
<tr>
<td>15.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td>sd_file_reader_i/n13965_s/CIN</td>
</tr>
<tr>
<td>15.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13965_s/COUT</td>
</tr>
<tr>
<td>15.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>sd_file_reader_i/n13964_s/CIN</td>
</tr>
<tr>
<td>15.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13964_s/COUT</td>
</tr>
<tr>
<td>15.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>sd_file_reader_i/n13963_s/CIN</td>
</tr>
<tr>
<td>15.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13963_s/COUT</td>
</tr>
<tr>
<td>15.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>sd_file_reader_i/n13962_s/CIN</td>
</tr>
<tr>
<td>16.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13962_s/COUT</td>
</tr>
<tr>
<td>16.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>sd_file_reader_i/n13961_s/CIN</td>
</tr>
<tr>
<td>16.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13961_s/COUT</td>
</tr>
<tr>
<td>16.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>sd_file_reader_i/n13960_s/CIN</td>
</tr>
<tr>
<td>16.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13960_s/COUT</td>
</tr>
<tr>
<td>16.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>sd_file_reader_i/n13959_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13959_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>sd_file_reader_i/n13958_s/CIN</td>
</tr>
<tr>
<td>16.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13958_s/COUT</td>
</tr>
<tr>
<td>16.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>sd_file_reader_i/n13957_s/CIN</td>
</tr>
<tr>
<td>16.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13957_s/COUT</td>
</tr>
<tr>
<td>16.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>sd_file_reader_i/n13956_s/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13956_s/COUT</td>
</tr>
<tr>
<td>16.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>sd_file_reader_i/n13955_s/CIN</td>
</tr>
<tr>
<td>16.951</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13955_s/SUM</td>
</tr>
<tr>
<td>19.394</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[2][A]</td>
<td>sd_file_reader_i/add_13136_s0/C[24]</td>
</tr>
<tr>
<td>19.665</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_13136_s0/DOUT[15]</td>
</tr>
<tr>
<td>21.602</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>sd_file_reader_i/n16480_s36/I1</td>
</tr>
<tr>
<td>22.701</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16480_s36/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>sd_file_reader_i/n16480_s23/I0</td>
</tr>
<tr>
<td>22.850</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16480_s23/O</td>
</tr>
<tr>
<td>25.942</td>
<td>3.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>sd_file_reader_i/n16480_s24/I1</td>
</tr>
<tr>
<td>27.041</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16480_s24/F</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/read_sector_no_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>sd_file_reader_i/read_sector_no_15_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>sd_file_reader_i/read_sector_no_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 35.526%; route: 16.607, 62.742%; tC2Q: 0.458, 1.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>sd_file_reader_i/n27412_s11/I3</td>
</tr>
<tr>
<td>21.887</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27412_s11/F</td>
</tr>
<tr>
<td>21.898</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>sd_file_reader_i/n27412_s7/I3</td>
</tr>
<tr>
<td>22.997</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27412_s7/F</td>
</tr>
<tr>
<td>24.962</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>sd_file_reader_i/n27419_s2/I2</td>
</tr>
<tr>
<td>25.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27419_s2/F</td>
</tr>
<tr>
<td>25.999</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>sd_file_reader_i/n27419_s1/I1</td>
</tr>
<tr>
<td>27.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27419_s1/F</td>
</tr>
<tr>
<td>27.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>sd_file_reader_i/file_name[1]_0_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>sd_file_reader_i/file_name[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.293, 42.680%; route: 14.708, 55.587%; tC2Q: 0.458, 1.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.207</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>23.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>23.312</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>23.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>24.939</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>sd_file_reader_i/n27477_s2/I2</td>
</tr>
<tr>
<td>25.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27477_s2/F</td>
</tr>
<tr>
<td>25.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>sd_file_reader_i/n27477_s1/I1</td>
</tr>
<tr>
<td>27.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27477_s1/F</td>
</tr>
<tr>
<td>27.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[9]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>sd_file_reader_i/file_name[9]_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>sd_file_reader_i/file_name[9]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.392, 46.874%; route: 13.586, 51.392%; tC2Q: 0.458, 1.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[8]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.521</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>sd_file_reader_i/n27468_s10/I2</td>
</tr>
<tr>
<td>23.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s10/F</td>
</tr>
<tr>
<td>23.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>sd_file_reader_i/n27468_s13/I3</td>
</tr>
<tr>
<td>24.428</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s13/F</td>
</tr>
<tr>
<td>24.858</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>sd_file_reader_i/n27475_s2/I2</td>
</tr>
<tr>
<td>25.957</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27475_s2/F</td>
</tr>
<tr>
<td>25.963</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>sd_file_reader_i/n27475_s1/I1</td>
</tr>
<tr>
<td>26.995</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27475_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[8]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>sd_file_reader_i/file_name[8]_0_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>sd_file_reader_i/file_name[8]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.635, 47.818%; route: 13.329, 50.447%; tC2Q: 0.458, 1.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td>sd_file_reader_i/n27428_s6/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27428_s6/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>sd_file_reader_i/n27428_s5/I3</td>
</tr>
<tr>
<td>23.515</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27428_s5/F</td>
</tr>
<tr>
<td>24.515</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td>sd_file_reader_i/n27435_s2/I3</td>
</tr>
<tr>
<td>25.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27435_s2/F</td>
</tr>
<tr>
<td>26.368</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>sd_file_reader_i/n27435_s1/I0</td>
</tr>
<tr>
<td>26.994</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27435_s1/F</td>
</tr>
<tr>
<td>26.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[3]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>sd_file_reader_i/file_name[3]_0_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>sd_file_reader_i/file_name[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.996, 41.618%; route: 14.967, 56.648%; tC2Q: 0.458, 1.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.094</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>sd_file_reader_i/n27452_s6/I2</td>
</tr>
<tr>
<td>23.126</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27452_s6/F</td>
</tr>
<tr>
<td>25.256</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>sd_file_reader_i/n27458_s2/I2</td>
</tr>
<tr>
<td>26.078</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27458_s2/F</td>
</tr>
<tr>
<td>26.083</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>sd_file_reader_i/n27458_s1/I2</td>
</tr>
<tr>
<td>26.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27458_s1/F</td>
</tr>
<tr>
<td>26.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[6]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>sd_file_reader_i/file_name[6]_1_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>sd_file_reader_i/file_name[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.002, 41.780%; route: 14.873, 56.479%; tC2Q: 0.458, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>sd_file_reader_i/n27420_s7/I3</td>
</tr>
<tr>
<td>23.582</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s7/F</td>
</tr>
<tr>
<td>24.737</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>sd_file_reader_i/n27425_s2/I2</td>
</tr>
<tr>
<td>25.769</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27425_s2/F</td>
</tr>
<tr>
<td>25.775</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>sd_file_reader_i/n27425_s1/I1</td>
</tr>
<tr>
<td>26.874</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27425_s1/F</td>
</tr>
<tr>
<td>26.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[2]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>sd_file_reader_i/file_name[2]_2_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>sd_file_reader_i/file_name[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.536, 43.861%; route: 14.307, 54.397%; tC2Q: 0.458, 1.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td>sd_file_reader_i/n27428_s6/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27428_s6/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>sd_file_reader_i/n27428_s5/I3</td>
</tr>
<tr>
<td>23.515</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27428_s5/F</td>
</tr>
<tr>
<td>24.995</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>sd_file_reader_i/n27434_s2/I3</td>
</tr>
<tr>
<td>26.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27434_s2/F</td>
</tr>
<tr>
<td>26.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>sd_file_reader_i/n27434_s1/I0</td>
</tr>
<tr>
<td>26.854</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27434_s1/F</td>
</tr>
<tr>
<td>26.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>sd_file_reader_i/file_name[3]_1_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>sd_file_reader_i/file_name[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.192, 42.584%; route: 14.632, 55.672%; tC2Q: 0.458, 1.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>sd_file_reader_i/n27412_s11/I3</td>
</tr>
<tr>
<td>21.887</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27412_s11/F</td>
</tr>
<tr>
<td>21.898</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>sd_file_reader_i/n27444_s8/I2</td>
</tr>
<tr>
<td>22.997</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27444_s8/F</td>
</tr>
<tr>
<td>24.643</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>sd_file_reader_i/n27449_s2/I2</td>
</tr>
<tr>
<td>25.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27449_s2/F</td>
</tr>
<tr>
<td>25.748</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>sd_file_reader_i/n27449_s1/I2</td>
</tr>
<tr>
<td>26.847</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27449_s1/F</td>
</tr>
<tr>
<td>26.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[5]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>sd_file_reader_i/file_name[5]_2_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>sd_file_reader_i/file_name[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.427, 43.490%; route: 14.390, 54.765%; tC2Q: 0.458, 1.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>sd_file_reader_i/n27420_s7/I3</td>
</tr>
<tr>
<td>23.582</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s7/F</td>
</tr>
<tr>
<td>24.905</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>sd_file_reader_i/n27423_s2/I2</td>
</tr>
<tr>
<td>25.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27423_s2/F</td>
</tr>
<tr>
<td>25.732</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>sd_file_reader_i/n27423_s1/I1</td>
</tr>
<tr>
<td>26.831</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27423_s1/F</td>
</tr>
<tr>
<td>26.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[2]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>sd_file_reader_i/file_name[2]_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>sd_file_reader_i/file_name[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.326, 43.131%; route: 14.475, 55.123%; tC2Q: 0.458, 1.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>sd_file_reader_i/n27420_s7/I3</td>
</tr>
<tr>
<td>23.582</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s7/F</td>
</tr>
<tr>
<td>24.894</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>sd_file_reader_i/n27427_s2/I2</td>
</tr>
<tr>
<td>25.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27427_s2/F</td>
</tr>
<tr>
<td>25.721</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>sd_file_reader_i/n27427_s1/I1</td>
</tr>
<tr>
<td>26.820</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27427_s1/F</td>
</tr>
<tr>
<td>26.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[2]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>sd_file_reader_i/file_name[2]_0_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>sd_file_reader_i/file_name[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.326, 43.150%; route: 14.464, 55.104%; tC2Q: 0.458, 1.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.063</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.483</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>sd_file_reader_i/n27420_s7/I3</td>
</tr>
<tr>
<td>23.582</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s7/F</td>
</tr>
<tr>
<td>24.882</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][A]</td>
<td>sd_file_reader_i/n27421_s2/I2</td>
</tr>
<tr>
<td>25.981</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27421_s2/F</td>
</tr>
<tr>
<td>25.987</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>sd_file_reader_i/n27421_s1/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27421_s1/F</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[2]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>sd_file_reader_i/file_name[2]_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>sd_file_reader_i/file_name[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.326, 43.169%; route: 14.452, 55.085%; tC2Q: 0.458, 1.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[8]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>21.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>22.521</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>sd_file_reader_i/n27468_s10/I2</td>
</tr>
<tr>
<td>23.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s10/F</td>
</tr>
<tr>
<td>23.626</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>sd_file_reader_i/n27468_s13/I3</td>
</tr>
<tr>
<td>24.428</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27468_s13/F</td>
</tr>
<tr>
<td>24.858</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>sd_file_reader_i/n27472_s2/I2</td>
</tr>
<tr>
<td>25.957</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27472_s2/F</td>
</tr>
<tr>
<td>25.963</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>sd_file_reader_i/n27472_s1/I1</td>
</tr>
<tr>
<td>26.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27472_s1/F</td>
</tr>
<tr>
<td>26.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[8]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>sd_file_reader_i/file_name[8]_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>sd_file_reader_i/file_name[8]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.425, 47.400%; route: 13.329, 50.851%; tC2Q: 0.458, 1.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/outaddr_0_s0/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>3.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>sd_file_reader_i/n36700_s1/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n36700_s1/F</td>
</tr>
<tr>
<td>7.700</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>sd_file_reader_i/n23189_s6/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23189_s6/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>sd_file_reader_i/longvalid_s3/I2</td>
</tr>
<tr>
<td>10.327</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/longvalid_s3/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>sd_file_reader_i/n27904_s2/I2</td>
</tr>
<tr>
<td>11.630</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>12.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>sd_file_reader_i/n20421_s7/I3</td>
</tr>
<tr>
<td>15.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n20421_s7/F</td>
</tr>
<tr>
<td>16.950</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td>sd_file_reader_i/add_18723_s3/A1[2]</td>
</tr>
<tr>
<td>17.220</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_18723_s3/DOUT[7]</td>
</tr>
<tr>
<td>18.848</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>sd_file_reader_i/n27484_s6/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>21.261</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>sd_file_reader_i/n27420_s12/I3</td>
</tr>
<tr>
<td>22.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27420_s12/F</td>
</tr>
<tr>
<td>22.094</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>sd_file_reader_i/n27452_s6/I2</td>
</tr>
<tr>
<td>23.126</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27452_s6/F</td>
</tr>
<tr>
<td>24.607</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td>sd_file_reader_i/n27456_s2/I2</td>
</tr>
<tr>
<td>25.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27456_s2/F</td>
</tr>
<tr>
<td>25.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>sd_file_reader_i/n27456_s1/I2</td>
</tr>
<tr>
<td>26.744</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27456_s1/F</td>
</tr>
<tr>
<td>26.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/file_name[6]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>sd_file_reader_i/file_name[6]_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>sd_file_reader_i/file_name[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.489, 43.899%; route: 14.224, 54.350%; tC2Q: 0.458, 1.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/read_sector_no_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>sd_file_reader_i/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>sd_file_reader_i/n13650_s77/I3</td>
</tr>
<tr>
<td>2.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13650_s77/F</td>
</tr>
<tr>
<td>3.356</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sd_file_reader_i/n13650_s73/I3</td>
</tr>
<tr>
<td>4.178</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>117</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13650_s73/F</td>
</tr>
<tr>
<td>5.714</td>
<td>1.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>sd_file_reader_i/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>8.038</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>sd_file_reader_i/sectors_per_fat_5_s1/I1</td>
</tr>
<tr>
<td>9.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/sectors_per_fat_5_s1/F</td>
</tr>
<tr>
<td>11.075</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[2][B]</td>
<td>sd_file_reader_i/add_13109_s0/B[5]</td>
</tr>
<tr>
<td>11.357</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_13109_s0/DOUT[3]</td>
</tr>
<tr>
<td>14.290</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[1][B]</td>
<td>sd_file_reader_i/n13976_s/I0</td>
</tr>
<tr>
<td>15.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13976_s/COUT</td>
</tr>
<tr>
<td>15.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[2][A]</td>
<td>sd_file_reader_i/n13975_s/CIN</td>
</tr>
<tr>
<td>15.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13975_s/COUT</td>
</tr>
<tr>
<td>15.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C13[2][B]</td>
<td>sd_file_reader_i/n13974_s/CIN</td>
</tr>
<tr>
<td>15.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13974_s/COUT</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td>sd_file_reader_i/n13973_s/CIN</td>
</tr>
<tr>
<td>15.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13973_s/COUT</td>
</tr>
<tr>
<td>15.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][B]</td>
<td>sd_file_reader_i/n13972_s/CIN</td>
</tr>
<tr>
<td>15.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13972_s/COUT</td>
</tr>
<tr>
<td>15.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>sd_file_reader_i/n13971_s/CIN</td>
</tr>
<tr>
<td>15.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13971_s/COUT</td>
</tr>
<tr>
<td>15.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td>sd_file_reader_i/n13970_s/CIN</td>
</tr>
<tr>
<td>15.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13970_s/COUT</td>
</tr>
<tr>
<td>15.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][A]</td>
<td>sd_file_reader_i/n13969_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13969_s/COUT</td>
</tr>
<tr>
<td>15.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td>sd_file_reader_i/n13968_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13968_s/COUT</td>
</tr>
<tr>
<td>15.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>sd_file_reader_i/n13967_s/CIN</td>
</tr>
<tr>
<td>15.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13967_s/COUT</td>
</tr>
<tr>
<td>15.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td>sd_file_reader_i/n13966_s/CIN</td>
</tr>
<tr>
<td>15.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13966_s/COUT</td>
</tr>
<tr>
<td>15.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td>sd_file_reader_i/n13965_s/CIN</td>
</tr>
<tr>
<td>15.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13965_s/COUT</td>
</tr>
<tr>
<td>15.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>sd_file_reader_i/n13964_s/CIN</td>
</tr>
<tr>
<td>15.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13964_s/COUT</td>
</tr>
<tr>
<td>15.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>sd_file_reader_i/n13963_s/CIN</td>
</tr>
<tr>
<td>15.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13963_s/COUT</td>
</tr>
<tr>
<td>15.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>sd_file_reader_i/n13962_s/CIN</td>
</tr>
<tr>
<td>16.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13962_s/COUT</td>
</tr>
<tr>
<td>16.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>sd_file_reader_i/n13961_s/CIN</td>
</tr>
<tr>
<td>16.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13961_s/COUT</td>
</tr>
<tr>
<td>16.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>sd_file_reader_i/n13960_s/CIN</td>
</tr>
<tr>
<td>16.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13960_s/COUT</td>
</tr>
<tr>
<td>16.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>sd_file_reader_i/n13959_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13959_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>sd_file_reader_i/n13958_s/CIN</td>
</tr>
<tr>
<td>16.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13958_s/COUT</td>
</tr>
<tr>
<td>16.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td>sd_file_reader_i/n13957_s/CIN</td>
</tr>
<tr>
<td>16.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13957_s/COUT</td>
</tr>
<tr>
<td>16.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td>sd_file_reader_i/n13956_s/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13956_s/COUT</td>
</tr>
<tr>
<td>16.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>sd_file_reader_i/n13955_s/CIN</td>
</tr>
<tr>
<td>16.951</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n13955_s/SUM</td>
</tr>
<tr>
<td>19.394</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[2][A]</td>
<td>sd_file_reader_i/add_13136_s0/C[24]</td>
</tr>
<tr>
<td>19.665</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/add_13136_s0/DOUT[22]</td>
</tr>
<tr>
<td>20.469</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>sd_file_reader_i/n16473_s38/I1</td>
</tr>
<tr>
<td>21.501</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16473_s38/F</td>
</tr>
<tr>
<td>21.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>sd_file_reader_i/n16473_s23/I0</td>
</tr>
<tr>
<td>21.650</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16473_s23/O</td>
</tr>
<tr>
<td>22.150</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][B]</td>
<td>sd_file_reader_i/n16473_s37/I0</td>
</tr>
<tr>
<td>22.952</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[2][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16473_s37/F</td>
</tr>
<tr>
<td>23.371</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>sd_file_reader_i/n16473_s31/I3</td>
</tr>
<tr>
<td>24.173</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16473_s31/F</td>
</tr>
<tr>
<td>24.592</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>sd_file_reader_i/n16473_s27/I3</td>
</tr>
<tr>
<td>25.618</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16473_s27/F</td>
</tr>
<tr>
<td>26.037</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>sd_file_reader_i/n16473_s24/I3</td>
</tr>
<tr>
<td>26.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16473_s24/F</td>
</tr>
<tr>
<td>26.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/read_sector_no_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>sd_file_reader_i/read_sector_no_22_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>sd_file_reader_i/read_sector_no_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.493, 44.052%; route: 14.139, 54.191%; tC2Q: 0.458, 1.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n746_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n746_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n743_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n743_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n722_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n722_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n758_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n758_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n744_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n744_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n120_s1/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n120_s1/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/fptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/fptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>sd_file_reader_i/fptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/fptr_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>sd_file_reader_i/n30889_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n30889_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/fptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>sd_file_reader_i/fptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>sd_file_reader_i/fptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n754_s3/I0</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n754_s3/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n753_s1/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n753_s1/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n116_s1/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n116_s1/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/ridx_17_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/n1350_s2/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/n1350_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/ridx_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/fdtnamelen_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/fdtnamelen_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>sd_file_reader_i/fdtnamelen_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/fdtnamelen_4_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>sd_file_reader_i/n23192_s0/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n23192_s0/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/fdtnamelen_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>sd_file_reader_i/fdtnamelen_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>sd_file_reader_i/fdtnamelen_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/cluster_sector_offset_1_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>sd_file_reader_i/n16462_s10/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16462_s10/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/cluster_sector_offset_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n731_s1/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n731_s1/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n729_s2/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n729_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n127_s1/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n127_s1/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/ridx_0_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/n1367_s2/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/n1367_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/ridx_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/sdtnamelen_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/sdtnamelen_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>sd_file_reader_i/sdtnamelen_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sdtnamelen_6_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>sd_file_reader_i/n27821_s1/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27821_s1/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sdtnamelen_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>sd_file_reader_i/sdtnamelen_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>sd_file_reader_i/sdtnamelen_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/cluster_sector_offset_5_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>sd_file_reader_i/n16458_s10/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16458_s10/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/cluster_sector_offset_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n119_s1/I1</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n119_s1/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/clkcnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/ridx_5_s1/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/n1362_s2/I1</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/n1362_s2/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/ridx_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/ridx_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/sdtnamelen_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/sdtnamelen_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>sd_file_reader_i/sdtnamelen_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sdtnamelen_5_s0/Q</td>
</tr>
<tr>
<td>0.855</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>sd_file_reader_i/n27822_s2/I1</td>
</tr>
<tr>
<td>1.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n27822_s2/F</td>
</tr>
<tr>
<td>1.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/sdtnamelen_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>sd_file_reader_i/sdtnamelen_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>sd_file_reader_i/sdtnamelen_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n733_s3/I1</td>
</tr>
<tr>
<td>1.228</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/n733_s3/F</td>
</tr>
<tr>
<td>1.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/cluster_sector_offset_0_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>sd_file_reader_i/n16463_s10/I0</td>
</tr>
<tr>
<td>1.228</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n16463_s10/F</td>
</tr>
<tr>
<td>1.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/cluster_sector_offset_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>sd_file_reader_i/cluster_sector_offset_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/n848_s2/I2</td>
</tr>
<tr>
<td>1.230</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/u_sd_reader/n848_s2/F</td>
</tr>
<tr>
<td>1.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/sdcmd_stat_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/add_14488_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/add_14488_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>sd_file_reader_i/add_14488_s3/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/add_14488_s3</td>
</tr>
<tr>
<td>42.815</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>sd_file_reader_i/add_14488_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/add_13872_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/add_13872_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>sd_file_reader_i/add_13872_s3/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/add_13872_s3</td>
</tr>
<tr>
<td>42.815</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td>sd_file_reader_i/add_13872_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/add_14238_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/add_14238_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>sd_file_reader_i/add_14238_s0/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/add_14238_s0</td>
</tr>
<tr>
<td>42.815</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>sd_file_reader_i/add_14238_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/add_14025_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/add_14025_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sd_file_reader_i/add_14025_s0/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/add_14025_s0</td>
</tr>
<tr>
<td>42.815</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sd_file_reader_i/add_14025_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>39.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>39.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>41.775</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>42.328</td>
<td>42.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.658</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>42.900</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td>42.827</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 23.402%; route: 2.232, 63.550%; tC2Q: 0.458, 13.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>rstn_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">rstn_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>sd_file_reader_i/n17807_s2/I0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>952</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">sd_file_reader_i/n17807_s2/F</td>
</tr>
<tr>
<td>3.431</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.142%; route: 1.513, 62.984%; tC2Q: 0.333, 13.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[0]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[0]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[0]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[0]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[0]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[0]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[0]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[0]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[0]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[11]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[11]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[11]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[13]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[13]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[13]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[22]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[22]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[22]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/sector_content[46]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/sector_content[46]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/sector_content[46]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/first_fat_sector_no_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/first_fat_sector_no_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/first_fat_sector_no_16_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/file_name[1]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/file_name[1]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/file_name[1]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/req_arg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/req_arg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>sd_file_reader_i/u_sd_reader/u_sdcmd_ctrl/req_arg_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1149</td>
<td>clko2</td>
<td>-6.735</td>
<td>0.257</td>
</tr>
<tr>
<td>952</td>
<td>n17807_6</td>
<td>1.040</td>
<td>1.813</td>
</tr>
<tr>
<td>117</td>
<td>filesystem_parsed_0_6</td>
<td>-6.109</td>
<td>2.872</td>
</tr>
<tr>
<td>113</td>
<td>n17816_8</td>
<td>9.931</td>
<td>2.298</td>
</tr>
<tr>
<td>111</td>
<td>busy_Z</td>
<td>11.576</td>
<td>2.650</td>
</tr>
<tr>
<td>110</td>
<td>filesystem_state[0]</td>
<td>4.332</td>
<td>3.653</td>
</tr>
<tr>
<td>105</td>
<td>mled[1]</td>
<td>8.183</td>
<td>5.237</td>
</tr>
<tr>
<td>104</td>
<td>filesystem_state[2]</td>
<td>3.620</td>
<td>5.420</td>
</tr>
<tr>
<td>76</td>
<td>first_data_sector_no_31_7</td>
<td>7.595</td>
<td>3.297</td>
</tr>
<tr>
<td>64</td>
<td>n27852_5</td>
<td>3.620</td>
<td>6.076</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C24</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C23</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C21</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C11</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R7C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C17</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
