// This program was cloned from: https://github.com/VeriGOOD-ML/public
// License: Apache License 2.0

module accelerator#(
    parameter INPUT_BITWIDTH = `INPUT_BITWIDTH,
    parameter BITWIDTH = `BITWIDTH,
    parameter SIZE = `SIZE
)(
input clk,
input rst_n,
%input%
%output%
);
%logic%
%stage%

endmodule;
