INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_fsm_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fsm_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/shift_register_out.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/shift_register_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/spi_single_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_single_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sources_1/new/gpo_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sim_1/new/testbench_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sim_1/new/testbench_spi_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sim_1/new/test_bench_gpo_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_gpo_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9910/AD9910.srcs/sim_1/new/new_testbench_gpo_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_testbench_gpo_core
