; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_19(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 4, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 2, !dbg !12
  %10 = and i32 %9, 12, !dbg !12
  %11 = lshr i32 %8, 4, !dbg !12
  %12 = and i32 %11, 7, !dbg !12
  %13 = or disjoint i32 %7, %10, !dbg !13
  %14 = or disjoint i32 %7, %12, !dbg !13
  %15 = or disjoint i32 %14, 8, !dbg !13
  %16 = icmp slt i32 %13, 16, !dbg !14
  %17 = icmp slt i32 %14, 16, !dbg !14
  %18 = icmp slt i32 %15, 16, !dbg !14
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %20 = shl i32 %19, 6, !dbg !16
  %21 = lshr i32 %8, 2, !dbg !17
  %22 = and i32 %21, 31, !dbg !17
  %23 = or disjoint i32 %22, 32, !dbg !17
  %24 = and i32 %9, 60, !dbg !17
  %25 = or disjoint i32 %20, %22, !dbg !18
  %26 = or disjoint i32 %20, %23, !dbg !18
  %27 = or disjoint i32 %20, %24, !dbg !18
  %28 = shl i32 %25, 2, !dbg !19
  %29 = shl i32 %26, 2, !dbg !19
  %30 = shl i32 %13, 12, !dbg !20
  %31 = add i32 %28, %30, !dbg !21
  %32 = add i32 %29, %30, !dbg !21
  %33 = sext i32 %31 to i64, !dbg !22
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !22
  %35 = sext i32 %32 to i64, !dbg !22
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !22
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %34, i1 %16) #2, !dbg !23
  %38 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !23
  %39 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !23
  %40 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !23
  %41 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !23
  %42 = bitcast i32 %38 to float, !dbg !23
  %43 = bitcast i32 %39 to float, !dbg !23
  %44 = bitcast i32 %40 to float, !dbg !23
  %45 = bitcast i32 %41 to float, !dbg !23
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %36, i1 %16) #2, !dbg !23
  %47 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !23
  %48 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !23
  %49 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !23
  %50 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !23
  %51 = bitcast i32 %47 to float, !dbg !23
  %52 = bitcast i32 %48 to float, !dbg !23
  %53 = bitcast i32 %49 to float, !dbg !23
  %54 = bitcast i32 %50 to float, !dbg !23
  %55 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %1, i1 %16) #2, !dbg !24
  %56 = extractvalue { i32, i32, i32, i32 } %55, 0, !dbg !24
  %57 = extractvalue { i32, i32, i32, i32 } %55, 1, !dbg !24
  %58 = extractvalue { i32, i32, i32, i32 } %55, 2, !dbg !24
  %59 = extractvalue { i32, i32, i32, i32 } %55, 3, !dbg !24
  %60 = bitcast i32 %56 to float, !dbg !24
  %61 = bitcast i32 %57 to float, !dbg !24
  %62 = bitcast i32 %58 to float, !dbg !24
  %63 = bitcast i32 %59 to float, !dbg !24
  %64 = fadd float %42, %60, !dbg !25
  %65 = fadd float %43, %61, !dbg !25
  %66 = fadd float %44, %62, !dbg !25
  %67 = fadd float %45, %63, !dbg !25
  %68 = fadd float %51, %60, !dbg !25
  %69 = fadd float %52, %61, !dbg !25
  %70 = fadd float %53, %62, !dbg !25
  %71 = fadd float %54, %63, !dbg !25
  %72 = shl i32 %14, 12, !dbg !26
  %73 = shl i32 %15, 12, !dbg !26
  %74 = add i32 %27, %72, !dbg !27
  %75 = add i32 %27, %73, !dbg !27
  %76 = sext i32 %74 to i64, !dbg !28
  %77 = getelementptr float, ptr addrspace(1) %2, i64 %76, !dbg !28
  %78 = sext i32 %75 to i64, !dbg !28
  %79 = getelementptr float, ptr addrspace(1) %2, i64 %78, !dbg !28
  %80 = shl i32 %8, 8, !dbg !29
  %81 = and i32 %80, 768, !dbg !29
  %82 = or disjoint i32 %81, %22, !dbg !29
  %83 = and i32 %9, 508, !dbg !29
  %84 = lshr exact i32 %81, 6, !dbg !29
  %85 = add nuw nsw i32 %84, %82, !dbg !29
  %86 = zext nneg i32 %85 to i64, !dbg !29
  %87 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %86, !dbg !29
  %88 = bitcast float %64 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %87, <1 x i32> %88, i1 true) #2, !dbg !29
  %89 = or disjoint i32 %82, 64, !dbg !29
  %90 = lshr i32 %89, 6, !dbg !29
  %91 = add nuw nsw i32 %90, %89, !dbg !29
  %92 = zext nneg i32 %91 to i64, !dbg !29
  %93 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %92, !dbg !29
  %94 = bitcast float %65 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %93, <1 x i32> %94, i1 true) #2, !dbg !29
  %95 = or disjoint i32 %82, 128, !dbg !29
  %96 = lshr i32 %95, 6, !dbg !29
  %97 = add nuw nsw i32 %96, %95, !dbg !29
  %98 = zext nneg i32 %97 to i64, !dbg !29
  %99 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %98, !dbg !29
  %100 = bitcast float %66 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %99, <1 x i32> %100, i1 true) #2, !dbg !29
  %101 = or disjoint i32 %82, 192, !dbg !29
  %102 = lshr i32 %101, 6, !dbg !29
  %103 = add nuw nsw i32 %102, %101, !dbg !29
  %104 = zext nneg i32 %103 to i64, !dbg !29
  %105 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %104, !dbg !29
  %106 = bitcast float %67 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %105, <1 x i32> %106, i1 true) #2, !dbg !29
  %107 = or disjoint i32 %82, 32, !dbg !29
  %108 = add nuw nsw i32 %107, %84, !dbg !29
  %109 = zext nneg i32 %108 to i64, !dbg !29
  %110 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %109, !dbg !29
  %111 = bitcast float %68 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %110, <1 x i32> %111, i1 true) #2, !dbg !29
  %112 = or disjoint i32 %82, 96, !dbg !29
  %113 = lshr i32 %112, 6, !dbg !29
  %114 = add nuw nsw i32 %113, %112, !dbg !29
  %115 = zext nneg i32 %114 to i64, !dbg !29
  %116 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %115, !dbg !29
  %117 = bitcast float %69 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %116, <1 x i32> %117, i1 true) #2, !dbg !29
  %118 = or disjoint i32 %82, 160, !dbg !29
  %119 = lshr i32 %118, 6, !dbg !29
  %120 = add nuw nsw i32 %119, %118, !dbg !29
  %121 = zext nneg i32 %120 to i64, !dbg !29
  %122 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %121, !dbg !29
  %123 = bitcast float %70 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %122, <1 x i32> %123, i1 true) #2, !dbg !29
  %124 = or disjoint i32 %82, 224, !dbg !29
  %125 = lshr i32 %124, 6, !dbg !29
  %126 = add nuw nsw i32 %125, %124, !dbg !29
  %127 = zext nneg i32 %126 to i64, !dbg !29
  %128 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %127, !dbg !29
  %129 = bitcast float %71 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %128, <1 x i32> %129, i1 true) #2, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %130 = lshr i32 %83, 6, !dbg !29
  %131 = add nuw nsw i32 %130, %83, !dbg !29
  %132 = zext nneg i32 %131 to i64, !dbg !29
  %133 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %132, !dbg !29
  %134 = load i32, ptr addrspace(3) %133, align 4, !dbg !29
  %135 = or disjoint i32 %83, 1, !dbg !29
  %136 = add nuw nsw i32 %135, %130, !dbg !29
  %137 = zext nneg i32 %136 to i64, !dbg !29
  %138 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %137, !dbg !29
  %139 = load i32, ptr addrspace(3) %138, align 4, !dbg !29
  %140 = or disjoint i32 %83, 2, !dbg !29
  %141 = add nuw nsw i32 %140, %130, !dbg !29
  %142 = zext nneg i32 %141 to i64, !dbg !29
  %143 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %142, !dbg !29
  %144 = load i32, ptr addrspace(3) %143, align 4, !dbg !29
  %145 = or disjoint i32 %83, 3, !dbg !29
  %146 = add nuw nsw i32 %145, %130, !dbg !29
  %147 = zext nneg i32 %146 to i64, !dbg !29
  %148 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %147, !dbg !29
  %149 = load i32, ptr addrspace(3) %148, align 4, !dbg !29
  %150 = or disjoint i32 %83, 512, !dbg !29
  %151 = lshr i32 %150, 6, !dbg !29
  %152 = add nuw nsw i32 %151, %150, !dbg !29
  %153 = zext nneg i32 %152 to i64, !dbg !29
  %154 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %153, !dbg !29
  %155 = load i32, ptr addrspace(3) %154, align 4, !dbg !29
  %156 = or disjoint i32 %83, 513, !dbg !29
  %157 = lshr i32 %156, 6, !dbg !29
  %158 = add nuw nsw i32 %157, %156, !dbg !29
  %159 = zext nneg i32 %158 to i64, !dbg !29
  %160 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %159, !dbg !29
  %161 = load i32, ptr addrspace(3) %160, align 4, !dbg !29
  %162 = or disjoint i32 %83, 514, !dbg !29
  %163 = lshr i32 %162, 6, !dbg !29
  %164 = add nuw nsw i32 %163, %162, !dbg !29
  %165 = zext nneg i32 %164 to i64, !dbg !29
  %166 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %165, !dbg !29
  %167 = load i32, ptr addrspace(3) %166, align 4, !dbg !29
  %168 = or disjoint i32 %83, 515, !dbg !29
  %169 = lshr i32 %168, 6, !dbg !29
  %170 = add nuw nsw i32 %169, %168, !dbg !29
  %171 = zext nneg i32 %170 to i64, !dbg !29
  %172 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %171, !dbg !29
  %173 = load i32, ptr addrspace(3) %172, align 4, !dbg !29
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %134, i32 %139, i32 %144, i32 %149, ptr addrspace(1) %77, i1 %17) #2, !dbg !29
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %155, i32 %161, i32 %167, i32 %173, ptr addrspace(1) %79, i1 %18) #2, !dbg !29
  ret void, !dbg !30
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6kadurhmtkrjvvhqlx3yd57nwqbcvyyvzl7z22wodiiuit6hqoo.py", directory: "inductor_cache/6k")
!4 = !{ptr @triton_poi_fused_convolution_19, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_19, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_19", linkageName: "triton_poi_fused_convolution_19", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 32, column: 37, scope: !7)
!20 = !DILocation(line: 32, column: 48, scope: !7)
!21 = !DILocation(line: 32, column: 42, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 53, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 18, scope: !7)
!26 = !DILocation(line: 35, column: 35, scope: !7)
!27 = !DILocation(line: 35, column: 30, scope: !7)
!28 = !DILocation(line: 35, column: 25, scope: !7)
!29 = !DILocation(line: 35, column: 46, scope: !7)
!30 = !DILocation(line: 35, column: 4, scope: !7)
