

================================================================
== Vitis HLS Report for 'compress_stream'
================================================================
* Date:           Thu Nov 21 15:11:45 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.850 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |    32768|    32768|         1|          1|          1|  32768|       yes|
        |- VITIS_LOOP_58_1   |       32|       32|         1|          1|          1|     32|       yes|
        |- VITIS_LOOP_64_2   |       64|       64|         1|          1|          1|     64|       yes|
        |- VITIS_LOOP_179_1  |        ?|        ?|         2|          -|          -|      ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_0 = alloca i64 1" [Server/p3/lzw.cpp:164->Server/p3/lzw.cpp:270]   --->   Operation 10 'alloca' 'assoc_mem_quarter_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_1 = alloca i64 1" [Server/p3/lzw.cpp:164->Server/p3/lzw.cpp:270]   --->   Operation 11 'alloca' 'assoc_mem_quarter_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_2 = alloca i64 1" [Server/p3/lzw.cpp:164->Server/p3/lzw.cpp:270]   --->   Operation 12 'alloca' 'assoc_mem_quarter_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_3 = alloca i64 1" [Server/p3/lzw.cpp:164->Server/p3/lzw.cpp:270]   --->   Operation 13 'alloca' 'assoc_mem_quarter_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%assoc_mem_value = alloca i64 1" [Server/p3/lzw.cpp:164->Server/p3/lzw.cpp:270]   --->   Operation 14 'alloca' 'assoc_mem_value' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hash_table = alloca i64 1" [Server/p3/lzw.cpp:165->Server/p3/lzw.cpp:270]   --->   Operation 15 'alloca' 'hash_table' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %chunk_arr_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %codeword_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_load_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.16ns)   --->   "%gmem_load_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %gmem_load_loc"   --->   Operation 19 'read' 'gmem_load_loc_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %codeword_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %chunk_arr_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln165 = br void %memset.loop.i.i" [Server/p3/lzw.cpp:165->Server/p3/lzw.cpp:270]   --->   Operation 22 'br' 'br_ln165' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = phi i16 0, void %entry, i16 %empty_56, void %memset.loop.split.i.i"   --->   Operation 23 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%empty_56 = add i16 %empty, i16 1"   --->   Operation 24 'add' 'empty_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%exitcond386_i_i = icmp_eq  i16 %empty, i16 32768"   --->   Operation 26 'icmp' 'exitcond386_i_i' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 27 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond386_i_i, void %memset.loop.split.i.i, void %split.i.i.preheader"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast_i_i = zext i16 %empty"   --->   Operation 29 'zext' 'p_cast_i_i' <Predicate = (!exitcond386_i_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %p_cast_i_i"   --->   Operation 30 'getelementptr' 'hash_table_addr' <Predicate = (!exitcond386_i_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln0 = store i33 0, i15 %hash_table_addr"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond386_i_i)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond386_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 33 [1/1] (0.48ns)   --->   "%br_ln0 = br void %split.i.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.22>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln58, void %.split4.i.i, i6 0, void %split.i.i.preheader" [Server/p3/lzw.cpp:58]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln58 = add i6 %i, i6 1" [Server/p3/lzw.cpp:58]   --->   Operation 35 'add' 'add_ln58' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.87ns)   --->   "%icmp_ln58 = icmp_eq  i6 %i, i6 32" [Server/p3/lzw.cpp:58]   --->   Operation 37 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 38 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split4.i.i, void %.preheader.i.i.preheader" [Server/p3/lzw.cpp:58]   --->   Operation 39 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i_cast_i_i = zext i6 %i" [Server/p3/lzw.cpp:58]   --->   Operation 40 'zext' 'i_cast_i_i' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [Server/p3/lzw.cpp:58]   --->   Operation 41 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_0_addr = getelementptr i64 %assoc_mem_quarter_0, i64 0, i64 %i_cast_i_i" [Server/p3/lzw.cpp:59]   --->   Operation 42 'getelementptr' 'assoc_mem_quarter_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "%store_ln59 = store i64 0, i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:59]   --->   Operation 43 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_1_addr = getelementptr i64 %assoc_mem_quarter_1, i64 0, i64 %i_cast_i_i" [Server/p3/lzw.cpp:60]   --->   Operation 44 'getelementptr' 'assoc_mem_quarter_1_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.35ns)   --->   "%store_ln60 = store i64 0, i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:60]   --->   Operation 45 'store' 'store_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_2_addr = getelementptr i64 %assoc_mem_quarter_2, i64 0, i64 %i_cast_i_i" [Server/p3/lzw.cpp:61]   --->   Operation 46 'getelementptr' 'assoc_mem_quarter_2_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.35ns)   --->   "%store_ln61 = store i64 0, i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:61]   --->   Operation 47 'store' 'store_ln61' <Predicate = (!icmp_ln58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_3_addr = getelementptr i64 %assoc_mem_quarter_3, i64 0, i64 %i_cast_i_i" [Server/p3/lzw.cpp:62]   --->   Operation 48 'getelementptr' 'assoc_mem_quarter_3_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.35ns)   --->   "%store_ln62 = store i64 0, i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:62]   --->   Operation 49 'store' 'store_ln62' <Predicate = (!icmp_ln58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.48>
ST_5 : Operation 51 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader.i.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln64, void %.split2.i.i, i7 0, void %.preheader.i.i.preheader" [Server/p3/lzw.cpp:64]   --->   Operation 52 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.89ns)   --->   "%add_ln64 = add i7 %i_2, i7 1" [Server/p3/lzw.cpp:64]   --->   Operation 53 'add' 'add_ln64' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln64 = icmp_eq  i7 %i_2, i7 64" [Server/p3/lzw.cpp:64]   --->   Operation 55 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 56 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split2.i.i, void %_Z10assoc_initP11assoc_mem_t.exit.i.i" [Server/p3/lzw.cpp:64]   --->   Operation 57 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i_2_cast_i_i = zext i7 %i_2" [Server/p3/lzw.cpp:64]   --->   Operation 58 'zext' 'i_2_cast_i_i' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Server/p3/lzw.cpp:64]   --->   Operation 59 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%assoc_mem_value_addr = getelementptr i12 %assoc_mem_value, i64 0, i64 %i_2_cast_i_i" [Server/p3/lzw.cpp:65]   --->   Operation 60 'getelementptr' 'assoc_mem_value_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.79ns)   --->   "%store_ln65 = store i12 0, i6 %assoc_mem_value_addr" [Server/p3/lzw.cpp:65]   --->   Operation 61 'store' 'store_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i8P0A, i8 %chunk_arr_stream, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 63 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %tmp_i_i, void %.exit, void %.lr.ph.i.i" [Server/p3/lzw.cpp:173->Server/p3/lzw.cpp:270]   --->   Operation 64 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_0 = alloca i32 1"   --->   Operation 65 'alloca' 'p_0' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%nextCode = alloca i32 1"   --->   Operation 66 'alloca' 'nextCode' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %chunk_arr_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'read' 'tmp_V' <Predicate = (tmp_i_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i8 %tmp_V" [Server/p3/lzw.cpp:172->Server/p3/lzw.cpp:270]   --->   Operation 68 'zext' 'zext_ln172' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln179 = store i32 256, i32 %nextCode" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 69 'store' 'store_ln179' <Predicate = (tmp_i_i)> <Delay = 0.48>
ST_7 : Operation 70 [1/1] (0.54ns)   --->   "%store_ln179 = store i16 %zext_ln172, i16 %p_0" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 70 'store' 'store_ln179' <Predicate = (tmp_i_i)> <Delay = 0.54>
ST_7 : Operation 71 [1/1] (0.48ns)   --->   "%br_ln179 = br void" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 71 'br' 'br_ln179' <Predicate = (tmp_i_i)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 3.05>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%assoc_mem_fill_0_i_i = phi i32 0, void %.lr.ph.i.i, i32 %assoc_mem_fill, void"   --->   Operation 72 'phi' 'assoc_mem_fill_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%i_3 = phi i32 1, void %.lr.ph.i.i, i32 %i_4, void"   --->   Operation 73 'phi' 'i_3' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.11ns)   --->   "%icmp_ln179 = icmp_ult  i32 %i_3, i32 %gmem_load_loc_read" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 74 'icmp' 'icmp_ln179' <Predicate = (tmp_i_i)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %.loopexit.loopexit.i.i, void %.split.i.i" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 75 'br' 'br_ln179' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [Server/p3/lzw.cpp:170->Server/p3/lzw.cpp:270]   --->   Operation 76 'specloopname' 'specloopname_ln170' <Predicate = (tmp_i_i & icmp_ln179)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i8P0A, i8 %chunk_arr_stream, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 77 'nbreadreq' 'tmp_1_i_i' <Predicate = (tmp_i_i & icmp_ln179)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %tmp_1_i_i, void %.loopexit.loopexit.i.i, void" [Server/p3/lzw.cpp:180->Server/p3/lzw.cpp:270]   --->   Operation 78 'br' 'br_ln180' <Predicate = (tmp_i_i & icmp_ln179)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%p_0_load = load i16 %p_0" [Server/p3/lzw.cpp:183->Server/p3/lzw.cpp:270]   --->   Operation 79 'load' 'p_0_load' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%nextCode_load = load i32 %nextCode" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 80 'load' 'nextCode_load' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.94ns)   --->   "%tmp_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %chunk_arr_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'tmp_V_2' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i16 %p_0_load" [Server/p3/lzw.cpp:183->Server/p3/lzw.cpp:270]   --->   Operation 82 'trunc' 'trunc_ln183' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln183, i8 %tmp_V_2" [Server/p3/lzw.cpp:183->Server/p3/lzw.cpp:270]   --->   Operation 83 'bitconcatenate' 'trunc_ln' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i32 %nextCode_load" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 84 'trunc' 'trunc_ln179' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (0.00ns)   --->   "%call_ret_i_i = call i65 @lookup_and_insert, i33 %hash_table, i64 %assoc_mem_quarter_0, i64 %assoc_mem_quarter_1, i64 %assoc_mem_quarter_2, i64 %assoc_mem_quarter_3, i12 %assoc_mem_value, i32 %assoc_mem_fill_0_i_i, i20 %trunc_ln, i12 %trunc_ln179" [Server/p3/lzw.cpp:185->Server/p3/lzw.cpp:270]   --->   Operation 85 'call' 'call_ret_i_i' <Predicate = (tmp_i_i & icmp_ln179 & tmp_1_i_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_0_load_1 = load i16 %p_0" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'load' 'p_0_load_1' <Predicate = (tmp_i_i & !tmp_1_i_i) | (tmp_i_i & !icmp_ln179)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %codeword_stream, i16 %p_0_load_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'write' 'write_ln174' <Predicate = (tmp_i_i & !tmp_1_i_i) | (tmp_i_i & !icmp_ln179)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln197 = br void %.exit" [Server/p3/lzw.cpp:197->Server/p3/lzw.cpp:270]   --->   Operation 88 'br' 'br_ln197' <Predicate = (tmp_i_i & !tmp_1_i_i) | (tmp_i_i & !icmp_ln179)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (!tmp_1_i_i) | (!icmp_ln179) | (!tmp_i_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.69>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i8 %tmp_V_2" [Server/p3/lzw.cpp:183->Server/p3/lzw.cpp:270]   --->   Operation 90 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (1.75ns)   --->   "%call_ret_i_i = call i65 @lookup_and_insert, i33 %hash_table, i64 %assoc_mem_quarter_0, i64 %assoc_mem_quarter_1, i64 %assoc_mem_quarter_2, i64 %assoc_mem_quarter_3, i12 %assoc_mem_value, i32 %assoc_mem_fill_0_i_i, i20 %trunc_ln, i12 %trunc_ln179" [Server/p3/lzw.cpp:185->Server/p3/lzw.cpp:270]   --->   Operation 91 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%hit = extractvalue i65 %call_ret_i_i" [Server/p3/lzw.cpp:185->Server/p3/lzw.cpp:270]   --->   Operation 92 'extractvalue' 'hit' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%P = extractvalue i65 %call_ret_i_i" [Server/p3/lzw.cpp:185->Server/p3/lzw.cpp:270]   --->   Operation 93 'extractvalue' 'P' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i32 %P" [Server/p3/lzw.cpp:172->Server/p3/lzw.cpp:270]   --->   Operation 94 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%assoc_mem_fill = extractvalue i65 %call_ret_i_i" [Server/p3/lzw.cpp:185->Server/p3/lzw.cpp:270]   --->   Operation 95 'extractvalue' 'assoc_mem_fill' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %hit, void, void %._crit_edge" [Server/p3/lzw.cpp:187->Server/p3/lzw.cpp:270]   --->   Operation 96 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %codeword_stream, i16 %p_0_load" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'write' 'write_ln174' <Predicate = (!hit)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_9 : Operation 98 [1/1] (1.20ns)   --->   "%nextCode_1 = add i32 %nextCode_load, i32 1" [Server/p3/lzw.cpp:191->Server/p3/lzw.cpp:270]   --->   Operation 98 'add' 'nextCode_1' <Predicate = (!hit)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln191 = store i32 %nextCode_1, i32 %nextCode" [Server/p3/lzw.cpp:191->Server/p3/lzw.cpp:270]   --->   Operation 99 'store' 'store_ln191' <Predicate = (!hit)> <Delay = 0.48>
ST_9 : Operation 100 [1/1] (0.54ns)   --->   "%store_ln183 = store i16 %zext_ln183, i16 %p_0" [Server/p3/lzw.cpp:183->Server/p3/lzw.cpp:270]   --->   Operation 100 'store' 'store_ln183' <Predicate = (!hit)> <Delay = 0.54>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!hit)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.54ns)   --->   "%store_ln187 = store i16 %trunc_ln172, i16 %p_0" [Server/p3/lzw.cpp:187->Server/p3/lzw.cpp:270]   --->   Operation 102 'store' 'store_ln187' <Predicate = (hit)> <Delay = 0.54>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln187 = br void" [Server/p3/lzw.cpp:187->Server/p3/lzw.cpp:270]   --->   Operation 103 'br' 'br_ln187' <Predicate = (hit)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.20ns)   --->   "%i_4 = add i32 %i_3, i32 1" [Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270]   --->   Operation 104 'add' 'i_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	fifo read on port 'gmem_load_loc' [13]  (2.17 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_56') [18]  (0 ns)
	'getelementptr' operation ('hash_table_addr') [26]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'hash_table', Server/p3/lzw.cpp:165->Server/p3/lzw.cpp:270 [27]  (1.35 ns)
	blocking operation 0.866 ns on control path)

 <State 3>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Server/p3/lzw.cpp:58) with incoming values : ('add_ln58', Server/p3/lzw.cpp:58) [32]  (0.489 ns)

 <State 4>: 2.22ns
The critical path consists of the following:
	'phi' operation ('i', Server/p3/lzw.cpp:58) with incoming values : ('add_ln58', Server/p3/lzw.cpp:58) [32]  (0 ns)
	'getelementptr' operation ('assoc_mem_quarter_0_addr', Server/p3/lzw.cpp:59) [41]  (0 ns)
	'store' operation ('store_ln59', Server/p3/lzw.cpp:59) of constant 0 on array 'mem.quarter_0', Server/p3/lzw.cpp:164->Server/p3/lzw.cpp:270 [42]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 5>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Server/p3/lzw.cpp:64) with incoming values : ('add_ln64', Server/p3/lzw.cpp:64) [53]  (0.489 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'phi' operation ('i', Server/p3/lzw.cpp:64) with incoming values : ('add_ln64', Server/p3/lzw.cpp:64) [53]  (0 ns)
	'add' operation ('add_ln64', Server/p3/lzw.cpp:64) [54]  (0.897 ns)
	blocking operation 0.756 ns on control path)

 <State 7>: 2.49ns
The critical path consists of the following:
	fifo read on port 'chunk_arr_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [71]  (1.95 ns)
	'store' operation ('store_ln179', Server/p3/lzw.cpp:179->Server/p3/lzw.cpp:270) of variable 'zext_ln172', Server/p3/lzw.cpp:172->Server/p3/lzw.cpp:270 on local variable 'val' [74]  (0.547 ns)

 <State 8>: 3.06ns
The critical path consists of the following:
	'load' operation ('p_0_load_1', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'val' [112]  (0 ns)
	fifo write on port 'codeword_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [113]  (1.95 ns)
	blocking operation 1.11 ns on control path)

 <State 9>: 3.7ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', Server/p3/lzw.cpp:185->Server/p3/lzw.cpp:270) to 'lookup_and_insert' [93]  (1.75 ns)
	'store' operation ('store_ln187', Server/p3/lzw.cpp:187->Server/p3/lzw.cpp:270) of variable 'trunc_ln172', Server/p3/lzw.cpp:172->Server/p3/lzw.cpp:270 on local variable 'val' [106]  (0.547 ns)
	blocking operation 1.4 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
