<!doctype html><html lang=en><head><meta charset=utf-8><meta name=HandheldFriendly content="True"><meta name=MobileOptimized content="320"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta name=referrer content="no-referrer"><meta name=description content="With AMDs 3rd generation Ryzen processors, AMD has increased the flexibility of the memory subsystem and added separate control for two elements dubbed FCLK and UCLK. These elements have technically always been present, but previously were always linked to memory speed. Before we proceed though, some definitions:"><meta name=robots content="index,follow,noarchive"><link href="https://fonts.googleapis.com/css?family=Open+Sans:400|Old+Standard+TT:400&display=swap" rel=stylesheet media=print type=text/css onload='this.media="all"'><title>Overclocking the Infinity Fabric - The Corsair DDR4-5000 Vengeance LPX Review: Super-Binned, Super E</title><link rel=canonical href=./the-corsair-ddr4-5000-vengeance-lpx-memory-review.html><style>*{border:0;font:inherit;font-size:100%;vertical-align:baseline;margin:0;padding:0;color:#000;text-decoration-skip:ink}body{font-family:open sans,myriad pro,Myriad,sans-serif;font-size:17px;line-height:160%;color:#1d1313;max-width:700px;margin:auto}p{margin:20px 0}a img{border:none}img{margin:10px auto;max-width:100%;display:block}.left-justify{float:left}.right-justify{float:right}pre,code{font:12px Consolas,liberation mono,Menlo,Courier,monospace;background-color:#f7f7f7}code{font-size:12px;padding:4px}pre{margin-top:0;margin-bottom:16px;word-wrap:normal;padding:16px;overflow:auto;font-size:85%;line-height:1.45}pre>code{padding:0;margin:0;font-size:100%;word-break:normal;white-space:pre;background:0 0;border:0}pre code{display:inline;padding:0;margin:0;overflow:visible;line-height:inherit;word-wrap:normal;background-color:transparent;border:0}pre code::before,pre code::after{content:normal}em,q,em,dfn{font-style:italic}.sans,html .gist .gist-file .gist-meta{font-family:open sans,myriad pro,Myriad,sans-serif}.mono,pre,code,tt,p code,li code{font-family:Menlo,Monaco,andale mono,lucida console,courier new,monospace}.heading,.serif,h1,h2,h3{font-family:old standard tt,serif}strong{font-weight:600}q:before{content:"\201C"}q:after{content:"\201D"}del,s{text-decoration:line-through}blockquote{font-family:old standard tt,serif;text-align:center;padding:50px}blockquote p{display:inline-block;font-style:italic}blockquote:before,blockquote:after{font-family:old standard tt,serif;content:'\201C';font-size:35px;color:#403c3b}blockquote:after{content:'\201D'}hr{width:40%;height:1px;background:#403c3b;margin:25px auto}h1{font-size:35px}h2{font-size:28px}h3{font-size:22px;margin-top:18px}h1 a,h2 a,h3 a{text-decoration:none}h1,h2{margin-top:28px}#sub-header,.date{color:#403c3b;font-size:13px}#sub-header{margin:0 4px}#nav h1 a{font-size:35px;color:#1d1313;line-height:120%}.posts_listing a,#nav a{text-decoration:none}li{margin-left:20px}ul li{margin-left:5px}ul li{list-style-type:none}ul li:before{content:"\00BB \0020"}#nav ul li:before,.posts_listing li:before{content:'';margin-right:0}#content{text-align:left;width:100%;font-size:15px;padding:60px 0 80px}#content h1,#content h2{margin-bottom:5px}#content h2{font-size:25px}#content .entry-content{margin-top:15px}#content .date{margin-left:3px}#content h1{font-size:30px}.highlight{margin:10px 0}.posts_listing{margin:0 0 50px}.posts_listing li{margin:0 0 25px 15px}.posts_listing li a:hover,#nav a:hover{text-decoration:underline}#nav{text-align:center;position:static;margin-top:60px}#nav ul{display:table;margin:8px auto 0}#nav li{list-style-type:none;display:table-cell;font-size:15px;padding:0 20px}#links{display:flex;justify-content:space-between;margin:50px 0 0}#links :nth-child(1){margin-right:.5em}#links :nth-child(2){margin-left:.5em}#not-found{text-align:center}#not-found a{font-family:old standard tt,serif;font-size:200px;text-decoration:none;display:inline-block;padding-top:225px}@media(max-width:750px){body{padding-left:20px;padding-right:20px}#nav h1 a{font-size:28px}#nav li{font-size:13px;padding:0 15px}#content{margin-top:0;padding-top:50px;font-size:14px}#content h1{font-size:25px}#content h2{font-size:22px}.posts_listing li div{font-size:12px}}@media(max-width:400px){body{padding-left:20px;padding-right:20px}#nav h1 a{font-size:22px}#nav li{font-size:12px;padding:0 10px}#content{margin-top:0;padding-top:20px;font-size:12px}#content h1{font-size:20px}#content h2{font-size:18px}.posts_listing li div{font-size:12px}}@media(prefers-color-scheme:dark){*,#nav h1 a{color:#fdfdfd}body{background:#121212}pre,code{background-color:#262626}#sub-header,.date{color:#bababa}hr{background:#ebebeb}}</style></head><body><section id=nav><h1><a href=./index.html>Blogsia</a></h1><ul><li><a href=./index.xml>Rss</a></li><li><a href=./sitemap.xml>Sitemap</a></li></ul></section><section id=content><h1>Overclocking the Infinity Fabric - The Corsair DDR4-5000 Vengeance LPX Review: Super-Binned, Super E</h1><div id=sub-header>April 2024 · 3 minute read</div><div class=entry-content><h2>Infinity Fabric Overclocking: What the FCLK</h2><p>With AMD’s 3rd generation Ryzen processors, AMD has increased the flexibility of the memory subsystem and added separate control for two elements dubbed FCLK and UCLK. These elements have technically always been present, but previously were always linked to memory speed. Before we proceed though, some definitions:</p><p><b>FCLK</b> – Fabric ClocK. FCLK controls the speed of AMD’s Infinity Fabric, which handles communication across their CPUs. On 3rd generation Ryzen, Infinity Fabric and therefore FCLK or Fabric Clock has particular responsibility for the connections between the Core dies and the IO die. UCLK – Unified memory controller ClocK.</p><p><b>UCLK</b> - This controls the speed of the memory controller itself.</p><p><b>MEMCLK</b> – Memory clock on DDR4 memory is often referred to by the data rate, for example, this “5000 MT/s” kit is so called because at the advertised speed data is transferred 5000 million times per second. The physical clock signal that governs this data transfer, however, is 2500 MHz at the advertised speed – the data rate is double the physical clock, hence Double Data Rate. In AMD’s language this physical clock is called MEMCLK, and often shows up in bios settings under this name. MEMCLK is important because of how FCLK and UCLK relate to it.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15089/Threadripper%20Tech%20Day_Joe%20Macri_Architecture-page-011_575px.jpg style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Technically, all of these elements have always existed on all AMD’s Zen-based processors, back to 1st generation Ryzen and the enterprise equivalents, but FCLK and UCLK were always locked to MEMCLK making them effectively one and the same. What differs with 3rd generation Ryzen is that rather than being tied to MEMCLK, FCLK can now be set totally independently and UCLK has a choice of two ratios to MEMCLK – 1:1 and 1:2 (UCLK:MEMCLK).</p><h2>Setting FCLK on Matisse</h2><p>Although FCLK is now free to run at any speed, in practice there’s a performance bonus from running FCLK, UCLK and MEMCLK synchronized together. At lower MEMCLK speeds this may be outweighed by increasing – more specifically, overclocking – FCLK independently and when overclocking to very high MEMCLK it is simply no longer possible for FCLK to keep up and it must be run at a reduced speed.</p><p><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15089/Mike_Clark-Next_Horizon_Gaming-CPU_Architecture_06092019-page-020_575px.jpg style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>By default FCLK, UCLK and MEMCLK are still synced together on 3rd generation Ryzen for speeds up to and including DDR4-3600 (1800 MHz FCLK/UCLK/MEMCLK), and as a result users with DDR4-3600 kits find these parameters well optimised without additional tweaking.</p><p>With this extremely high-speed DDR4-5000 kit,&nbsp;FCLK and UCLK cannot be synched with MEMCLK, and for the best possible performance, it’s advisable to manually overclock FCLK independently.&nbsp;On MSI motherboards as tested, the FCLK frequency and UCLK ratio (“UCLK DIV1 MODE”) are found in the “DRAM Setting” portion of the OC menu.</p><h2>Test Bed</h2><p>To test the performance of the Corsair Vengeance LPX DDR4-5000 memory kit, we tested the kit at three different frequencies with Infinity Fabric clocks in a ration of 2:1. Our maximum limit on the Infinity Fabric before we reached instability was 1800 MHz, which is a common limit for users. Some Ryzen 3000 processors can clock as high as 1900 MHz which would equal DDR4-3800, but AMD themselves say the sweet spot for memory performance on Ryzen 3000 and X570 is around DDR4-3600.</p><table border=0 width=85%><tbody readability=8.8087248322148><tr><td class=contentwhite colspan=4>Test Setup</td></tr><tr readability=5.566265060241><td class=tlgrey>Processor</td><td>AMD Ryzen 3700X, 65W, <a href=#>$329&nbsp;</a><br>8 Cores, 16 Threads, 3.6 GHz (4.4 GHz Turbo)</td></tr><tr readability=2><td class=tlgrey>Motherboard</td><td>MSI MEG X570 Ace (BIOS 1.40 - ABBA)</td></tr><tr readability=2><td class=tlgrey>Cooling</td><td>ID-Cooling Auraflow Pink 240mm AIO</td></tr><tr readability=0.46428571428571><td class=tlgrey>Power Supply</td><td><a href=#>Thermaltake Toughpower Grand 1200W Gold PSU</a></td></tr><tr readability=4.5><td class=tlgrey>Memory</td><td readability=6>2x8GB Corsair Vengeance<p>Tested at:</p><p>DDR4-3200 18-26-26-46 1T (FCLK 1600 MHz)<br>DDR4-3600 18-26-26-46 1T (FCLK 1800 MHz)<br>DDR4-5000 18-26-26-46 1T (FCLK 1800 MHz)</p></td></tr><tr readability=2><td class=tlgrey>Video Card</td><td>ASRock RX 5700 XT Taichi X 8G OC+ (1810/2025 Boost)</td></tr><tr><td class=tlgrey>Hard Drive</td><td><a href=#>Crucial MX300 1TB</a></td></tr><tr readability=0.28571428571429><td class=tlgrey>Case</td><td><a href=#>Open Benchtable BC1.1 (Silver)</a></td></tr><tr readability=2><td class=tlgrey>Operating System</td><td>Windows 10 1903 inc. Spectre/Meltdown Patches</td></tr></tbody></table><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH52fJdyZq2glWKwsL7SmqCrZZSZv3V5lGlnaWWmmruoscCnmp5lnKXFbrnEpqarsV2nsre1xLBmaw%3D%3D</p></div><div id=links><a href=./tiffany-ward-obituary.html>&#171;&nbsp;Tiffany Ward Obituary: Beloved Member OfGarner IA, Has Died</a>
<a href=./how-to-delete-your-xanga-account.html>How to delete your Xanga account&nbsp;&#187;</a></div></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>