// Generated by stratus_hls 19.10-p100  (91500.011111)
// Thu Jan 28 16:06:32 2021
// from pw_feature_addr_gen.cpp
#ifndef CYNTH_PART_pw_feature_addr_gen_pw_feature_addr_gen_rtl_h
#define CYNTH_PART_pw_feature_addr_gen_pw_feature_addr_gen_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct pw_feature_addr_gen : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > stop;
  sc_in<sc_uint<8> > start;
  sc_in<sc_uint<1> > start_rising;
  sc_in<sc_uint<8> > systolic_en;
  sc_in<sc_uint<8> > systolic_depth;
  sc_in<sc_uint<16> > feature_width;
  sc_in<sc_uint<16> > feature_height;
  sc_in<sc_uint<16> > feature_channel;
  sc_in<sc_uint<16> > out_feature_width;
  sc_in<sc_uint<16> > out_feature_height;
  sc_in<sc_uint<16> > out_feature_channel;
  sc_in<sc_uint<16> > filter_width;
  sc_in<sc_uint<16> > filter_height;
  sc_in<sc_uint<16> > filter_channel;
  sc_in<sc_uint<16> > filter_number;
  sc_in<sc_uint<32> > read_feature_base_addr;
  sc_out<sc_uint<32> > pw_feature_addr;
  sc_out<bool > pw_feature_addr_valid;
  sc_out<bool > pw_feature_data_valid;
  sc_out<bool > pw_cache_en;
  sc_out<sc_uint<16> > pw_feature_data_sel;
  sc_out<bool > pw_addr_if_start;
  sc_out<sc_uint<8> > systolic_sel_12d;
  pw_feature_addr_gen( sc_module_name name );
  SC_HAS_PROCESS(pw_feature_addr_gen);
  sc_signal<sc_int<4> > pw_feature_addr_gen_AndReduction_4S_1U_1_35_in1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_4_41_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_4_40_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_Eqi1u16_4_39_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_4_38_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_Not_1U_1U_4_37_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_AndReduction_4S_1U_1_35_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_Eqi1u16_4_36_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_Or_1Ux1U_1U_4_42_out1;
  sc_signal<sc_uint<1> > enable;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_Not_1U_1U_4_7_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_4_8_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_Mul_16Ux16U_16U_4_6_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_EqSubi1u16u16_1_9_out1;
  sc_signal<sc_uint<16> > if_cnt_max;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_Muxi0u16u1_4_12_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_EqSubu8u16u16_1_22_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_N_Mux_16_2_27_4_25_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_Add_16Ux8U_16U_4_24_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_Muxi0u16u1_4_26_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_EqSubi1u16u16_1_27_out1;
  sc_signal<sc_uint<16> > oy_cnt_max;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_Muxi0u16u1_4_30_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_EqSubi32u16u16_1_31_out1;
  sc_signal<sc_uint<16> > of_cnt_max;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_1_32_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1;
  sc_signal<sc_uint<16> > pw_feature_addr_gen_Muxi0u16u1_4_34_out1;
  sc_signal<sc_uint<16> > of_cnt;
  sc_signal<sc_uint<16> > ox_cnt;
  sc_signal<sc_uint<16> > oy_cnt;
  sc_signal<sc_uint<16> > cnt_max;
  sc_signal<sc_uint<11> > if_pos_up_slice;
  sc_signal<sc_uint<16> > ox_cnt_max;
  sc_signal<sc_uint<16> > oy_pos;
  sc_signal<sc_uint<32> > pw_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1;
  sc_signal<sc_uint<16> > ox_pos;
  sc_signal<sc_uint<32> > pw_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1;
  sc_signal<sc_uint<32> > pw_feature_addr_gen_Add_32Ux8U_32U_4_3_out1;
  sc_signal<sc_uint<32> > sum_sys;
  sc_signal<sc_uint<32> > sum_oy;
  sc_signal<sc_uint<32> > pw_feature_addr_gen_Add_32Ux32U_32U_1_1_out1;
  sc_signal<sc_uint<16> > sum_ox_slice;
  sc_signal<sc_uint<32> > sum_if;
  sc_signal<sc_uint<32> > pw_feature_addr_gen_Add3u32u32u32_1_2_out1;
  sc_signal<sc_uint<32> > tmp_pw_feature_addr;
  sc_signal<bool > pw_feature_addr_valid_4d;
  sc_signal<bool > pw_feature_addr_valid_3d;
  sc_signal<bool > pw_feature_addr_valid_2d;
  sc_signal<bool > pw_feature_addr_valid_1d;
  sc_signal<sc_uint<8> > systolic_sel_10d;
  sc_signal<sc_uint<8> > systolic_sel_9d;
  sc_signal<sc_uint<8> > systolic_sel_8d;
  sc_signal<sc_uint<8> > systolic_sel_7d;
  sc_signal<sc_uint<8> > systolic_sel_6d;
  sc_signal<sc_uint<8> > systolic_sel_5d;
  sc_signal<sc_uint<8> > systolic_sel_4d;
  sc_signal<sc_uint<8> > systolic_sel_3d;
  sc_signal<sc_uint<8> > systolic_sel_2d;
  sc_signal<sc_uint<8> > systolic_sel_1d;
  sc_signal<sc_uint<1> > if_clear_9d;
  sc_signal<sc_uint<1> > if_clear_8d;
  sc_signal<sc_uint<1> > if_clear_7d;
  sc_signal<sc_uint<1> > if_clear_6d;
  sc_signal<sc_uint<1> > if_clear_5d;
  sc_signal<sc_uint<1> > if_clear_4d;
  sc_signal<sc_uint<1> > if_clear_3d;
  sc_signal<sc_uint<1> > if_clear_2d;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1;
  sc_signal<sc_uint<1> > if_clear_1d;
  sc_signal<sc_uint<5> > if_cnt_8d_slice;
  sc_signal<sc_uint<5> > if_cnt_7d_slice;
  sc_signal<sc_uint<5> > if_cnt_6d_slice;
  sc_signal<sc_uint<5> > if_cnt_5d_slice;
  sc_signal<sc_uint<5> > if_cnt_4d_slice;
  sc_signal<sc_uint<5> > if_cnt_3d_slice;
  sc_signal<sc_uint<5> > if_cnt_2d_slice;
  sc_signal<sc_uint<5> > if_cnt_1d_slice;
  sc_signal<sc_uint<1> > run_8d;
  sc_signal<sc_uint<1> > run_7d;
  sc_signal<sc_uint<1> > run_6d;
  sc_signal<sc_uint<1> > run_5d;
  sc_signal<sc_uint<1> > run_4d;
  sc_signal<sc_uint<1> > run_1d;
  sc_signal<sc_uint<1> > run_2d;
  sc_signal<sc_uint<1> > run_9d;
  sc_signal<bool > pw_feature_addr_valid_5d;
  sc_signal<sc_uint<5> > if_cnt_9d_slice;
  sc_signal<sc_uint<1> > if_clear_10d;
  sc_signal<sc_uint<8> > systolic_sel_11d;
  sc_signal<sc_uint<1> > run_3d;
  sc_signal<sc_uint<1> > run_10d;
  sc_signal<bool > pw_feature_addr_valid_6d;
  sc_signal<sc_uint<5> > if_cnt_10d_slice;
  sc_signal<sc_uint<5> > pw_feature_data_sel_slice;
  sc_signal<sc_uint<1> > if_clear_11d;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_4_15_out1;
  sc_signal<sc_uint<1> > run;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_Eqi31u5_1_14_out1;
  sc_signal<sc_uint<16> > if_cnt;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_OrReduction_8U_1U_1_13_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_1_17_out1;
  sc_signal<sc_uint<8> > pw_feature_addr_gen_N_Mux_8_2_20_4_20_out1;
  sc_signal<sc_uint<1> > pw_feature_addr_gen_And_1Ux1U_1U_1_18_out1;
  sc_signal<sc_uint<8> > pw_feature_addr_gen_Add2i1u8_4_19_out1;
  sc_signal<sc_uint<8> > pw_feature_addr_gen_Muxi0u8u1_4_21_out1;
  sc_signal<sc_uint<8> > systolic_sel;
  void drive_systolic_sel();
  void pw_feature_addr_gen_Add2i1u8_4_19();
  void pw_feature_addr_gen_N_Mux_8_2_20_4_20();
  void pw_feature_addr_gen_Muxi0u8u1_4_21();
  void pw_feature_addr_gen_OrReduction_8U_1U_1_13();
  void pw_feature_addr_gen_Eqi31u5_1_14();
  void pw_feature_addr_gen_And_1Ux1U_1U_4_15();
  void pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16();
  void pw_feature_addr_gen_And_1Ux1U_1U_1_17();
  void pw_feature_addr_gen_And_1Ux1U_1U_1_18();
  void drive_pw_addr_if_start();
  void drive_pw_feature_data_sel_slice();
  void drive_pw_feature_data_valid();
  void drive_pw_cache_en();
  void drive_pw_feature_addr_valid();
  void drive_systolic_sel_12d();
  void drive_if_clear_11d();
  void drive_if_cnt_10d_slice();
  void drive_pw_feature_addr_valid_6d();
  void drive_run_10d();
  void drive_run_3d();
  void drive_run_1d();
  void drive_run_2d();
  void drive_run_4d();
  void drive_run_5d();
  void drive_run_6d();
  void drive_run_7d();
  void drive_run_8d();
  void drive_run_9d();
  void drive_if_cnt_1d_slice();
  void drive_if_cnt_2d_slice();
  void drive_if_cnt_3d_slice();
  void drive_if_cnt_4d_slice();
  void drive_if_cnt_5d_slice();
  void drive_if_cnt_6d_slice();
  void drive_if_cnt_7d_slice();
  void drive_if_cnt_8d_slice();
  void drive_if_cnt_9d_slice();
  void drive_if_clear_1d();
  void drive_if_clear_2d();
  void drive_if_clear_3d();
  void drive_if_clear_4d();
  void drive_if_clear_5d();
  void drive_if_clear_6d();
  void drive_if_clear_7d();
  void drive_if_clear_8d();
  void drive_if_clear_9d();
  void drive_if_clear_10d();
  void drive_systolic_sel_1d();
  void drive_systolic_sel_2d();
  void drive_systolic_sel_3d();
  void drive_systolic_sel_4d();
  void drive_systolic_sel_5d();
  void drive_systolic_sel_6d();
  void drive_systolic_sel_7d();
  void drive_systolic_sel_8d();
  void drive_systolic_sel_9d();
  void drive_systolic_sel_10d();
  void drive_systolic_sel_11d();
  void drive_pw_feature_addr_valid_1d();
  void drive_pw_feature_addr_valid_2d();
  void drive_pw_feature_addr_valid_3d();
  void drive_pw_feature_addr_valid_4d();
  void drive_pw_feature_addr_valid_5d();
  void drive_pw_feature_addr();
  void drive_tmp_pw_feature_addr();
  void pw_feature_addr_gen_Add_32Ux32U_32U_1_1();
  void pw_feature_addr_gen_Add3u32u32u32_1_2();
  void drive_sum_sys();
  void drive_sum_oy();
  void drive_sum_ox_slice();
  void drive_sum_if();
  void pw_feature_addr_gen_Add_32Ux8U_32U_4_3();
  void pw_feature_addr_gen_Mul_16Ux16U_32U_1_4();
  void pw_feature_addr_gen_Mul_16Ux16U_32U_1_5();
  void drive_oy_pos();
  void drive_ox_pos();
  void drive_of_cnt();
  void pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33();
  void pw_feature_addr_gen_Muxi0u16u1_4_34();
  void pw_feature_addr_gen_EqSubi32u16u16_1_31();
  void pw_feature_addr_gen_And_1Ux1U_1U_1_32();
  void drive_oy_cnt();
  void pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29();
  void pw_feature_addr_gen_Muxi0u16u1_4_30();
  void pw_feature_addr_gen_EqSubi1u16u16_1_27();
  void pw_feature_addr_gen_And_1Ux1U_1U_1_28();
  void drive_ox_cnt();
  void pw_feature_addr_gen_Add_16Ux8U_16U_4_24();
  void pw_feature_addr_gen_N_Mux_16_2_27_4_25();
  void pw_feature_addr_gen_Muxi0u16u1_4_26();
  void pw_feature_addr_gen_EqSubu8u16u16_1_22();
  void pw_feature_addr_gen_And_1Ux1U_1U_1_23();
  void drive_if_cnt();
  void pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11();
  void pw_feature_addr_gen_Muxi0u16u1_4_12();
  void pw_feature_addr_gen_EqSubi1u16u16_1_9();
  void pw_feature_addr_gen_And_1Ux1U_1U_1_10();
  void drive_cnt_max();
  void drive_if_pos_up_slice();
  void drive_ox_cnt_max();
  void drive_of_cnt_max();
  void drive_oy_cnt_max();
  void drive_if_cnt_max();
  void pw_feature_addr_gen_Mul_16Ux16U_16U_4_6();
  void drive_run();
  void pw_feature_addr_gen_Not_1U_1U_4_7();
  void pw_feature_addr_gen_And_1Ux1U_1U_4_8();
  void drive_enable();
  void pw_feature_addr_gen_Eqi1u16_4_36();
  void pw_feature_addr_gen_Not_1U_1U_4_37();
  void pw_feature_addr_gen_And_1Ux1U_1U_4_38();
  void pw_feature_addr_gen_Eqi1u16_4_39();
  void pw_feature_addr_gen_And_1Ux1U_1U_4_40();
  void pw_feature_addr_gen_And_1Ux1U_1U_4_41();
  void pw_feature_addr_gen_Or_1Ux1U_1U_4_42();
  void drive_pw_feature_addr_gen_AndReduction_4S_1U_1_35_in1();
  void pw_feature_addr_gen_AndReduction_4S_1U_1_35();
  void drive_pw_feature_data_sel();
};

#endif
